{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "_U0_pt__U1":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U112_pt__U113":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U115_pt__U116":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U118_pt__U119":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U11_pt__U12":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U130_pt__U131":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U133_pt__U134":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U143_pt__U144":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U146_pt__U147":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U154_pt__U155":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U157_pt__U158":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U163_pt__U164":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U166_pt__U167":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U16_pt__U17":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U170_pt__U171":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U173_pt__U174":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U189_pt__U190":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U191_pt__U192":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U193_pt__U194":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U196_pt__U197":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U199_pt__U200":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U203_pt__U204":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U205_pt__U206":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U207_pt__U208":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U210_pt__U211":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U214_pt__U215":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U216_pt__U217":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U22_pt__U23":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U230_pt__U231":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U233_pt__U234":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U236_pt__U237":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U248_pt__U249":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U251_pt__U252":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U261_pt__U262":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U264_pt__U265":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U272_pt__U273":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U275_pt__U276":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U281_pt__U282":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U284_pt__U285":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U288_pt__U289":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U28_pt__U29":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U291_pt__U292":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U2_pt__U3":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U306_pt__U307":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U308_pt__U309":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U310_pt__U311":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U313_pt__U314":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U316_pt__U317":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U320_pt__U321":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U324_pt__U325":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U329_pt__U330":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U334_pt__U335":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U340_pt__U341":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U346_pt__U347":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U353_pt__U354":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U35_pt__U36":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U360_pt__U361":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U368_pt__U369":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U376_pt__U377":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U392_pt__U393":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U408_pt__U409":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U410_pt__U411":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U412_pt__U413":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U414_pt__U415":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U419_pt__U420":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U424_pt__U425":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U42_pt__U43":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U430_pt__U431":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U436_pt__U437":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U443_pt__U444":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U450_pt__U451":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U458_pt__U459":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U466_pt__U467":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U475_pt__U476":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U484_pt__U485":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U501_pt__U502":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U504_pt__U505":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U506_pt__U507":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U50_pt__U51":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U520_pt__U521":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U523_pt__U524":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U526_pt__U527":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U538_pt__U539":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U541_pt__U542":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U551_pt__U552":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U554_pt__U555":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U562_pt__U563":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U565_pt__U566":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U571_pt__U572":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U574_pt__U575":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U578_pt__U579":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U581_pt__U582":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U58_pt__U59":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U597_pt__U598":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U599_pt__U600":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U601_pt__U602":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U604_pt__U605":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U607_pt__U608":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U611_pt__U612":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U67_pt__U68":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U6_pt__U7":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U76_pt__U77":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U93_pt__U94":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U96_pt__U97":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U98_pt__U99":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U51":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U58":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U81":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U95":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "array_delay_U109":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U110.clk"],
          ["self.in.0","_U110.in"],
          ["self.out.0","_U110.out"],
          ["self.clk","_U111.clk"],
          ["self.in.1","_U111.in"],
          ["self.out.1","_U111.out"],
          ["self.clk","_U112.clk"],
          ["self.in.2","_U112.in"],
          ["self.out.2","_U112.out"],
          ["self.clk","_U113.clk"],
          ["self.in.3","_U113.in"],
          ["self.out.3","_U113.out"],
          ["self.clk","_U114.clk"],
          ["self.in.4","_U114.in"],
          ["self.out.4","_U114.out"]
        ]
      },
      "array_delay_U119":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U120.clk"],
          ["self.in.0","_U120.in"],
          ["self.out.0","_U120.out"],
          ["self.clk","_U121.clk"],
          ["self.in.1","_U121.in"],
          ["self.out.1","_U121.out"],
          ["self.clk","_U122.clk"],
          ["self.in.2","_U122.in"],
          ["self.out.2","_U122.out"],
          ["self.clk","_U123.clk"],
          ["self.in.3","_U123.in"],
          ["self.out.3","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.4","_U124.in"],
          ["self.out.4","_U124.out"]
        ]
      },
      "array_delay_U14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U15.clk"],
          ["self.in.0","_U15.in"],
          ["self.out.0","_U15.out"],
          ["self.clk","_U16.clk"],
          ["self.in.1","_U16.in"],
          ["self.out.1","_U16.out"],
          ["self.clk","_U17.clk"],
          ["self.in.2","_U17.in"],
          ["self.out.2","_U17.out"],
          ["self.clk","_U18.clk"],
          ["self.in.3","_U18.in"],
          ["self.out.3","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.4","_U19.in"],
          ["self.out.4","_U19.out"]
        ]
      },
      "array_delay_U24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U25.clk"],
          ["self.in.0","_U25.in"],
          ["self.out.0","_U25.out"],
          ["self.clk","_U26.clk"],
          ["self.in.1","_U26.in"],
          ["self.out.1","_U26.out"],
          ["self.clk","_U27.clk"],
          ["self.in.2","_U27.in"],
          ["self.out.2","_U27.out"],
          ["self.clk","_U28.clk"],
          ["self.in.3","_U28.in"],
          ["self.out.3","_U28.out"],
          ["self.clk","_U29.clk"],
          ["self.in.4","_U29.in"],
          ["self.out.4","_U29.out"]
        ]
      },
      "array_delay_U37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U38.clk"],
          ["self.in.0","_U38.in"],
          ["self.out.0","_U38.out"],
          ["self.clk","_U39.clk"],
          ["self.in.1","_U39.in"],
          ["self.out.1","_U39.out"],
          ["self.clk","_U40.clk"],
          ["self.in.2","_U40.in"],
          ["self.out.2","_U40.out"],
          ["self.clk","_U41.clk"],
          ["self.in.3","_U41.in"],
          ["self.out.3","_U41.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"],
          ["self.clk","_U50.clk"],
          ["self.in.3","_U50.in"],
          ["self.out.3","_U50.out"]
        ]
      },
      "array_delay_U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U66.clk"],
          ["self.in.0","_U66.in"],
          ["self.out.0","_U66.out"],
          ["self.clk","_U67.clk"],
          ["self.in.1","_U67.in"],
          ["self.out.1","_U67.out"],
          ["self.clk","_U68.clk"],
          ["self.in.2","_U68.in"],
          ["self.out.2","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.3","_U69.in"],
          ["self.out.3","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.4","_U70.in"],
          ["self.out.4","_U70.out"]
        ]
      },
      "array_delay_U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U76.clk"],
          ["self.in.0","_U76.in"],
          ["self.out.0","_U76.out"],
          ["self.clk","_U77.clk"],
          ["self.in.1","_U77.in"],
          ["self.out.1","_U77.out"],
          ["self.clk","_U78.clk"],
          ["self.in.2","_U78.in"],
          ["self.out.2","_U78.out"],
          ["self.clk","_U79.clk"],
          ["self.in.3","_U79.in"],
          ["self.out.3","_U79.out"],
          ["self.clk","_U80.clk"],
          ["self.in.4","_U80.in"],
          ["self.out.4","_U80.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_1_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U410":{
            "modref":"global._U410_pt__U411"
          },
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__670.out","_U410.in"],
          ["self.out_conv_stencil","_U410.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_2_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U412":{
            "modref":"global._U412_pt__U413"
          },
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__673.out","_U412.in"],
          ["self.out_conv_stencil","_U412.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_3_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U414":{
            "modref":"global._U414_pt__U415"
          },
          "_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U417":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U418":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U419":{
            "modref":"global._U419_pt__U420"
          },
          "_U421":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U424":{
            "modref":"global._U424_pt__U425"
          },
          "_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U428":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U429":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U430":{
            "modref":"global._U430_pt__U431"
          },
          "_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "modref":"global._U436_pt__U437"
          },
          "_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "modref":"global._U443_pt__U444"
          },
          "_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U449":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U450":{
            "modref":"global._U450_pt__U451"
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U458":{
            "modref":"global._U458_pt__U459"
          },
          "_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U465":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U466":{
            "modref":"global._U466_pt__U467"
          },
          "_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "modref":"global._U475_pt__U476"
          },
          "_U477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U480":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U481":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "modref":"global._U484_pt__U485"
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U489":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U501":{
            "modref":"global._U501_pt__U502"
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "modref":"global._U504_pt__U505"
          },
          "_U506":{
            "modref":"global._U506_pt__U507"
          },
          "_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U515":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U520":{
            "modref":"global._U520_pt__U521"
          },
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "modref":"global._U523_pt__U524"
          },
          "_U525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "modref":"global._U526_pt__U527"
          },
          "_U528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U538":{
            "modref":"global._U538_pt__U539"
          },
          "_U540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U541":{
            "modref":"global._U541_pt__U542"
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U551":{
            "modref":"global._U551_pt__U552"
          },
          "_U553":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U554":{
            "modref":"global._U554_pt__U555"
          },
          "_U556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "modref":"global._U562_pt__U563"
          },
          "_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U565":{
            "modref":"global._U565_pt__U566"
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U571":{
            "modref":"global._U571_pt__U572"
          },
          "_U573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U574":{
            "modref":"global._U574_pt__U575"
          },
          "_U576":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U577":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U578":{
            "modref":"global._U578_pt__U579"
          },
          "_U580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U581":{
            "modref":"global._U581_pt__U582"
          },
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U593":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U596":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U597":{
            "modref":"global._U597_pt__U598"
          },
          "_U599":{
            "modref":"global._U599_pt__U600"
          },
          "_U601":{
            "modref":"global._U601_pt__U602"
          },
          "_U603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U604":{
            "modref":"global._U604_pt__U605"
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U607":{
            "modref":"global._U607_pt__U608"
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "modref":"global._U611_pt__U612"
          },
          "_U613":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U418.out","_U414.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","_U414.out"],
          ["self.clk","_U416.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U416.in"],
          ["_U417.in","_U416.out"],
          ["self.clk","_U417.clk"],
          ["_U418.in","_U417.out"],
          ["self.clk","_U418.clk"],
          ["_U423.out","_U419.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","_U419.out"],
          ["self.clk","_U421.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U421.in"],
          ["_U422.in","_U421.out"],
          ["self.clk","_U422.clk"],
          ["_U423.in","_U422.out"],
          ["self.clk","_U423.clk"],
          ["_U429.out","_U424.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","_U424.out"],
          ["self.clk","_U426.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U426.in"],
          ["_U427.in","_U426.out"],
          ["self.clk","_U427.clk"],
          ["_U428.in","_U427.out"],
          ["self.clk","_U428.clk"],
          ["_U429.in","_U428.out"],
          ["self.clk","_U429.clk"],
          ["_U435.out","_U430.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","_U430.out"],
          ["self.clk","_U432.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U432.in"],
          ["_U433.in","_U432.out"],
          ["self.clk","_U433.clk"],
          ["_U434.in","_U433.out"],
          ["self.clk","_U434.clk"],
          ["_U435.in","_U434.out"],
          ["self.clk","_U435.clk"],
          ["_U442.out","_U436.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","_U436.out"],
          ["self.clk","_U438.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U438.in"],
          ["_U439.in","_U438.out"],
          ["self.clk","_U439.clk"],
          ["_U440.in","_U439.out"],
          ["self.clk","_U440.clk"],
          ["_U441.in","_U440.out"],
          ["self.clk","_U441.clk"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U449.out","_U443.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","_U443.out"],
          ["self.clk","_U445.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U445.in"],
          ["_U446.in","_U445.out"],
          ["self.clk","_U446.clk"],
          ["_U447.in","_U446.out"],
          ["self.clk","_U447.clk"],
          ["_U448.in","_U447.out"],
          ["self.clk","_U448.clk"],
          ["_U449.in","_U448.out"],
          ["self.clk","_U449.clk"],
          ["_U457.out","_U450.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","_U450.out"],
          ["self.clk","_U452.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U452.in"],
          ["_U453.in","_U452.out"],
          ["self.clk","_U453.clk"],
          ["_U454.in","_U453.out"],
          ["self.clk","_U454.clk"],
          ["_U455.in","_U454.out"],
          ["self.clk","_U455.clk"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U457.in","_U456.out"],
          ["self.clk","_U457.clk"],
          ["_U465.out","_U458.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","_U458.out"],
          ["self.clk","_U460.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U460.in"],
          ["_U461.in","_U460.out"],
          ["self.clk","_U461.clk"],
          ["_U462.in","_U461.out"],
          ["self.clk","_U462.clk"],
          ["_U463.in","_U462.out"],
          ["self.clk","_U463.clk"],
          ["_U464.in","_U463.out"],
          ["self.clk","_U464.clk"],
          ["_U465.in","_U464.out"],
          ["self.clk","_U465.clk"],
          ["_U474.out","_U466.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","_U466.out"],
          ["self.clk","_U468.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U468.in"],
          ["_U469.in","_U468.out"],
          ["self.clk","_U469.clk"],
          ["_U470.in","_U469.out"],
          ["self.clk","_U470.clk"],
          ["_U471.in","_U470.out"],
          ["self.clk","_U471.clk"],
          ["_U472.in","_U471.out"],
          ["self.clk","_U472.clk"],
          ["_U473.in","_U472.out"],
          ["self.clk","_U473.clk"],
          ["_U474.in","_U473.out"],
          ["self.clk","_U474.clk"],
          ["_U483.out","_U475.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","_U475.out"],
          ["self.clk","_U477.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U477.in"],
          ["_U478.in","_U477.out"],
          ["self.clk","_U478.clk"],
          ["_U479.in","_U478.out"],
          ["self.clk","_U479.clk"],
          ["_U480.in","_U479.out"],
          ["self.clk","_U480.clk"],
          ["_U481.in","_U480.out"],
          ["self.clk","_U481.clk"],
          ["_U482.in","_U481.out"],
          ["self.clk","_U482.clk"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U500.out","_U484.in"],
          ["add_691_705_706.in0","_U484.out"],
          ["self.clk","_U486.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","_U486.in"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U488.in","_U487.out"],
          ["self.clk","_U488.clk"],
          ["_U489.in","_U488.out"],
          ["self.clk","_U489.clk"],
          ["_U490.in","_U489.out"],
          ["self.clk","_U490.clk"],
          ["_U491.in","_U490.out"],
          ["self.clk","_U491.clk"],
          ["_U492.in","_U491.out"],
          ["self.clk","_U492.clk"],
          ["_U493.in","_U492.out"],
          ["self.clk","_U493.clk"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U495.in","_U494.out"],
          ["self.clk","_U495.clk"],
          ["_U496.in","_U495.out"],
          ["self.clk","_U496.clk"],
          ["_U497.in","_U496.out"],
          ["self.clk","_U497.clk"],
          ["_U498.in","_U497.out"],
          ["self.clk","_U498.clk"],
          ["_U499.in","_U498.out"],
          ["self.clk","_U499.clk"],
          ["_U500.in","_U499.out"],
          ["self.clk","_U500.clk"],
          ["_U503.out","_U501.in"],
          ["add_691_705_706.in1","_U501.out"],
          ["self.clk","_U503.clk"],
          ["add_conv_stencil_1_704_705.out","_U503.in"],
          ["add_691_705_706.out","_U504.in"],
          ["self.out_conv_stencil","_U504.out"],
          ["_U519.out","_U506.in"],
          ["add_692_703_704.in0","_U506.out"],
          ["self.clk","_U508.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","_U508.in"],
          ["_U509.in","_U508.out"],
          ["self.clk","_U509.clk"],
          ["_U510.in","_U509.out"],
          ["self.clk","_U510.clk"],
          ["_U511.in","_U510.out"],
          ["self.clk","_U511.clk"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U513.in","_U512.out"],
          ["self.clk","_U513.clk"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["_U515.in","_U514.out"],
          ["self.clk","_U515.clk"],
          ["_U516.in","_U515.out"],
          ["self.clk","_U516.clk"],
          ["_U517.in","_U516.out"],
          ["self.clk","_U517.clk"],
          ["_U518.in","_U517.out"],
          ["self.clk","_U518.clk"],
          ["_U519.in","_U518.out"],
          ["self.clk","_U519.clk"],
          ["_U522.out","_U520.in"],
          ["add_692_703_704.in1","_U520.out"],
          ["self.clk","_U522.clk"],
          ["add_693_702_703.out","_U522.in"],
          ["_U525.out","_U523.in"],
          ["add_conv_stencil_1_704_705.in1","_U523.out"],
          ["self.clk","_U525.clk"],
          ["add_692_703_704.out","_U525.in"],
          ["_U537.out","_U526.in"],
          ["add_693_702_703.in0","_U526.out"],
          ["self.clk","_U528.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","_U528.in"],
          ["_U529.in","_U528.out"],
          ["self.clk","_U529.clk"],
          ["_U530.in","_U529.out"],
          ["self.clk","_U530.clk"],
          ["_U531.in","_U530.out"],
          ["self.clk","_U531.clk"],
          ["_U532.in","_U531.out"],
          ["self.clk","_U532.clk"],
          ["_U533.in","_U532.out"],
          ["self.clk","_U533.clk"],
          ["_U534.in","_U533.out"],
          ["self.clk","_U534.clk"],
          ["_U535.in","_U534.out"],
          ["self.clk","_U535.clk"],
          ["_U536.in","_U535.out"],
          ["self.clk","_U536.clk"],
          ["_U537.in","_U536.out"],
          ["self.clk","_U537.clk"],
          ["_U540.out","_U538.in"],
          ["add_693_702_703.in1","_U538.out"],
          ["self.clk","_U540.clk"],
          ["add_694_701_702.out","_U540.in"],
          ["_U550.out","_U541.in"],
          ["add_694_701_702.in0","_U541.out"],
          ["self.clk","_U543.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","_U543.in"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U546.in","_U545.out"],
          ["self.clk","_U546.clk"],
          ["_U547.in","_U546.out"],
          ["self.clk","_U547.clk"],
          ["_U548.in","_U547.out"],
          ["self.clk","_U548.clk"],
          ["_U549.in","_U548.out"],
          ["self.clk","_U549.clk"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["_U553.out","_U551.in"],
          ["add_694_701_702.in1","_U551.out"],
          ["self.clk","_U553.clk"],
          ["add_695_700_701.out","_U553.in"],
          ["_U561.out","_U554.in"],
          ["add_695_700_701.in0","_U554.out"],
          ["self.clk","_U556.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","_U556.in"],
          ["_U557.in","_U556.out"],
          ["self.clk","_U557.clk"],
          ["_U558.in","_U557.out"],
          ["self.clk","_U558.clk"],
          ["_U559.in","_U558.out"],
          ["self.clk","_U559.clk"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U564.out","_U562.in"],
          ["add_695_700_701.in1","_U562.out"],
          ["self.clk","_U564.clk"],
          ["add_696_699_700.out","_U564.in"],
          ["_U570.out","_U565.in"],
          ["add_696_699_700.in0","_U565.out"],
          ["self.clk","_U567.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","_U567.in"],
          ["_U568.in","_U567.out"],
          ["self.clk","_U568.clk"],
          ["_U569.in","_U568.out"],
          ["self.clk","_U569.clk"],
          ["_U570.in","_U569.out"],
          ["self.clk","_U570.clk"],
          ["_U573.out","_U571.in"],
          ["add_696_699_700.in1","_U571.out"],
          ["self.clk","_U573.clk"],
          ["add_697_698_699.out","_U573.in"],
          ["_U577.out","_U574.in"],
          ["add_697_698_699.in0","_U574.out"],
          ["self.clk","_U576.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","_U576.in"],
          ["_U577.in","_U576.out"],
          ["self.clk","_U577.clk"],
          ["_U580.out","_U578.in"],
          ["add_697_698_699.in1","_U578.out"],
          ["self.clk","_U580.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","_U580.in"],
          ["_U596.out","_U581.in"],
          ["add_conv_stencil_1_704_705.in0","_U581.out"],
          ["self.clk","_U583.clk"],
          ["self.in0_conv_stencil.0","_U583.in"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U585.in","_U584.out"],
          ["self.clk","_U585.clk"],
          ["_U586.in","_U585.out"],
          ["self.clk","_U586.clk"],
          ["_U587.in","_U586.out"],
          ["self.clk","_U587.clk"],
          ["_U588.in","_U587.out"],
          ["self.clk","_U588.clk"],
          ["_U589.in","_U588.out"],
          ["self.clk","_U589.clk"],
          ["_U590.in","_U589.out"],
          ["self.clk","_U590.clk"],
          ["_U591.in","_U590.out"],
          ["self.clk","_U591.clk"],
          ["_U592.in","_U591.out"],
          ["self.clk","_U592.clk"],
          ["_U593.in","_U592.out"],
          ["self.clk","_U593.clk"],
          ["_U594.in","_U593.out"],
          ["self.clk","_U594.clk"],
          ["_U595.in","_U594.out"],
          ["self.clk","_U595.clk"],
          ["_U596.in","_U595.out"],
          ["self.clk","_U596.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U597.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","_U597.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U599.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","_U599.out"],
          ["_U603.out","_U601.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","_U601.out"],
          ["self.clk","_U603.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U603.in"],
          ["_U606.out","_U604.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","_U604.out"],
          ["self.clk","_U606.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U606.in"],
          ["_U610.out","_U607.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","_U607.out"],
          ["self.clk","_U609.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U609.in"],
          ["_U610.in","_U609.out"],
          ["self.clk","_U610.clk"],
          ["_U614.out","_U611.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","_U611.out"],
          ["self.clk","_U613.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U613.in"],
          ["_U614.in","_U613.out"],
          ["self.clk","_U614.clk"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_4_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U207":{
            "modref":"global._U207_pt__U208"
          },
          "_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U210":{
            "modref":"global._U210_pt__U211"
          },
          "_U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "modref":"global._U214_pt__U215"
          },
          "_U216":{
            "modref":"global._U216_pt__U217"
          },
          "_U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U222":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U228":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U230":{
            "modref":"global._U230_pt__U231"
          },
          "_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U233":{
            "modref":"global._U233_pt__U234"
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "modref":"global._U236_pt__U237"
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U246":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "modref":"global._U248_pt__U249"
          },
          "_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U251":{
            "modref":"global._U251_pt__U252"
          },
          "_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U254":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U257":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U261":{
            "modref":"global._U261_pt__U262"
          },
          "_U263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U264":{
            "modref":"global._U264_pt__U265"
          },
          "_U266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U272":{
            "modref":"global._U272_pt__U273"
          },
          "_U274":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U275":{
            "modref":"global._U275_pt__U276"
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U280":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U281":{
            "modref":"global._U281_pt__U282"
          },
          "_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U284":{
            "modref":"global._U284_pt__U285"
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U288":{
            "modref":"global._U288_pt__U289"
          },
          "_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "modref":"global._U291_pt__U292"
          },
          "_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "modref":"global._U306_pt__U307"
          },
          "_U308":{
            "modref":"global._U308_pt__U309"
          },
          "_U310":{
            "modref":"global._U310_pt__U311"
          },
          "_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U313":{
            "modref":"global._U313_pt__U314"
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "modref":"global._U316_pt__U317"
          },
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "modref":"global._U320_pt__U321"
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "modref":"global._U324_pt__U325"
          },
          "_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U329":{
            "modref":"global._U329_pt__U330"
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "modref":"global._U334_pt__U335"
          },
          "_U336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U339":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U340":{
            "modref":"global._U340_pt__U341"
          },
          "_U342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U346":{
            "modref":"global._U346_pt__U347"
          },
          "_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "modref":"global._U353_pt__U354"
          },
          "_U355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U360":{
            "modref":"global._U360_pt__U361"
          },
          "_U362":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U365":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U368":{
            "modref":"global._U368_pt__U369"
          },
          "_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U376":{
            "modref":"global._U376_pt__U377"
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U380":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U383":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U392":{
            "modref":"global._U392_pt__U393"
          },
          "_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U395":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U398":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U404":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U407":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U209.out","_U207.in"],
          ["add_758_772_773.in0","_U207.out"],
          ["self.clk","_U209.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","_U209.in"],
          ["_U213.out","_U210.in"],
          ["add_758_772_773.in1","_U210.out"],
          ["self.clk","_U212.clk"],
          ["add_conv_stencil_2_771_772.out","_U212.in"],
          ["_U213.in","_U212.out"],
          ["self.clk","_U213.clk"],
          ["add_758_772_773.out","_U214.in"],
          ["self.out_conv_stencil","_U214.out"],
          ["_U229.out","_U216.in"],
          ["add_759_770_771.in0","_U216.out"],
          ["self.clk","_U218.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","_U218.in"],
          ["_U219.in","_U218.out"],
          ["self.clk","_U219.clk"],
          ["_U220.in","_U219.out"],
          ["self.clk","_U220.clk"],
          ["_U221.in","_U220.out"],
          ["self.clk","_U221.clk"],
          ["_U222.in","_U221.out"],
          ["self.clk","_U222.clk"],
          ["_U223.in","_U222.out"],
          ["self.clk","_U223.clk"],
          ["_U224.in","_U223.out"],
          ["self.clk","_U224.clk"],
          ["_U225.in","_U224.out"],
          ["self.clk","_U225.clk"],
          ["_U226.in","_U225.out"],
          ["self.clk","_U226.clk"],
          ["_U227.in","_U226.out"],
          ["self.clk","_U227.clk"],
          ["_U228.in","_U227.out"],
          ["self.clk","_U228.clk"],
          ["_U229.in","_U228.out"],
          ["self.clk","_U229.clk"],
          ["_U232.out","_U230.in"],
          ["add_759_770_771.in1","_U230.out"],
          ["self.clk","_U232.clk"],
          ["add_760_769_770.out","_U232.in"],
          ["_U235.out","_U233.in"],
          ["add_conv_stencil_2_771_772.in1","_U233.out"],
          ["self.clk","_U235.clk"],
          ["add_759_770_771.out","_U235.in"],
          ["_U247.out","_U236.in"],
          ["add_760_769_770.in0","_U236.out"],
          ["self.clk","_U238.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","_U238.in"],
          ["_U239.in","_U238.out"],
          ["self.clk","_U239.clk"],
          ["_U240.in","_U239.out"],
          ["self.clk","_U240.clk"],
          ["_U241.in","_U240.out"],
          ["self.clk","_U241.clk"],
          ["_U242.in","_U241.out"],
          ["self.clk","_U242.clk"],
          ["_U243.in","_U242.out"],
          ["self.clk","_U243.clk"],
          ["_U244.in","_U243.out"],
          ["self.clk","_U244.clk"],
          ["_U245.in","_U244.out"],
          ["self.clk","_U245.clk"],
          ["_U246.in","_U245.out"],
          ["self.clk","_U246.clk"],
          ["_U247.in","_U246.out"],
          ["self.clk","_U247.clk"],
          ["_U250.out","_U248.in"],
          ["add_760_769_770.in1","_U248.out"],
          ["self.clk","_U250.clk"],
          ["add_761_768_769.out","_U250.in"],
          ["_U260.out","_U251.in"],
          ["add_761_768_769.in0","_U251.out"],
          ["self.clk","_U253.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","_U253.in"],
          ["_U254.in","_U253.out"],
          ["self.clk","_U254.clk"],
          ["_U255.in","_U254.out"],
          ["self.clk","_U255.clk"],
          ["_U256.in","_U255.out"],
          ["self.clk","_U256.clk"],
          ["_U257.in","_U256.out"],
          ["self.clk","_U257.clk"],
          ["_U258.in","_U257.out"],
          ["self.clk","_U258.clk"],
          ["_U259.in","_U258.out"],
          ["self.clk","_U259.clk"],
          ["_U260.in","_U259.out"],
          ["self.clk","_U260.clk"],
          ["_U263.out","_U261.in"],
          ["add_761_768_769.in1","_U261.out"],
          ["self.clk","_U263.clk"],
          ["add_762_767_768.out","_U263.in"],
          ["_U271.out","_U264.in"],
          ["add_762_767_768.in0","_U264.out"],
          ["self.clk","_U266.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","_U266.in"],
          ["_U267.in","_U266.out"],
          ["self.clk","_U267.clk"],
          ["_U268.in","_U267.out"],
          ["self.clk","_U268.clk"],
          ["_U269.in","_U268.out"],
          ["self.clk","_U269.clk"],
          ["_U270.in","_U269.out"],
          ["self.clk","_U270.clk"],
          ["_U271.in","_U270.out"],
          ["self.clk","_U271.clk"],
          ["_U274.out","_U272.in"],
          ["add_762_767_768.in1","_U272.out"],
          ["self.clk","_U274.clk"],
          ["add_763_766_767.out","_U274.in"],
          ["_U280.out","_U275.in"],
          ["add_763_766_767.in0","_U275.out"],
          ["self.clk","_U277.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","_U277.in"],
          ["_U278.in","_U277.out"],
          ["self.clk","_U278.clk"],
          ["_U279.in","_U278.out"],
          ["self.clk","_U279.clk"],
          ["_U280.in","_U279.out"],
          ["self.clk","_U280.clk"],
          ["_U283.out","_U281.in"],
          ["add_763_766_767.in1","_U281.out"],
          ["self.clk","_U283.clk"],
          ["add_764_765_766.out","_U283.in"],
          ["_U287.out","_U284.in"],
          ["add_764_765_766.in0","_U284.out"],
          ["self.clk","_U286.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","_U286.in"],
          ["_U287.in","_U286.out"],
          ["self.clk","_U287.clk"],
          ["_U290.out","_U288.in"],
          ["add_764_765_766.in1","_U288.out"],
          ["self.clk","_U290.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","_U290.in"],
          ["_U305.out","_U291.in"],
          ["add_conv_stencil_2_771_772.in0","_U291.out"],
          ["self.clk","_U293.clk"],
          ["self.in0_conv_stencil.0","_U293.in"],
          ["_U294.in","_U293.out"],
          ["self.clk","_U294.clk"],
          ["_U295.in","_U294.out"],
          ["self.clk","_U295.clk"],
          ["_U296.in","_U295.out"],
          ["self.clk","_U296.clk"],
          ["_U297.in","_U296.out"],
          ["self.clk","_U297.clk"],
          ["_U298.in","_U297.out"],
          ["self.clk","_U298.clk"],
          ["_U299.in","_U298.out"],
          ["self.clk","_U299.clk"],
          ["_U300.in","_U299.out"],
          ["self.clk","_U300.clk"],
          ["_U301.in","_U300.out"],
          ["self.clk","_U301.clk"],
          ["_U302.in","_U301.out"],
          ["self.clk","_U302.clk"],
          ["_U303.in","_U302.out"],
          ["self.clk","_U303.clk"],
          ["_U304.in","_U303.out"],
          ["self.clk","_U304.clk"],
          ["_U305.in","_U304.out"],
          ["self.clk","_U305.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U306.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","_U306.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U308.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","_U308.out"],
          ["_U312.out","_U310.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","_U310.out"],
          ["self.clk","_U312.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U312.in"],
          ["_U315.out","_U313.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","_U313.out"],
          ["self.clk","_U315.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U315.in"],
          ["_U319.out","_U316.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","_U316.out"],
          ["self.clk","_U318.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U318.in"],
          ["_U319.in","_U318.out"],
          ["self.clk","_U319.clk"],
          ["_U323.out","_U320.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","_U320.out"],
          ["self.clk","_U322.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U322.in"],
          ["_U323.in","_U322.out"],
          ["self.clk","_U323.clk"],
          ["_U328.out","_U324.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","_U324.out"],
          ["self.clk","_U326.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U326.in"],
          ["_U327.in","_U326.out"],
          ["self.clk","_U327.clk"],
          ["_U328.in","_U327.out"],
          ["self.clk","_U328.clk"],
          ["_U333.out","_U329.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","_U329.out"],
          ["self.clk","_U331.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U331.in"],
          ["_U332.in","_U331.out"],
          ["self.clk","_U332.clk"],
          ["_U333.in","_U332.out"],
          ["self.clk","_U333.clk"],
          ["_U339.out","_U334.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","_U334.out"],
          ["self.clk","_U336.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U336.in"],
          ["_U337.in","_U336.out"],
          ["self.clk","_U337.clk"],
          ["_U338.in","_U337.out"],
          ["self.clk","_U338.clk"],
          ["_U339.in","_U338.out"],
          ["self.clk","_U339.clk"],
          ["_U345.out","_U340.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","_U340.out"],
          ["self.clk","_U342.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U342.in"],
          ["_U343.in","_U342.out"],
          ["self.clk","_U343.clk"],
          ["_U344.in","_U343.out"],
          ["self.clk","_U344.clk"],
          ["_U345.in","_U344.out"],
          ["self.clk","_U345.clk"],
          ["_U352.out","_U346.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","_U346.out"],
          ["self.clk","_U348.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U348.in"],
          ["_U349.in","_U348.out"],
          ["self.clk","_U349.clk"],
          ["_U350.in","_U349.out"],
          ["self.clk","_U350.clk"],
          ["_U351.in","_U350.out"],
          ["self.clk","_U351.clk"],
          ["_U352.in","_U351.out"],
          ["self.clk","_U352.clk"],
          ["_U359.out","_U353.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","_U353.out"],
          ["self.clk","_U355.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U355.in"],
          ["_U356.in","_U355.out"],
          ["self.clk","_U356.clk"],
          ["_U357.in","_U356.out"],
          ["self.clk","_U357.clk"],
          ["_U358.in","_U357.out"],
          ["self.clk","_U358.clk"],
          ["_U359.in","_U358.out"],
          ["self.clk","_U359.clk"],
          ["_U367.out","_U360.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","_U360.out"],
          ["self.clk","_U362.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U362.in"],
          ["_U363.in","_U362.out"],
          ["self.clk","_U363.clk"],
          ["_U364.in","_U363.out"],
          ["self.clk","_U364.clk"],
          ["_U365.in","_U364.out"],
          ["self.clk","_U365.clk"],
          ["_U366.in","_U365.out"],
          ["self.clk","_U366.clk"],
          ["_U367.in","_U366.out"],
          ["self.clk","_U367.clk"],
          ["_U375.out","_U368.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","_U368.out"],
          ["self.clk","_U370.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U370.in"],
          ["_U371.in","_U370.out"],
          ["self.clk","_U371.clk"],
          ["_U372.in","_U371.out"],
          ["self.clk","_U372.clk"],
          ["_U373.in","_U372.out"],
          ["self.clk","_U373.clk"],
          ["_U374.in","_U373.out"],
          ["self.clk","_U374.clk"],
          ["_U375.in","_U374.out"],
          ["self.clk","_U375.clk"],
          ["_U391.out","_U376.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","_U376.out"],
          ["self.clk","_U378.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U378.in"],
          ["_U379.in","_U378.out"],
          ["self.clk","_U379.clk"],
          ["_U380.in","_U379.out"],
          ["self.clk","_U380.clk"],
          ["_U381.in","_U380.out"],
          ["self.clk","_U381.clk"],
          ["_U382.in","_U381.out"],
          ["self.clk","_U382.clk"],
          ["_U383.in","_U382.out"],
          ["self.clk","_U383.clk"],
          ["_U384.in","_U383.out"],
          ["self.clk","_U384.clk"],
          ["_U385.in","_U384.out"],
          ["self.clk","_U385.clk"],
          ["_U386.in","_U385.out"],
          ["self.clk","_U386.clk"],
          ["_U387.in","_U386.out"],
          ["self.clk","_U387.clk"],
          ["_U388.in","_U387.out"],
          ["self.clk","_U388.clk"],
          ["_U389.in","_U388.out"],
          ["self.clk","_U389.clk"],
          ["_U390.in","_U389.out"],
          ["self.clk","_U390.clk"],
          ["_U391.in","_U390.out"],
          ["self.clk","_U391.clk"],
          ["_U407.out","_U392.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","_U392.out"],
          ["self.clk","_U394.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U394.in"],
          ["_U395.in","_U394.out"],
          ["self.clk","_U395.clk"],
          ["_U396.in","_U395.out"],
          ["self.clk","_U396.clk"],
          ["_U397.in","_U396.out"],
          ["self.clk","_U397.clk"],
          ["_U398.in","_U397.out"],
          ["self.clk","_U398.clk"],
          ["_U399.in","_U398.out"],
          ["self.clk","_U399.clk"],
          ["_U400.in","_U399.out"],
          ["self.clk","_U400.clk"],
          ["_U401.in","_U400.out"],
          ["self.clk","_U401.clk"],
          ["_U402.in","_U401.out"],
          ["self.clk","_U402.clk"],
          ["_U403.in","_U402.out"],
          ["self.clk","_U403.clk"],
          ["_U404.in","_U403.out"],
          ["self.clk","_U404.clk"],
          ["_U405.in","_U404.out"],
          ["self.clk","_U405.clk"],
          ["_U406.in","_U405.out"],
          ["self.clk","_U406.clk"],
          ["_U407.in","_U406.out"],
          ["self.clk","_U407.clk"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_conv_stencil_5_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U11":{
            "modref":"global._U11_pt__U12"
          },
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U112":{
            "modref":"global._U112_pt__U113"
          },
          "_U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U115":{
            "modref":"global._U115_pt__U116"
          },
          "_U117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U118":{
            "modref":"global._U118_pt__U119"
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "modref":"global._U130_pt__U131"
          },
          "_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U133":{
            "modref":"global._U133_pt__U134"
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U143":{
            "modref":"global._U143_pt__U144"
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "modref":"global._U146_pt__U147"
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "modref":"global._U154_pt__U155"
          },
          "_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U157":{
            "modref":"global._U157_pt__U158"
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "modref":"global._U16_pt__U17"
          },
          "_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U161":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "modref":"global._U163_pt__U164"
          },
          "_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U166":{
            "modref":"global._U166_pt__U167"
          },
          "_U168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "modref":"global._U170_pt__U171"
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "modref":"global._U173_pt__U174"
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U189":{
            "modref":"global._U189_pt__U190"
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U191":{
            "modref":"global._U191_pt__U192"
          },
          "_U193":{
            "modref":"global._U193_pt__U194"
          },
          "_U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U196":{
            "modref":"global._U196_pt__U197"
          },
          "_U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "modref":"global._U199_pt__U200"
          },
          "_U2":{
            "modref":"global._U2_pt__U3"
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U202":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "modref":"global._U22_pt__U23"
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U28":{
            "modref":"global._U28_pt__U29"
          },
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "modref":"global._U35_pt__U36"
          },
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U42":{
            "modref":"global._U42_pt__U43"
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U46":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "modref":"global._U50_pt__U51"
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U58":{
            "modref":"global._U58_pt__U59"
          },
          "_U6":{
            "modref":"global._U6_pt__U7"
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "modref":"global._U67_pt__U68"
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "modref":"global._U76_pt__U77"
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U88":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U93":{
            "modref":"global._U93_pt__U94"
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "modref":"global._U96_pt__U97"
          },
          "_U98":{
            "modref":"global._U98_pt__U99"
          },
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["_U9.out","_U10.in"],
          ["_U6.in","_U10.out"],
          ["self.clk","_U100.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","_U100.in"],
          ["_U101.in","_U100.out"],
          ["self.clk","_U101.clk"],
          ["_U102.in","_U101.out"],
          ["self.clk","_U102.clk"],
          ["_U103.in","_U102.out"],
          ["self.clk","_U103.clk"],
          ["_U104.in","_U103.out"],
          ["self.clk","_U104.clk"],
          ["_U105.in","_U104.out"],
          ["self.clk","_U105.clk"],
          ["_U106.in","_U105.out"],
          ["self.clk","_U106.clk"],
          ["_U107.in","_U106.out"],
          ["self.clk","_U107.clk"],
          ["_U108.in","_U107.out"],
          ["self.clk","_U108.clk"],
          ["_U109.in","_U108.out"],
          ["self.clk","_U109.clk"],
          ["_U110.in","_U109.out"],
          ["_U15.out","_U11.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","_U11.out"],
          ["self.clk","_U110.clk"],
          ["_U111.in","_U110.out"],
          ["self.clk","_U111.clk"],
          ["_U98.in","_U111.out"],
          ["_U114.out","_U112.in"],
          ["add_826_837_838.in1","_U112.out"],
          ["self.clk","_U114.clk"],
          ["add_827_836_837.out","_U114.in"],
          ["_U117.out","_U115.in"],
          ["add_conv_stencil_3_838_839.in1","_U115.out"],
          ["self.clk","_U117.clk"],
          ["add_826_837_838.out","_U117.in"],
          ["_U129.out","_U118.in"],
          ["add_827_836_837.in0","_U118.out"],
          ["self.clk","_U120.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","_U120.in"],
          ["_U121.in","_U120.out"],
          ["self.clk","_U121.clk"],
          ["_U122.in","_U121.out"],
          ["self.clk","_U122.clk"],
          ["_U123.in","_U122.out"],
          ["self.clk","_U123.clk"],
          ["_U124.in","_U123.out"],
          ["self.clk","_U124.clk"],
          ["_U125.in","_U124.out"],
          ["self.clk","_U125.clk"],
          ["_U126.in","_U125.out"],
          ["self.clk","_U126.clk"],
          ["_U127.in","_U126.out"],
          ["self.clk","_U127.clk"],
          ["_U128.in","_U127.out"],
          ["self.clk","_U128.clk"],
          ["_U129.in","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.clk","_U13.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U13.in"],
          ["_U14.in","_U13.out"],
          ["_U132.out","_U130.in"],
          ["add_827_836_837.in1","_U130.out"],
          ["self.clk","_U132.clk"],
          ["add_828_835_836.out","_U132.in"],
          ["_U142.out","_U133.in"],
          ["add_828_835_836.in0","_U133.out"],
          ["self.clk","_U135.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","_U135.in"],
          ["_U136.in","_U135.out"],
          ["self.clk","_U136.clk"],
          ["_U137.in","_U136.out"],
          ["self.clk","_U137.clk"],
          ["_U138.in","_U137.out"],
          ["self.clk","_U138.clk"],
          ["_U139.in","_U138.out"],
          ["self.clk","_U139.clk"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U14.clk"],
          ["_U15.in","_U14.out"],
          ["self.clk","_U140.clk"],
          ["_U141.in","_U140.out"],
          ["self.clk","_U141.clk"],
          ["_U142.in","_U141.out"],
          ["self.clk","_U142.clk"],
          ["_U145.out","_U143.in"],
          ["add_828_835_836.in1","_U143.out"],
          ["self.clk","_U145.clk"],
          ["add_829_834_835.out","_U145.in"],
          ["_U153.out","_U146.in"],
          ["add_829_834_835.in0","_U146.out"],
          ["self.clk","_U148.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","_U148.in"],
          ["_U149.in","_U148.out"],
          ["self.clk","_U149.clk"],
          ["_U150.in","_U149.out"],
          ["self.clk","_U15.clk"],
          ["self.clk","_U150.clk"],
          ["_U151.in","_U150.out"],
          ["self.clk","_U151.clk"],
          ["_U152.in","_U151.out"],
          ["self.clk","_U152.clk"],
          ["_U153.in","_U152.out"],
          ["self.clk","_U153.clk"],
          ["_U156.out","_U154.in"],
          ["add_829_834_835.in1","_U154.out"],
          ["self.clk","_U156.clk"],
          ["add_830_833_834.out","_U156.in"],
          ["_U162.out","_U157.in"],
          ["add_830_833_834.in0","_U157.out"],
          ["self.clk","_U159.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","_U159.in"],
          ["_U160.in","_U159.out"],
          ["_U21.out","_U16.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","_U16.out"],
          ["self.clk","_U160.clk"],
          ["_U161.in","_U160.out"],
          ["self.clk","_U161.clk"],
          ["_U162.in","_U161.out"],
          ["self.clk","_U162.clk"],
          ["_U165.out","_U163.in"],
          ["add_830_833_834.in1","_U163.out"],
          ["self.clk","_U165.clk"],
          ["add_831_832_833.out","_U165.in"],
          ["_U169.out","_U166.in"],
          ["add_831_832_833.in0","_U166.out"],
          ["self.clk","_U168.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","_U168.in"],
          ["_U169.in","_U168.out"],
          ["self.clk","_U169.clk"],
          ["_U172.out","_U170.in"],
          ["add_831_832_833.in1","_U170.out"],
          ["self.clk","_U172.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","_U172.in"],
          ["_U188.out","_U173.in"],
          ["add_conv_stencil_3_838_839.in0","_U173.out"],
          ["self.clk","_U175.clk"],
          ["self.in0_conv_stencil.0","_U175.in"],
          ["_U176.in","_U175.out"],
          ["self.clk","_U176.clk"],
          ["_U177.in","_U176.out"],
          ["self.clk","_U177.clk"],
          ["_U178.in","_U177.out"],
          ["self.clk","_U178.clk"],
          ["_U179.in","_U178.out"],
          ["self.clk","_U179.clk"],
          ["_U180.in","_U179.out"],
          ["self.clk","_U18.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U18.in"],
          ["_U19.in","_U18.out"],
          ["self.clk","_U180.clk"],
          ["_U181.in","_U180.out"],
          ["self.clk","_U181.clk"],
          ["_U182.in","_U181.out"],
          ["self.clk","_U182.clk"],
          ["_U183.in","_U182.out"],
          ["self.clk","_U183.clk"],
          ["_U184.in","_U183.out"],
          ["self.clk","_U184.clk"],
          ["_U185.in","_U184.out"],
          ["self.clk","_U185.clk"],
          ["_U186.in","_U185.out"],
          ["self.clk","_U186.clk"],
          ["_U187.in","_U186.out"],
          ["self.clk","_U187.clk"],
          ["_U188.in","_U187.out"],
          ["self.clk","_U188.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U189.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","_U189.out"],
          ["self.clk","_U19.clk"],
          ["_U20.in","_U19.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U191.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","_U191.out"],
          ["_U195.out","_U193.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","_U193.out"],
          ["self.clk","_U195.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U195.in"],
          ["_U198.out","_U196.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","_U196.out"],
          ["self.clk","_U198.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U198.in"],
          ["_U202.out","_U199.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","_U199.out"],
          ["_U5.out","_U2.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","_U2.out"],
          ["self.clk","_U20.clk"],
          ["_U21.in","_U20.out"],
          ["self.clk","_U201.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U201.in"],
          ["_U202.in","_U201.out"],
          ["self.clk","_U202.clk"],
          ["self.clk","_U21.clk"],
          ["_U27.out","_U22.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","_U22.out"],
          ["self.clk","_U24.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U24.in"],
          ["_U25.in","_U24.out"],
          ["self.clk","_U25.clk"],
          ["_U26.in","_U25.out"],
          ["self.clk","_U26.clk"],
          ["_U27.in","_U26.out"],
          ["self.clk","_U27.clk"],
          ["_U34.out","_U28.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","_U28.out"],
          ["self.clk","_U30.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U30.in"],
          ["_U31.in","_U30.out"],
          ["self.clk","_U31.clk"],
          ["_U32.in","_U31.out"],
          ["self.clk","_U32.clk"],
          ["_U33.in","_U32.out"],
          ["self.clk","_U33.clk"],
          ["_U34.in","_U33.out"],
          ["self.clk","_U34.clk"],
          ["_U41.out","_U35.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","_U35.out"],
          ["self.clk","_U37.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U37.in"],
          ["_U38.in","_U37.out"],
          ["self.clk","_U38.clk"],
          ["_U39.in","_U38.out"],
          ["self.clk","_U39.clk"],
          ["_U40.in","_U39.out"],
          ["self.clk","_U4.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U4.in"],
          ["_U5.in","_U4.out"],
          ["self.clk","_U40.clk"],
          ["_U41.in","_U40.out"],
          ["self.clk","_U41.clk"],
          ["_U49.out","_U42.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","_U42.out"],
          ["self.clk","_U44.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U44.in"],
          ["_U45.in","_U44.out"],
          ["self.clk","_U45.clk"],
          ["_U46.in","_U45.out"],
          ["self.clk","_U46.clk"],
          ["_U47.in","_U46.out"],
          ["self.clk","_U47.clk"],
          ["_U48.in","_U47.out"],
          ["self.clk","_U48.clk"],
          ["_U49.in","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.clk","_U5.clk"],
          ["_U57.out","_U50.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","_U50.out"],
          ["self.clk","_U52.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U52.in"],
          ["_U53.in","_U52.out"],
          ["self.clk","_U53.clk"],
          ["_U54.in","_U53.out"],
          ["self.clk","_U54.clk"],
          ["_U55.in","_U54.out"],
          ["self.clk","_U55.clk"],
          ["_U56.in","_U55.out"],
          ["self.clk","_U56.clk"],
          ["_U57.in","_U56.out"],
          ["self.clk","_U57.clk"],
          ["_U66.out","_U58.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","_U58.out"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","_U6.out"],
          ["self.clk","_U60.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U60.in"],
          ["_U61.in","_U60.out"],
          ["self.clk","_U61.clk"],
          ["_U62.in","_U61.out"],
          ["self.clk","_U62.clk"],
          ["_U63.in","_U62.out"],
          ["self.clk","_U63.clk"],
          ["_U64.in","_U63.out"],
          ["self.clk","_U64.clk"],
          ["_U65.in","_U64.out"],
          ["self.clk","_U65.clk"],
          ["_U66.in","_U65.out"],
          ["self.clk","_U66.clk"],
          ["_U75.out","_U67.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","_U67.out"],
          ["self.clk","_U69.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U69.in"],
          ["_U70.in","_U69.out"],
          ["self.clk","_U70.clk"],
          ["_U71.in","_U70.out"],
          ["self.clk","_U71.clk"],
          ["_U72.in","_U71.out"],
          ["self.clk","_U72.clk"],
          ["_U73.in","_U72.out"],
          ["self.clk","_U73.clk"],
          ["_U74.in","_U73.out"],
          ["self.clk","_U74.clk"],
          ["_U75.in","_U74.out"],
          ["self.clk","_U75.clk"],
          ["_U92.out","_U76.in"],
          ["add_825_839_840.in0","_U76.out"],
          ["self.clk","_U78.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","_U78.in"],
          ["_U79.in","_U78.out"],
          ["self.clk","_U79.clk"],
          ["_U80.in","_U79.out"],
          ["self.clk","_U8.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U8.in"],
          ["_U9.in","_U8.out"],
          ["self.clk","_U80.clk"],
          ["_U81.in","_U80.out"],
          ["self.clk","_U81.clk"],
          ["_U82.in","_U81.out"],
          ["self.clk","_U82.clk"],
          ["_U83.in","_U82.out"],
          ["self.clk","_U83.clk"],
          ["_U84.in","_U83.out"],
          ["self.clk","_U84.clk"],
          ["_U85.in","_U84.out"],
          ["self.clk","_U85.clk"],
          ["_U86.in","_U85.out"],
          ["self.clk","_U86.clk"],
          ["_U87.in","_U86.out"],
          ["self.clk","_U87.clk"],
          ["_U88.in","_U87.out"],
          ["self.clk","_U88.clk"],
          ["_U89.in","_U88.out"],
          ["self.clk","_U89.clk"],
          ["_U90.in","_U89.out"],
          ["self.clk","_U9.clk"],
          ["self.clk","_U90.clk"],
          ["_U91.in","_U90.out"],
          ["self.clk","_U91.clk"],
          ["_U92.in","_U91.out"],
          ["self.clk","_U92.clk"],
          ["_U95.out","_U93.in"],
          ["add_825_839_840.in1","_U93.out"],
          ["self.clk","_U95.clk"],
          ["add_conv_stencil_3_838_839.out","_U95.in"],
          ["add_825_839_840.out","_U96.in"],
          ["self.out_conv_stencil","_U96.out"],
          ["add_826_837_838.in0","_U98.out"]
        ]
      },
      "hcompute_conv_stencil_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U0":{
            "modref":"global._U0_pt__U1"
          },
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__667.out","_U0.in"],
          ["self.out_conv_stencil","_U0.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U408":{
            "modref":"global._U408_pt__U409"
          }
        },
        "connections":[
          ["self.in0_hw_input_stencil.0","_U408.in"],
          ["self.out_hw_input_global_wrapper_stencil","_U408.out"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U205":{
            "modref":"global._U205_pt__U206"
          }
        },
        "connections":[
          ["self.in0_hw_kernel_stencil.0","_U205.in"],
          ["self.out_hw_kernel_global_wrapper_stencil","_U205.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U203":{
            "modref":"global._U203_pt__U204"
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","_U203.in"],
          ["self.out_hw_output_stencil","_U203.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_3_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_4_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_5_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U92":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U91":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U90":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U89":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U94":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U97":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U96":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U107":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U104":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U115":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U61":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U59":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U71":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U12":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U9":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U22":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U4":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U2":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U6":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U85":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U84":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U83":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U82":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U87":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U55":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U54":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U53":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U52":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U57":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U56":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U35":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U32":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U31":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U44":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U108":{
            "modref":"global.array_delay_U109"
          },
          "arr__U118":{
            "modref":"global.array_delay_U119"
          },
          "arr__U13":{
            "modref":"global.array_delay_U14"
          },
          "arr__U23":{
            "modref":"global.array_delay_U24"
          },
          "arr__U36":{
            "modref":"global.array_delay_U37"
          },
          "arr__U45":{
            "modref":"global.array_delay_U46"
          },
          "arr__U64":{
            "modref":"global.array_delay_U65"
          },
          "arr__U74":{
            "modref":"global.array_delay_U75"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U106":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U11":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U116":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U21":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U34":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U43":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U62":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U72":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U91"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U92"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U88"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U89"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U90"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U93"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U94"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U98"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U99"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U95"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U96"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U97"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U100"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U101"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U105"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U107"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U102"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U103"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U104"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U115"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U117"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U61"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U58"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U59"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U71"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U10"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U12"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U7"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U8"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U9"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U20"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U22"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U3"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U4"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U1"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U2"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U5"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U84"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U85"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U81"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U82"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U83"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U86"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U87"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U54"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U55"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U51"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U52"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U53"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U56"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U57"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U33"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U35"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U30"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U31"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U32"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U42"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U44"
          }
        },
        "connections":[
          ["self.clk","arr__U108.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U108.in"],
          ["op_hcompute_conv_stencil_3_exe_start_control_vars.in","arr__U108.out"],
          ["self.clk","arr__U118.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.d","arr__U118.in"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","arr__U118.out"],
          ["self.clk","arr__U13.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U13.in"],
          ["op_hcompute_conv_stencil_5_exe_start_control_vars.in","arr__U13.out"],
          ["self.clk","arr__U23.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.d","arr__U23.in"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","arr__U23.out"],
          ["self.clk","arr__U36.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U36.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U36.out"],
          ["self.clk","arr__U45.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U45.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U45.out"],
          ["self.clk","arr__U64.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U64.in"],
          ["op_hcompute_conv_stencil_4_exe_start_control_vars.in","arr__U64.out"],
          ["self.clk","arr__U74.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.d","arr__U74.in"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","arr__U74.out"],
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","conv_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","conv_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","conv_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","conv_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","conv_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","conv_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.clk","delay_reg__U106.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U106.in"],
          ["op_hcompute_conv_stencil_3_exe_start.in","delay_reg__U106.out"],
          ["self.clk","delay_reg__U11.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U11.in"],
          ["op_hcompute_conv_stencil_5_exe_start.in","delay_reg__U11.out"],
          ["self.clk","delay_reg__U116.clk"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","delay_reg__U116.in"],
          ["op_hcompute_conv_stencil_3_write_start.in","delay_reg__U116.out"],
          ["self.clk","delay_reg__U21.clk"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","delay_reg__U21.in"],
          ["op_hcompute_conv_stencil_5_write_start.in","delay_reg__U21.out"],
          ["self.clk","delay_reg__U34.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U34.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U34.out"],
          ["self.clk","delay_reg__U43.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U43.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U43.out"],
          ["self.clk","delay_reg__U62.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U62.in"],
          ["op_hcompute_conv_stencil_4_exe_start.in","delay_reg__U62.out"],
          ["self.clk","delay_reg__U72.clk"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","delay_reg__U72.in"],
          ["op_hcompute_conv_stencil_4_write_start.in","delay_reg__U72.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read_ren"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read_ren"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_1_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_1_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_2_port_controller.clk"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_2_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_2_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_3_port_controller.clk"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_3_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_4_port_controller.clk"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_4_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_conv_stencil_5_port_controller.clk"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_5_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_port_controller.clk"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["self.flush","op_hcompute_conv_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
