Classic Timing Analyzer report for CAP
Sat Jul 11 20:12:03 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.275 ns    ; data_in[1] ; data_out[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+-------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To           ;
+-------+-------------------+-----------------+-------------+--------------+
; N/A   ; None              ; 8.275 ns        ; data_in[1]  ; data_out[3]  ;
; N/A   ; None              ; 8.023 ns        ; data_in[10] ; data_out[12] ;
; N/A   ; None              ; 7.903 ns        ; data_in[23] ; data_out[25] ;
; N/A   ; None              ; 7.880 ns        ; data_in[13] ; data_out[15] ;
; N/A   ; None              ; 7.343 ns        ; data_in[8]  ; data_out[10] ;
; N/A   ; None              ; 7.301 ns        ; data_in[5]  ; data_out[7]  ;
; N/A   ; None              ; 7.289 ns        ; data_in[16] ; data_out[18] ;
; N/A   ; None              ; 7.144 ns        ; data_in[24] ; data_out[26] ;
; N/A   ; None              ; 7.112 ns        ; data_in[29] ; data_out[31] ;
; N/A   ; None              ; 7.095 ns        ; data_in[18] ; data_out[20] ;
; N/A   ; None              ; 7.079 ns        ; data_in[26] ; data_out[28] ;
; N/A   ; None              ; 7.035 ns        ; data_in[28] ; data_out[30] ;
; N/A   ; None              ; 6.985 ns        ; data_in[14] ; data_out[16] ;
; N/A   ; None              ; 6.983 ns        ; data_in[15] ; data_out[17] ;
; N/A   ; None              ; 6.960 ns        ; data_in[27] ; data_out[29] ;
; N/A   ; None              ; 6.953 ns        ; data_in[9]  ; data_out[11] ;
; N/A   ; None              ; 6.946 ns        ; data_in[22] ; data_out[24] ;
; N/A   ; None              ; 6.922 ns        ; data_in[0]  ; data_out[2]  ;
; N/A   ; None              ; 6.920 ns        ; data_in[4]  ; data_out[6]  ;
; N/A   ; None              ; 6.876 ns        ; data_in[20] ; data_out[22] ;
; N/A   ; None              ; 6.849 ns        ; data_in[25] ; data_out[27] ;
; N/A   ; None              ; 6.691 ns        ; data_in[2]  ; data_out[4]  ;
; N/A   ; None              ; 6.688 ns        ; data_in[17] ; data_out[19] ;
; N/A   ; None              ; 6.679 ns        ; data_in[21] ; data_out[23] ;
; N/A   ; None              ; 6.671 ns        ; data_in[11] ; data_out[13] ;
; N/A   ; None              ; 6.599 ns        ; data_in[7]  ; data_out[9]  ;
; N/A   ; None              ; 6.589 ns        ; data_in[19] ; data_out[21] ;
; N/A   ; None              ; 6.569 ns        ; data_in[6]  ; data_out[8]  ;
; N/A   ; None              ; 6.568 ns        ; data_in[3]  ; data_out[5]  ;
; N/A   ; None              ; 6.538 ns        ; data_in[12] ; data_out[14] ;
+-------+-------------------+-----------------+-------------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Jul 11 20:12:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only
Info: Longest tpd from source pin "data_in[1]" to destination pin "data_out[3]" is 8.275 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B7; Fanout = 1; PIN Node = 'data_in[1]'
    Info: 2: + IC(5.304 ns) + CELL(2.114 ns) = 8.275 ns; Loc. = PIN_P16; Fanout = 0; PIN Node = 'data_out[3]'
    Info: Total cell delay = 2.971 ns ( 35.90 % )
    Info: Total interconnect delay = 5.304 ns ( 64.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sat Jul 11 20:12:03 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


