$date
	Thu Aug 25 16:04:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ae1_tb $end
$var wire 1 ! f2 $end
$var wire 1 " f1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " f1 $end
$var wire 1 ! f2 $end
$var wire 1 & k1 $end
$var wire 1 ' k2 $end
$var wire 1 ( k3 $end
$var wire 1 ) k4 $end
$var wire 1 * k5 $end
$var wire 1 + k6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
1)
1(
0'
0&
0%
0$
0#
1"
1!
$end
#20
0"
0!
0(
0*
1%
#40
0)
1*
0%
1$
#60
1"
1!
1'
1)
1%
#80
1&
1(
1!
0'
1+
0%
0$
1#
#100
0"
0!
0&
0(
0+
1%
#120
1"
1&
1!
1+
0%
1$
#140
0&
1'
1%
#160
