# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:54:18 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 12:54:19 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 12:54:19 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): (vlog-2163) Macro `convMap_fifo_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(116): (vlog-2163) Macro `convMap_fifo_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(127): (vlog-2163) Macro `partMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(128): (vlog-2163) Macro `partMap_fifo_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(136): (vlog-2163) Macro `MAX_1X1_KRNL_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(136): near "/": syntax error, unexpected '/'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(137): (vlog-2163) Macro `MAX_1X1_KRNL_DEPTH is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(137): near "/": syntax error, unexpected '/'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(272): (vlog-2730) Undefined variable: 'C_VEC_SUM_ARR_SZ'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(277): (vlog-2730) Undefined variable: 'C_VEC_SUM_ARR_ADDR_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2730) Undefined variable: 'C_convMap_fifo_RD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(446): (vlog-2623) Undefined variable: vector_add_pm_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(506): (vlog-2623) Undefined variable: outBuf_fifo_wren_pv.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(518): (vlog-2623) Undefined variable: outBuf_fifo_wren_rm.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(562): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(583): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(599): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(601): (vlog-2623) Undefined variable: partMap_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2623) Undefined variable: partMap_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): (vlog-2623) Undefined variable: resdMap_dpth_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_fifo_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-2623) Undefined variable: resdMap_conv_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2623) Undefined variable: resdMap_conv_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): (vlog-2623) Undefined variable: resdMap_conv_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-2623) Undefined variable: resdMap_conv_fifo_rd_rst_busy.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(728): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(786): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(823): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(836): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(864): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(970): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1172): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1257): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1314): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1365): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1546): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1742): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1751): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1762): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 12:54:20 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 57, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:16:31 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:16:31 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:16:32 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(114): (vlog-2163) Macro `CONVMAP_FIFO_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(115): (vlog-2163) Macro `CONVMAP_FIFO_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(116): (vlog-2163) Macro `CONVMAP_FIFO_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(127): (vlog-2163) Macro `PARTMAP_FIFO_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(128): (vlog-2163) Macro `PARTMAP_FIFO_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2730) Undefined variable: 'C_convMap_fifo_RD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(446): (vlog-2623) Undefined variable: vector_add_pm_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(506): (vlog-2623) Undefined variable: outBuf_fifo_wren_pv.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(518): (vlog-2623) Undefined variable: outBuf_fifo_wren_rm.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(562): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(583): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(599): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(601): (vlog-2623) Undefined variable: partMap_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2623) Undefined variable: partMap_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): (vlog-2623) Undefined variable: resdMap_dpth_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_fifo_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-2623) Undefined variable: resdMap_conv_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2623) Undefined variable: resdMap_conv_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): (vlog-2623) Undefined variable: resdMap_conv_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-2623) Undefined variable: resdMap_conv_fifo_rd_rst_busy.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(728): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(786): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(823): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(836): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(864): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(970): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1172): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1257): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1314): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1365): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1546): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1742): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1751): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1762): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:16:32 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 51, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:19:31 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:19:31 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:19:31 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(127): (vlog-2163) Macro `PARTMAP_FIFO_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(128): (vlog-2163) Macro `PARTMAP_FIFO_RD_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(298): (vlog-2730) Undefined variable: 'C_convMap_fifo_RD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(446): (vlog-2623) Undefined variable: vector_add_pm_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(506): (vlog-2623) Undefined variable: outBuf_fifo_wren_pv.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(518): (vlog-2623) Undefined variable: outBuf_fifo_wren_rm.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(548): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(562): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(583): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(599): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(601): (vlog-2623) Undefined variable: partMap_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(602): (vlog-2623) Undefined variable: partMap_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(648): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): (vlog-2623) Undefined variable: resdMap_dpth_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_fifo_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(655): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(656): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(666): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-2623) Undefined variable: resdMap_conv_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2623) Undefined variable: resdMap_conv_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(673): (vlog-2623) Undefined variable: resdMap_conv_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-2623) Undefined variable: resdMap_conv_fifo_rd_rst_busy.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(728): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(774): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(786): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(823): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(836): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(864): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(918): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(970): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1017): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1172): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1244): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1257): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1314): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1365): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1532): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1546): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1698): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1742): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1751): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1762): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:19:31 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 48, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:23:30 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:23:30 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:23:30 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(296): (vlog-2730) Undefined variable: 'C_convMap_fifo_RD_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(341): (vlog-2730) Undefined variable: 'C_RESDMAP_FIFO_CT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(346): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(444): (vlog-2623) Undefined variable: vector_add_pm_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(504): (vlog-2623) Undefined variable: outBuf_fifo_wren_pv.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(516): (vlog-2623) Undefined variable: outBuf_fifo_wren_rm.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(560): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(581): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(597): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(599): (vlog-2623) Undefined variable: partMap_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(600): (vlog-2623) Undefined variable: partMap_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): (vlog-2623) Undefined variable: resdMap_dpth_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): (vlog-2623) Undefined variable: resdMap_dpth_fifo_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-2623) Undefined variable: resdMap_conv_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2623) Undefined variable: resdMap_conv_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2623) Undefined variable: resdMap_conv_fifo_rd_rst_busy.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(726): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(771): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(783): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(821): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(834): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(862): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(955): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(968): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1162): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1169): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1242): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1242): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1312): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1363): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1530): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1530): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1543): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1553): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1731): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1740): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1749): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1760): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:23:30 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 47, Warnings: 25
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:24:34 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:24:35 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:24:35 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(341): (vlog-2730) Undefined variable: 'C_RESDMAP_FIFO_CT_WTH'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(346): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(444): (vlog-2623) Undefined variable: vector_add_pm_d.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(504): (vlog-2623) Undefined variable: outBuf_fifo_wren_pv.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(516): (vlog-2623) Undefined variable: outBuf_fifo_wren_rm.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(546): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(547): (vlog-2623) Undefined variable: C_convMap_fifo_RD_WTH.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(560): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(581): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(597): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(599): (vlog-2623) Undefined variable: partMap_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(600): (vlog-2623) Undefined variable: partMap_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(645): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(649): (vlog-2623) Undefined variable: resdMap_dpth_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(651): (vlog-2623) Undefined variable: resdMap_dpth_fifo_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(652): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(654): (vlog-2623) Undefined variable: resdMap_dpth_fifo_rd_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(663): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_rden.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-2623) Undefined variable: resdMap_conv_fifo_dout.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2623) Undefined variable: resdMap_conv_fifo_wr_rst_busy.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2623) Undefined variable: resdMap_conv_fifo_rd_rst_busy.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(726): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(760): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(771): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(783): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(821): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(834): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(862): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(916): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(955): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(968): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1015): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1162): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1169): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1242): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1242): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1312): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1363): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1530): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1530): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1543): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1553): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1696): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1731): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1733): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1740): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1749): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1760): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:24:35 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 46, Warnings: 26
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:33:15 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:33:15 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:33:15 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(348): (vlog-2730) Undefined variable: 'C_partMap_fifo_RD_WTH'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(561): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(582): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(598): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(727): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:33:16 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 46, Warnings: 11
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:33:58 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:33:58 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:33:58 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(561): (vlog-2623) Undefined variable: convMap_fifo_count.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(582): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(598): (vlog-2623) Undefined variable: partMap_fifo_rd_valid.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(727): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:33:59 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 45, Warnings: 11
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:39:37 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:39:37 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:39:37 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(582): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(646): (vlog-2623) Undefined variable: resdMap_dpth_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(647): (vlog-2623) Undefined variable: resdMap_dpth_fifo_wren.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(664): (vlog-2623) Undefined variable: resdMap_conv_fifo_datain.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(665): (vlog-2623) Undefined variable: resdMap_conv_fifo_wren.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(727): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:39:37 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 45, Warnings: 9
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:41:43 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:41:44 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:41:44 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(653): (vlog-2623) Undefined variable: resdMap_dpth_bram_prog_empty.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(727): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): (vlog-2730) Undefined variable: 'conv1x1_pip_start0_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(772): (vlog-2623) Undefined variable: conv1x1_pip_start1.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): (vlog-2730) Undefined variable: 'conv1x1_pip_start1_d'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): (vlog-2623) Undefined variable: conv1x1_pip_start2.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(785): (vlog-2730) Undefined variable: 'conv1x1_pip_start2_d'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1544): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1545): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1554): (vlog-2730) Undefined variable: 'conv1x1_pip_start1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2730) Undefined variable: 'conv1x1_pip_start2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:41:44 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 44, Warnings: 5
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:44:44 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:44:44 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:44:44 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(994): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(995): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:44:44 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 39, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:46:06 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:46:06 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:46:07 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(994): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(995): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:46:07 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 39, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:48:08 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:48:08 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:48:09 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(822): (vlog-2730) Undefined variable: 'vec_add_rm0_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(835): (vlog-2730) Undefined variable: 'vec_add_rm1_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(863): (vlog-2163) Macro `convMap_fifo_WR_DEPTH is undefined.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(994): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(995): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:48:09 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 39, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:50:41 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:50:41 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:50:42 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(917): (vlog-2730) Undefined variable: 'vec_mult_din_vld2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(956): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(958): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(969): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(994): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(995): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1170): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1171): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1179): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1243): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1313): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1355): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1364): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1697): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1727): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1732): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1734): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1741): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1750): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1761): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:50:42 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 36, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:54:08 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:54:08 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:54:08 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(961): (vlog-2730) Undefined variable: 'vec_mult_din_vld_pm'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(972): (vlog-2730) Undefined variable: 'vec_mult_din_vld_rm0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(997): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(998): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(999): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1019): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1019): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1019): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1019): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1166): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1173): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1174): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1182): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1246): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1246): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1259): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1316): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1367): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1512): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1700): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1700): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1700): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1700): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1737): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1737): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1747): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1753): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1764): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:54:08 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 33, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:55:46 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:55:46 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:55:47 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(990): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(991): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(992): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1159): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1166): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1167): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1175): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1239): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1239): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1252): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1351): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1360): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1723): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1737): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1740): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1746): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1757): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:55:47 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 30, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:57:02 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:57:02 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:57:03 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(990): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(991): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(992): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d2'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1159): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1166): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1167): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1175): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1239): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1239): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1252): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1351): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1360): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'conv1x1_pip_start_d0_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_1'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1693): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_2'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1723): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1737): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1740): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1746): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1757): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:57:03 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 30, Warnings: 2
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:59:43 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 13:59:43 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 13:59:44 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1157): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1165): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1173): (vlog-2730) Undefined variable: 'resdMap_conv_bram_dout'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1237): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1237): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1250): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1503): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1691): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1721): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1738): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1755): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 13:59:44 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 21, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:00:26 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 14:00:26 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:00:26 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2730) Undefined variable: 'vec_add_pm_out'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1237): (vlog-2163) Macro `OPCODE_0 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1237): near "||": syntax error, unexpected ||.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1250): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1503): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1691): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1721): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1738): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1755): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 14:00:26 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:01:10 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 14:01:11 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:01:11 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1237): near "begin": syntax error, unexpected begin.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1250): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1503): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1691): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1721): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1738): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1755): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 14:01:11 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 16, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:01:30 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 14:01:30 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:01:31 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2730) Undefined variable: 'start_AWP_done'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1503): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1691): (vlog-2623) Undefined variable: krnl1x1_bram_rden_w.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1721): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1726): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1735): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1738): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1744): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1755): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 14:01:31 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 14, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:04:12 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 14:04:12 on Sep 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 14:04:12 on Sep 22,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2730) Undefined variable: 'resdMap_conv_fifo_prog_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2730) Undefined variable: 'resdMap_conv_bram_empty'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1723): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1728): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): (vlog-2163) Macro `OPCODE_17 is undefined.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1730): near ")": syntax error, unexpected ')'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1737): (vlog-2730) Undefined variable: 'resdMap_dpth_bram_rden'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1740): (vlog-2730) Undefined variable: 'resdMap_conv_bram_rden'.
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1746): near "end": syntax error, unexpected end.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1757): (vlog-13205) Syntax error found in the scope following 'sys_mem_write_req_acked'. Is there a missing '::'?
# End time: 14:04:13 on Sep 22,2020, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
