
*** Running vivado
    with args -log Top_YOLOv3_Tiny_Project.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_YOLOv3_Tiny_Project.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_YOLOv3_Tiny_Project.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Top_YOLOv3_Tiny_Project -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.945 ; gain = 107.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_YOLOv3_Tiny_Project' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/new/Top_YOLOv3_Tiny_Project.vhd:16]
INFO: [Synth 8-6157] synthesizing module 'aq_axi_master' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/from_docs_platform/aq_axi_master.v:39]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/from_docs_platform/aq_axi_master.v:350]
INFO: [Synth 8-6155] done synthesizing module 'aq_axi_master' (1#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/from_docs_platform/aq_axi_master.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/.Xil/Vivado-9564-007-03/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (2#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/.Xil/Vivado-9564-007-03/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:181]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:181]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:181]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:181]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:181]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_1' [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/.Xil/Vivado-9564-007-03/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_1' (3#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/.Xil/Vivado-9564-007-03/realtime/design_1_zynq_ultra_ps_e_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (4#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (5#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_master_inst'. This will prevent further optimization [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/new/Top_YOLOv3_Tiny_Project.vhd:431]
INFO: [Synth 8-256] done synthesizing module 'Top_YOLOv3_Tiny_Project' (6#1) [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/new/Top_YOLOv3_Tiny_Project.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1724.898 ; gain = 163.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.828 ; gain = 181.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.828 ; gain = 181.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1742.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'ps_block_inst/design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1_in_context.xdc] for cell 'ps_block_inst/design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_2/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'ps_block_inst/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_2/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'ps_block_inst/design_1_i/proc_sys_reset_0'
Parsing XDC File [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/constrs_1/imports/new/system.xdc]
Finished Parsing XDC File [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/constrs_1/imports/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.srcs/constrs_1/imports/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_YOLOv3_Tiny_Project_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_YOLOv3_Tiny_Project_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1860.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.445 ; gain = 299.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.445 ; gain = 299.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ps_block_inst/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps_block_inst/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ps_block_inst/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.445 ; gain = 299.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'aq_axi_master'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_WR_IDLE |                              000 |                              000
               S_WA_WAIT |                              001 |                              001
              S_WA_START |                              010 |                              010
               S_WD_WAIT |                              011 |                              011
               S_WD_PROC |                              100 |                              100
               S_WR_WAIT |                              101 |                              101
               S_WR_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_RD_IDLE |                              000 |                              000
               S_RA_WAIT |                              001 |                              001
              S_RA_START |                              010 |                              010
               S_RD_WAIT |                              011 |                              011
               S_RD_PROC |                              100 |                              100
               S_RD_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'aq_axi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1860.445 ; gain = 299.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   21 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1860.445 ; gain = 299.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2382.469 ; gain = 821.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2410.113 ; gain = 848.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2416.023 ; gain = 854.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin ps_block_inst/design_1_i:axi_ps_aruser to constant 0
WARNING: [Synth 8-3295] tying undriven pin ps_block_inst/design_1_i:axi_ps_awuser to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_req_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_addr_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin wr_burst_data_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_proc_sys_reset_0_0  |         1|
|2     |design_1_zynq_ultra_ps_e_0_1 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_proc_sys_reset_0  |     1|
|2     |design_1_zynq_ultra_ps_e_0 |     1|
|3     |CARRY8                     |    30|
|4     |LUT1                       |   205|
|5     |LUT2                       |    10|
|6     |LUT3                       |    50|
|7     |LUT4                       |    47|
|8     |LUT5                       |    56|
|9     |LUT6                       |    73|
|10    |FDCE                       |   182|
|11    |FDRE                       |    70|
|12    |IBUF                       |     1|
|13    |OBUFT                      |     4|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2419.777 ; gain = 741.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2419.777 ; gain = 858.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2431.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2442.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2442.023 ; gain = 1297.828
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/NekrasovVladiimir/CNN_project_start/CNN_project_start.runs/synth_1/Top_YOLOv3_Tiny_Project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_YOLOv3_Tiny_Project_utilization_synth.rpt -pb Top_YOLOv3_Tiny_Project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 12:53:27 2023...
