[{"DBLP title": "An Aging-Aware GPU Register File Design Based on Data Redundancy.", "DBLP authors": ["Alejandro Valero", "Francisco Candel", "Dar\u00edo Su\u00e1rez Gracia", "Salvador Petit", "Julio Sahuquillo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2849376", "OA papers": [{"PaperId": "https://openalex.org/W2810688888", "PaperTitle": "An Aging-Aware GPU Register File Design Based on Data Redundancy", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universidad de Zaragoza": 2.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0}, "Authors": ["Alejandro Valero", "Francisco Javier Candel", "Dario Suarez Gracia", "Salvador Petit", "Julio Sahuquillo"]}]}, {"DBLP title": "An Efficient Method for Calculating the Error Statistics of Block-Based Approximate Adders.", "DBLP authors": ["Yi Wu", "You Li", "Xiangxuan Ge", "Yuan Gao", "Weikang Qian"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2859960", "OA papers": [{"PaperId": "https://openalex.org/W2883936631", "PaperTitle": "An Efficient Method for Calculating the Error Statistics of Block-Based Approximate Adders", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Shanghai Jiao Tong University": 5.0}, "Authors": ["Yi Wu", "Xiaoji Niu", "Xiangxuan Ge", "Yuan Gao", "Weikang Qian"]}]}, {"DBLP title": "Disaggregated Cloud Memory with Elastic Block Management.", "DBLP authors": ["Kwangwon Koh", "Kangho Kim", "Seung-Hyub Jeon", "Jaehyuk Huh"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2851565", "OA papers": [{"PaperId": "https://openalex.org/W2809837139", "PaperTitle": "Disaggregated Cloud Memory with Elastic Block Management", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Electronics and Telecommunications Research Institute": 2.0}, "Authors": ["Kwang-Won Koh", "Kangho Kim", "Seunghyub Jeon", "Jaehyuk Huh"]}]}, {"DBLP title": "Dynamic Guardband Selection: Thermal-Aware Optimization for Unreliable Multi-Core Systems.", "DBLP authors": ["Heba Khdr", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2848276", "OA papers": [{"PaperId": "https://openalex.org/W2811352967", "PaperTitle": "Dynamic Guardband Selection: Thermal-Aware Optimization for Unreliable Multi-Core Systems", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"]}]}, {"DBLP title": "Hardware Optimizations and Analysis for the WG-16 Cipher with Tower Field Arithmetic.", "DBLP authors": ["Nusa Zidaric", "Mark D. Aagaard", "Guang Gong"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2854757", "OA papers": [{"PaperId": "https://openalex.org/W2858801556", "PaperTitle": "Hardware Optimizations and Analysis for the WG-16 Cipher with Tower Field Arithmetic", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Nusa Zidaric", "Mark D. Aagaard", "Guang Gong"]}]}, {"DBLP title": "Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory.", "DBLP authors": ["Yejia Di", "Liang Shi", "Congming Gao", "Qiao Li", "Chun Jason Xue", "Kaijie Wu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2858771", "OA papers": [{"PaperId": "https://openalex.org/W2905461111", "PaperTitle": "Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Chongqing University": 3.0, "City University of Hong Kong": 2.0, "New York University": 1.0}, "Authors": ["Yejia Di", "Liang Shi", "Congming Gao", "Qiao Li", "Chun Jason Xue", "Kaijie Wu"]}]}, {"DBLP title": "On Analysis of Lightweight Stream Ciphers with Keyed Update.", "DBLP authors": ["Orhun Kara", "Muhammed F. Esgin"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2851239", "OA papers": [{"PaperId": "https://openalex.org/W2810305578", "PaperTitle": "On Analysis of Lightweight Stream Ciphers with Keyed Update", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"TUBITAK BILGEM": 1.0, "Monash University": 1.0}, "Authors": ["Orhun Kara", "Muhammed F. Esgin"]}]}, {"DBLP title": "On Improving the Write Responsiveness for Host-Aware SMR Drives.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2845383", "OA papers": [{"PaperId": "https://openalex.org/W2809017511", "PaperTitle": "On Improving the Write Responsiveness for Host-Aware SMR Drives", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 1.0, "Institute of Information Science, Academia Sinica": 1.0, "University of Minnesota": 2.0, "National Taiwan University": 1.0}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"]}]}, {"DBLP title": "Optimal Binning for Genomics.", "DBLP authors": ["Andrea Gulino", "Abdulrahman Kaitoua", "Stefano Ceri"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2854880", "OA papers": [{"PaperId": "https://openalex.org/W2871948634", "PaperTitle": "Optimal Binning for Genomics", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Politecnico di Milano": 2.0, "DFKI Berlin, Berlin, Germany": 1.0}, "Authors": ["Andrea Gulino", "Abdulrahman Kaitoua", "Stefano Ceri"]}]}, {"DBLP title": "Scalable Byzantine Consensus via Hardware-Assisted Secret Sharing.", "DBLP authors": ["Jian Liu", "Wenting Li", "Ghassan O. Karame", "N. Asokan"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2860009", "OA papers": [{"PaperId": "https://openalex.org/W3102600874", "PaperTitle": "Scalable Byzantine Consensus via Hardware-Assisted Secret Sharing", "Year": 2019, "CitationCount": 115, "EstimatedCitation": 115, "Affiliations": {"Aalto University": 2.0, "NEC Laboratories Europe, Heidelberg, Germany": 2.0}, "Authors": ["Jian Liu", "Wenting Li", "Ghassan Karame", "Nadarajah Asokan"]}]}, {"DBLP title": "Adaptive Partition Testing.", "DBLP authors": ["Chang-Ai Sun", "Hepeng Dai", "Huai Liu", "Tsong Yueh Chen", "Kai-Yuan Cai"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2866040", "OA papers": [{"PaperId": "https://openalex.org/W2888466188", "PaperTitle": "Adaptive Partition Testing", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Science and Technology Beijing": 2.0, "Victoria University": 1.0, "Swinburne University of Technology": 1.0, "Beihang University": 1.0}, "Authors": ["Chang-ai Sun", "Hepeng Dai", "Huai Liu", "Tsong Yueh Chen", "Kai-Yuan Cai"]}]}, {"DBLP title": "An Energy-Efficient Accelerator Based on Hybrid CPU-FPGA Devices for Password Recovery.", "DBLP authors": ["Peng Liu", "Shunbin Li", "Qingyuan Ding"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2868191", "OA papers": [{"PaperId": "https://openalex.org/W2890216559", "PaperTitle": "An Energy-Efficient Accelerator Based on Hybrid CPU-FPGA Devices for Password Recovery", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Zhejiang University": 3.0}, "Authors": ["Peng Liu", "Shunbin Li", "Qingyuan Ding"]}]}, {"DBLP title": "Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2868362", "OA papers": [{"PaperId": "https://openalex.org/W2889872715", "PaperTitle": "Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Farimah Farahmandi", "Prabhat Mishra"]}]}, {"DBLP title": "Efficient Design-for-Test Approach for Networks-on-Chip.", "DBLP authors": ["Junshi Wang", "Masoumeh Ebrahimi", "Letian Huang", "Xuan Xie", "Qiang Li", "Guangjun Li", "Axel Jantsch"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2865948", "OA papers": [{"PaperId": "https://openalex.org/W2888616728", "PaperTitle": "Efficient Design-for-Test Approach for Networks-on-Chip", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Electronic Science and Technology of China": 5.0, "Royal Institute of Technology": 1.0, "TU Wien": 1.0}, "Authors": ["Junshi Wang", "Masoumeh Ebrahimi", "Letian Huang", "Xuan Xie", "Qiang Li", "Guangjun Li", "Axel Jantsch"]}]}, {"DBLP title": "Enhancing Instruction TLB Resilience to Soft Errors.", "DBLP authors": ["Alfonso S\u00e1nchez-Maci\u00e1n", "Luis Alberto Aranda", "Pedro Reviriego", "Vahdaneh Kiani", "Juan Antonio Maestro"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2874467", "OA papers": [{"PaperId": "https://openalex.org/W2897814296", "PaperTitle": "Enhancing Instruction TLB Resilience to Soft Errors", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nebrija University": 5.0}, "Authors": ["Alfonso Sanchez-Macian", "Luis Alberto Aranda", "Pedro Reviriego", "Vahdaneh Kiani", "Juan Antonio Maestro"]}]}, {"DBLP title": "Phantasy: Low-Latency Virtualization-Based Fault Tolerance via Asynchronous Prefetching.", "DBLP authors": ["Shiru Ren", "Yunqi Zhang", "Lichen Pan", "Zhen Xiao"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2865943", "OA papers": [{"PaperId": "https://openalex.org/W2887676275", "PaperTitle": "Phantasy: Low-Latency Virtualization-Based Fault Tolerance via Asynchronous Prefetching", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Peking University": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Shiru Ren", "Yunqi Zhang", "Li-Chen Pan", "Zhen Xiao"]}]}, {"DBLP title": "Sampled Simulation of Task-Based Programs.", "DBLP authors": ["Thomas Grass", "Trevor E. Carlson", "Alejandro Rico", "Germ\u00e1n Ceballos", "Eduard Ayguad\u00e9", "Marc Casas", "Miquel Moret\u00f3"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2860012", "OA papers": [{"PaperId": "https://openalex.org/W2910850040", "PaperTitle": "Sampled Simulation of Task-Based Programs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "National University of Singapore": 1.0, "American Rock Mechanics Association": 1.0, "Uppsala University": 1.0}, "Authors": ["Thomas Grass", "Trevor E. Carlson", "Alejandro Rico", "Germ\u00e1n Ceballos", "Eduard Ayguad\u00e9", "Marc Casas", "Miquel Moreto"]}]}, {"DBLP title": "Tolerating C Integer Error via Precision Elevation.", "DBLP authors": ["Xi Cheng", "Min Zhou", "Xiaoyu Song", "Ming Gu", "Jiaguang Sun"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2866388", "OA papers": [{"PaperId": "https://openalex.org/W2910391684", "PaperTitle": "Tolerating C Integer Error via Precision Elevation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0, "Portland State University": 1.0}, "Authors": ["Xi Cheng", "Min Zhou", "Xiaoyu Song", "Ming Gu", "Jiaguang Sun"]}]}, {"DBLP title": "A Theoretical Model to Link Uniqueness and Min-Entropy for PUF Evaluations.", "DBLP authors": ["Chongyan Gu", "Weiqiang Liu", "Neil Hanley", "Robert Hesselbarth", "M\u00e1ire O'Neill"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2866241", "OA papers": [{"PaperId": "https://openalex.org/W2908600804", "PaperTitle": "A Theoretical Model to Link Uniqueness and Min-Entropy for PUF Evaluations", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Queen's University Belfast": 3.0, "Nanjing University of Aeronautics and Astronautics": 1.0, "Fraunhofer Institute for Applied and Integrated Security": 1.0}, "Authors": ["Chongyan Gu", "Weiqiang Liu", "Neil A. Hanley", "Robert Hesselbarth", "Maire O'Neill"]}]}, {"DBLP title": "Coding for Write Latency Reduction in a Multi-Level Cell (MLC) Phase Change Memory (PCM).", "DBLP authors": ["Kazuteru Namba", "Fabrizio Lombardi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2868928", "OA papers": [{"PaperId": "https://openalex.org/W2889802365", "PaperTitle": "Coding for Write Latency Reduction in a Multi-Level Cell (MLC) Phase Change Memory (PCM)", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chiba University": 1.0, "Northeastern University": 1.0}, "Authors": ["Kazuteru Namba", "Fabrizio Lombardi"]}]}, {"DBLP title": "Microcontroller TRNGs Using Perturbed States of NOR Flash Memory Cells.", "DBLP authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2866459", "OA papers": [{"PaperId": "https://openalex.org/W2908753693", "PaperTitle": "Microcontroller TRNGs Using Perturbed States of NOR Flash Memory Cells", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Alabama in Huntsville": 3.0}, "Authors": ["Prawar Poudel", "Biswajit Ray", "Aleksandar Milenkovic"]}]}, {"DBLP title": "RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses.", "DBLP authors": ["Shuo Li", "Nong Xiao", "Peng Wang", "Guangyu Sun", "Xiaoyang Wang", "Yiran Chen", "Hai Helen Li", "Jason Cong", "Tao Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2868368", "OA papers": [{"PaperId": "https://openalex.org/W2891420493", "PaperTitle": "RC-NVM: Dual-Addressing Non-Volatile Memory Architecture Supporting Both Row and Column Memory Accesses", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National University of Defense Technology": 1.0, "Sun Yat-sen University": 1.0, "Peking University": 3.0, "Duke University": 2.0, "University of California, Los Angeles": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Shuo Li", "Nong Xiao", "Peng Wang", "Guangyu Sun", "Xiaoyang Wang", "Yi Chen", "Hai Li", "Jason Cong", "Tao Zhang"]}]}, {"DBLP title": "Affine Modeling of Program Traces.", "DBLP authors": ["Gabriel Rodr\u00edguez", "Mahmut T. Kandemir", "Juan Touri\u00f1o"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2853747", "OA papers": [{"PaperId": "https://openalex.org/W2858796459", "PaperTitle": "Affine Modeling of Program Traces", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of A Coru\u00f1a": 2.0, "Pennsylvania State University": 1.0}, "Authors": ["Gabriel Rodr\u00edguez", "Mahmut Kandemir", "Juan Touri\u00f1o"]}]}, {"DBLP title": "Analysis, Modeling and Optimization of Equal Segment Based Approximate Adders.", "DBLP authors": ["Sunil Dutt", "Satyabrata Dash", "Sukumar Nandi", "Gaurav Trivedi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2871096", "OA papers": [{"PaperId": "https://openalex.org/W2889711535", "PaperTitle": "Analysis, Modeling and Optimization of Equal Segment Based Approximate Adders", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Technology Guwahati": 4.0}, "Authors": ["Sunil N. Dutt", "Satyabrata Dash", "Sukumar Nandi", "Gaurav Trivedi"]}]}, {"DBLP title": "ASAP: Accelerated Short-Read Alignment on Programmable Hardware.", "DBLP authors": ["Subho S. Banerjee", "Mohamed El-Hadedy", "Jong Bin Lim", "Zbigniew T. Kalbarczyk", "Deming Chen", "Steven S. Lumetta", "Ravishankar K. Iyer"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875733", "OA papers": [{"PaperId": "https://openalex.org/W3122070438", "PaperTitle": "ASAP: &lt;underline&gt;A&lt;/underline&gt;ccelerated &lt;underline&gt;S&lt;/underline&gt;hort-Read &lt;underline&gt;A&lt;/underline&gt;lignment on &lt;underline&gt;P&lt;/underline&gt;rogrammable Hardware", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Illinois Urbana-Champaign": 7.0}, "Authors": ["Subho S. Banerjee", "Mohamed El-Hadedy", "Jong Bin Lim", "Zbigniew Kalbarczyk", "Deming Chen", "Steven S. Lumetta", "Ravishankar K. Iyer"]}]}, {"DBLP title": "CC Meets FIPS: A Hybrid Test Methodology for First Order Side Channel Analysis.", "DBLP authors": ["Debapriya Basu Roy", "Shivam Bhasin", "Sylvain Guilley", "Annelie Heuser", "Sikhar Patranabis", "Debdeep Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875746", "OA papers": [{"PaperId": "https://openalex.org/W2896512143", "PaperTitle": "CC Meets FIPS: A Hybrid Test Methodology for First Order Side Channel Analysis", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Nanyang Technological University": 1.0, "T\u00e9l\u00e9com Paris": 1.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0}, "Authors": ["Debapriya Basu Roy", "Shivam Bhasin", "Sylvain Guilley", "Annelie Heuser", "Sikhar Patranabis", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "Content Aware Refresh: Exploiting the Asymmetry of DRAM Retention Errors to Reduce the Refresh Frequency of Less Vulnerable Data.", "DBLP authors": ["Shibo Wang", "Mahdi Nazm Bojnordi", "Xiaochen Guo", "Engin Ipek"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2868338", "OA papers": [{"PaperId": "https://openalex.org/W2889628459", "PaperTitle": "Content Aware Refresh: Exploiting the Asymmetry of DRAM Retention Errors to Reduce the Refresh Frequency of Less Vulnerable Data", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Google (United States)": 1.0, "University of Utah": 1.0, "Lehigh University": 1.0, "University of Rochester": 1.0}, "Authors": ["Shi-Bo Wang", "Mahdi Nazm Bojnordi", "Xiaochen Guo", "Engin Ipek"]}]}, {"DBLP title": "Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques.", "DBLP authors": ["Quintin Fettes", "Mark Clark", "Razvan C. Bunescu", "Avinash Karanth", "Ahmed Louri"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875476", "OA papers": [{"PaperId": "https://openalex.org/W2896609748", "PaperTitle": "Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques", "Year": 2019, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Ohio University Lancaster": 4.0, "George Washington University": 1.0}, "Authors": ["Quintin Fettes", "Mark E. Clark", "Razvan Bunescu", "Avinash Kodi", "Ahmed Louri"]}]}, {"DBLP title": "GCMA: Guaranteed Contiguous Memory Allocator.", "DBLP authors": ["Seongjae Park", "Minchan Kim", "Heon Y. Yeom"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2869169", "OA papers": [{"PaperId": "https://openalex.org/W2889806513", "PaperTitle": "GCMA: Guaranteed Contiguous Memory Allocator", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0, "CTO, LG Electronics, Suwon, Korea": 1.0}, "Authors": ["SeongJae Park", "Min Chan Kim", "Heon Y. Yeom"]}]}, {"DBLP title": "Optimizing File Systems with a Write-Efficient Journaling Scheme on Non-Volatile Memory.", "DBLP authors": ["Xiaoyi Zhang", "Dan Feng", "Yu Hua", "Jianxi Chen"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2870380", "OA papers": [{"PaperId": "https://openalex.org/W2891410167", "PaperTitle": "Optimizing File Systems with a Write-Efficient Journaling Scheme on Non-Volatile Memory", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.0, "Huazhong University of Science and Technology": 2.0}, "Authors": ["Xiaoyi Zhang", "Dan Feng", "Yu Hua", "Jianxi Chen"]}]}, {"DBLP title": "Redio: Accelerating Disk-Based Graph Processing by Reducing Disk I/Os.", "DBLP authors": ["Chengwen Wu", "Guangyan Zhang", "Yang Wang", "Xinyang Jiang", "Weimin Zheng"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875458", "OA papers": [{"PaperId": "https://openalex.org/W2897478454", "PaperTitle": "Redio: Accelerating Disk-Based Graph Processing by Reducing Disk I/Os", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0, "The Ohio State University": 1.0, "Jilin Province Science and Technology Department": 0.5, "Jilin University": 0.5}, "Authors": ["Cheng-Wen Wu", "Guangyan Zhang", "Yang Wang", "Xinyang Jiang", "Weimin Zheng"]}]}, {"DBLP title": "Reducing Flash Memory Write Traffic by Exploiting a Few MBs of Capacitor-Powered Write Buffer Inside Solid-State Drives (SSDs).", "DBLP authors": ["Xubin Chen", "Yin Li", "Tong Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2871683", "OA papers": [{"PaperId": "https://openalex.org/W2892880745", "PaperTitle": "Reducing Flash Memory Write Traffic by Exploiting a Few MBs of Capacitor-Powered Write Buffer Inside Solid-State Drives (SSDs)", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rensselaer Polytechnic Institute": 3.0}, "Authors": ["Xubin Chen", "Yin Li", "Tong Zhang"]}]}, {"DBLP title": "RT-ByzCast: Byzantine-Resilient Real-Time Reliable Broadcast.", "DBLP authors": ["David Kozhaya", "Jeremie Decouchant", "Paulo Jorge Esteves Ver\u00edssimo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2871443", "OA papers": [{"PaperId": "https://openalex.org/W2811185896", "PaperTitle": "&lt;italic&gt;RT-ByzCast&lt;/italic&gt;: Byzantine-Resilient Real-Time Reliable Broadcast", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ABB (Switzerland)": 1.0, "University of Luxembourg": 2.0}, "Authors": ["David Kozhaya", "J\u00e9r\u00e9mie Decouchant", "Paulo Esteves-Verissimo"]}]}, {"DBLP title": "TA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches.", "DBLP authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Seyed Ghassem Miremadi", "Hossein Asadi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875439", "OA papers": [{"PaperId": "https://openalex.org/W2897902688", "PaperTitle": "TA-LRW: A Replacement Policy for Error Rate Reduction in STT-MRAM Caches", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Sharif University of Technology": 3.0, "Amirkabir University of Technology": 1.0}, "Authors": ["Elham Cheshmikhani", "Hamed Farbeh", "Seyed Ghassem Miremadi", "Hossein Asadi"]}]}, {"DBLP title": "ApproxSSD: Data Layout Aware Sampling on an Array of SSDs.", "DBLP authors": ["Jian Zhou", "Huafeng Wu", "Jun Wang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2871116", "OA papers": [{"PaperId": "https://openalex.org/W2890624321", "PaperTitle": "ApproxSSD: Data Layout Aware Sampling on an Array of SSDs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Central Florida": 2.0, "Shanghai Maritime University": 1.0}, "Authors": ["Jian Zhou", "Huafeng Wu", "Jun Wang"]}]}, {"DBLP title": "A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets.", "DBLP authors": ["Fabian Schuiki", "Michael Schaffner", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2876312", "OA papers": [{"PaperId": "https://openalex.org/W2963566954", "PaperTitle": "A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets", "Year": 2019, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"ETH Zurich": 3.0, "University of Bologna": 1.0}, "Authors": ["Fabian Schuiki", "Michael Schaffner", "Frank K. Gurkaynak", "Luca Benini"]}]}, {"DBLP title": "EMC: Energy-Aware Morphable Cache Design for Non-Volatile Processors.", "DBLP authors": ["Weining Song", "Yang Zhou", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879103", "OA papers": [{"PaperId": "https://openalex.org/W2900171918", "PaperTitle": "EMC: Energy-Aware Morphable Cache Design for Non-Volatile Processors", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shandong University of Science and Technology": 4.0, "Shandong University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Weining Song", "Yang Zhou", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"]}]}, {"DBLP title": "Exploring Shared Virtual Memory for FPGA Accelerators with a Configurable IOMMU.", "DBLP authors": ["Pirmin Vogel", "Andrea Marongiu", "Luca Benini"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879080", "OA papers": [{"PaperId": "https://openalex.org/W2899705247", "PaperTitle": "Exploring Shared Virtual Memory for FPGA Accelerators with a Configurable IOMMU", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ETH Zurich": 2.0, "University of Bologna": 0.5, "Engineering (Italy)": 0.5}, "Authors": ["Pirmin Vogel", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "GDP: A Greedy Based Dynamic Power Budgeting Method for Multi/Many-Core Systems in Dark Silicon.", "DBLP authors": ["Hai Wang", "Diya Tang", "Ming Zhang", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Yuan Yuan"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2875986", "OA papers": [{"PaperId": "https://openalex.org/W2896214866", "PaperTitle": "GDP: A Greedy Based Dynamic Power Budgeting Method for Multi/Many-Core Systems in Dark Silicon", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 0.5, "University of Electronic Science and Technology of China": 4.5, "Cadence Design Systems, Inc., Shanghai, China": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Hai Wang", "Diya Tang", "Ming Zhang", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Yuan Yuan"]}]}, {"DBLP title": "Parallel Hierarchical Subspace Clustering of Categorical Data.", "DBLP authors": ["Ning Pang", "Jifu Zhang", "Chaowei Zhang", "Xiao Qin"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879332", "OA papers": [{"PaperId": "https://openalex.org/W2900198456", "PaperTitle": "Parallel Hierarchical Subspace Clustering of Categorical Data", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Ning Qi Pang", "Jifu Zhang", "Chaowei Zhang", "Xiao Qin"]}]}, {"DBLP title": "PaRS: A Popularity-Aware Redundancy Scheme for In-Memory Stores.", "DBLP authors": ["Panping Zhou", "Jianzhong Huang", "Xiao Qin", "Changsheng Xie"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2876827", "OA papers": [{"PaperId": "https://openalex.org/W2896166363", "PaperTitle": "PaRS: A Popularity-Aware Redundancy Scheme for In-Memory Stores", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 1.5, "Huazhong University of Science and Technology": 1.5, "Auburn University": 1.0}, "Authors": ["Panping Zhou", "Jianzhong Huang", "Xiao Qin", "Changsheng Xie"]}]}, {"DBLP title": "Practical Applications of Improved Gaussian Sampling for Trapdoor Lattices.", "DBLP authors": ["Kamil Doruk G\u00fcr", "Yuriy Polyakov", "Kurt Rohloff", "Gerard W. Ryan", "Hadi Sajjadpour", "Erkay Savas"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2874479", "OA papers": [{"PaperId": "https://openalex.org/W2896390785", "PaperTitle": "Practical Applications of Improved Gaussian Sampling for Trapdoor Lattices", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"New Jersey Institute of Technology": 6.0}, "Authors": ["Kamil Doruk G\u00fcr", "Daniele Micciancio", "Kurt Rohloff", "Gerard Ryan", "Hadi Sajjadpour", "Erkay Savas"]}]}, {"DBLP title": "Secure Tensor Decomposition for Big Data Using Transparent Computing Paradigm.", "DBLP authors": ["Liwei Kuang", "Laurence T. Yang", "Qing Zhu", "Jinjun Chen"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2814046", "OA papers": [{"PaperId": "https://openalex.org/W2790287204", "PaperTitle": "Secure Tensor Decomposition for Big Data Using Transparent Computing Paradigm", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Swinburne University of Technology": 1.0}, "Authors": ["Liwei Kuang", "Laurence T. Yang", "Qing Zhu", "Jinjun Chen"]}]}, {"DBLP title": "Towards Hardware IIR Filters Computing Just Right: Direct Form I Case Study.", "DBLP authors": ["Anastasia Volkova", "Matei Istoan", "Florent de Dinechin", "Thibault Hilaire"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879432", "OA papers": [{"PaperId": "https://openalex.org/W2899970442", "PaperTitle": "Towards Hardware IIR Filters Computing Just Right: Direct Form I Case Study", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Claude Bernard University Lyon 1": 1.0, "Imperial College London": 1.0, "Institut National des Sciences Appliqu\u00e9es de Lyon": 1.0, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "University of Paris-Saclay": 0.5}, "Authors": ["Anastasia Volkova", "Matei Istoan", "Florent de Dinechin", "Thibault Hilaire"]}]}, {"DBLP title": "Adaptive Cooperation of Prefetching and Warp Scheduling on GPUs.", "DBLP authors": ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Murali Annavaram", "Won Woo Ro"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2878671", "OA papers": [{"PaperId": "https://openalex.org/W2899489366", "PaperTitle": "Adaptive Cooperation of Prefetching and Warp Scheduling on GPUs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Yonsei University": 5.0, "Hanyang University": 1.0, "University of Southern California": 1.0}, "Authors": ["Yunho Oh", "Keun-Soo Kim", "Myung Ha Yoon", "Jong-Hyun Park", "Yongjun Park", "Murali Annavaram", "Won Woo Ro"]}]}, {"DBLP title": "Better Circuits for Binary Polynomial Multiplication.", "DBLP authors": ["Magnus Gausdal Find", "Ren\u00e9 Peralta"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2874662", "OA papers": [{"PaperId": "https://openalex.org/W2896709326", "PaperTitle": "Better Circuits for Binary Polynomial Multiplication", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Institute of Standards and Technology": 1.0}, "Authors": ["Ren\u00e9 Peralta"]}]}, {"DBLP title": "Can I/O Variability Be Reduced on QoS-Less HPC Storage Systems?", "DBLP authors": ["Dan Huang", "Qing Liu", "Jong Choi", "Norbert Podhorszki", "Scott Klasky", "Jeremy Logan", "George Ostrouchov", "Xubin He", "Matthew Wolf"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2881709", "OA papers": [{"PaperId": "https://openalex.org/W2900644559", "PaperTitle": "Can I/O Variability Be Reduced on QoS-Less HPC Storage Systems?", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"New Jersey Institute of Technology": 2.0, "Oak Ridge National Laboratory": 6.0, "Temple University": 1.0}, "Authors": ["Dan Huang", "Qing Huo Liu", "Jong Young Choi", "Norbert Podhorszki", "Scott Klasky", "Jeremy Logan", "George Ostrouchov", "Xubin He", "Matthew Wolf"]}]}, {"DBLP title": "Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems.", "DBLP authors": ["Hsing Min Chen", "Shin-Ying Lee", "Trevor N. Mudge", "Carole-Jean Wu", "Chaitali Chakrabarti"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2886884", "OA papers": [{"PaperId": "https://openalex.org/W2904932589", "PaperTitle": "Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 1.0, "Samsung (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "Arizona State University": 2.0}, "Authors": ["Hsing-Min Chen", "Shin-ying Lee", "Trevor Mudge", "Carole-Jean Wu", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Efficient Mitchell's Approximate Log Multipliers for Convolutional Neural Networks.", "DBLP authors": ["Min Soo Kim", "Alberto A. Del Barrio", "Leonardo Tavares Oliveira", "Rom\u00e1n Hermida", "Nader Bagherzadeh"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2880742", "OA papers": [{"PaperId": "https://openalex.org/W2900613774", "PaperTitle": "Efficient Mitchell\u2019s Approximate Log Multipliers for Convolutional Neural Networks", "Year": 2019, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {}, "Authors": ["Min Soo Kim", "Alberto A. Del Barrio", "Leonardo Oliveira", "Roman Hermida", "Nader Bagherzadeh"]}]}, {"DBLP title": "Energy Proportional Neural Network Inference with Adaptive Voltage and Frequency Scaling.", "DBLP authors": ["Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879333", "OA papers": [{"PaperId": "https://openalex.org/W2901295171", "PaperTitle": "Energy Proportional Neural Network Inference with Adaptive Voltage and Frequency Scaling", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Bristol": 1.0}, "Authors": ["Jose L Nunez-Yanez"]}]}, {"DBLP title": "Faster Key Compression for Isogeny-Based Cryptosystems.", "DBLP authors": ["Gustavo Zanon", "Marcos A. Simpl\u00edcio Jr.", "Geovandro C. C. F. Pereira", "Javad Doliskani", "Paulo S. L. M. Barreto"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2878829", "OA papers": [{"PaperId": "https://openalex.org/W2901241775", "PaperTitle": "Faster Key Compression for Isogeny-Based Cryptosystems", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Universidade de S\u00e3o Paulo": 2.0, "University of Waterloo, Waterloo, ON, CA": 2.0, "University of Washington Tacoma": 1.0}, "Authors": ["Gustavo H. M. Zanon", "Marcos A. Simplicio", "Geovandro C. C. F. Pereira", "Javad Doliskani", "Paulo S. L. M. Barreto"]}]}, {"DBLP title": "Improved Affine Arithmetic-Based Precision Analysis for Polynomial Function Evaluation.", "DBLP authors": ["Rima Bellal", "El-sedik Lamini", "Hac\u00e8ne Belbachir", "Samir Tagzout", "Adel Belouchrani"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2882537", "OA papers": [{"PaperId": "https://openalex.org/W2901155929", "PaperTitle": "Improved Affine Arithmetic-Based Precision Analysis for Polynomial Function Evaluation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Rima Bellal", "El-sedik Lamini", "Hac\u00e8ne Belbachir", "Samir Tagzout", "Adel Belouchrani"]}]}, {"DBLP title": "mARGOt: A Dynamic Autotuning Framework for Self-Aware Approximate Computing.", "DBLP authors": ["Davide Gadioli", "Emanuele Vitali", "Gianluca Palermo", "Cristina Silvano"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2883597", "OA papers": [{"PaperId": "https://openalex.org/W2903046887", "PaperTitle": "mARGOt: A Dynamic Autotuning Framework for Self-Aware Approximate Computing", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Davide Gadioli", "Emanuele Vitali", "Gianluca Palermo", "Cristina Silvano"]}]}, {"DBLP title": "Quantum Circuit Design of a T-count Optimized Integer Multiplier.", "DBLP authors": ["Edgard Mu\u00f1oz-Coreas", "Himanshu Thapliyal"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2882774", "OA papers": [{"PaperId": "https://openalex.org/W2901323007", "PaperTitle": "Quantum Circuit Design of a T-count Optimized Integer Multiplier", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Kentucky": 2.0}, "Authors": ["Edgard Munoz-Coreas", "Himanshu Thapliyal"]}]}, {"DBLP title": "Sherlock N-overlap: Invasive Normalization and Overlap Coefficient for the Similarity Analysis Between Source Code.", "DBLP authors": ["Franca B. Allyson", "Maciel L. Danilo", "Jos\u00e9 Marques Soares", "Giovanni Cordeiro Barroso"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2881449", "OA papers": [{"PaperId": "https://openalex.org/W2901711611", "PaperTitle": "Sherlock N-overlap: Invasive Normalization and Overlap Coefficient for the Similarity Analysis Between Source Code", "Year": 2019, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Instituto Federal do Cear\u00e1": 1.0, "Universidade Federal do Cear\u00e1": 3.0}, "Authors": ["Franca B. Allyson", "Maciel L. Danilo", "Jos\u00e9 Marques Soares", "Giovanni Cordeiro Barroso"]}]}, {"DBLP title": "Sparse-Insertion Write Cache to Mitigate Write Disturbance Errors in Phase Change Memory.", "DBLP authors": ["Jaemin Jang", "Wongyu Shin", "Jungwhan Choi", "Yongju Kim", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2881137", "OA papers": [{"PaperId": "https://openalex.org/W2900700531", "PaperTitle": "Sparse-Insertion Write Cache to Mitigate Write Disturbance Errors in Phase Change Memory", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "DRAM Development Division, SK hynix, Icheon, Gyeongchung-daero, South Korea": 2.0}, "Authors": ["Jae-Min Jang", "Wongyu Shin", "Jungwhan Choi", "Yongju Kim", "Lee-Sup Kim"]}]}, {"DBLP title": "Efficient Implementations of Reduced Precision Redundancy (RPR) Multiply and Accumulate (MAC).", "DBLP authors": ["Ke Chen", "Linbin Chen", "Pedro Reviriego", "Fabrizio Lombardi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2885044", "OA papers": [{"PaperId": "https://openalex.org/W2903732333", "PaperTitle": "Efficient Implementations of Reduced Precision Redundancy (RPR) Multiply and Accumulate (MAC)", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northeastern University": 3.0, "Nebrija University": 1.0}, "Authors": ["Ke Chen", "Lidong Chen", "Pedro Reviriego", "Fabrizio Lombardi"]}]}, {"DBLP title": "Mapping Monotone Boolean Functions into Majority.", "DBLP authors": ["Eleonora Testa", "Mathias Soeken", "Luca Gaetano Amar\u00f9", "Winston Haaswijk", "Giovanni De Micheli"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2881245", "OA papers": [{"PaperId": "https://openalex.org/W2901091928", "PaperTitle": "Mapping Monotone Boolean Functions into Majority", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 4.0, "Synopsys (United States)": 1.0}, "Authors": ["Eleonora Testa", "Mathias Soeken", "Luca Amaru", "Winston Haaswijk", "Giovanni De Micheli"]}]}, {"DBLP title": "Two Bit Overlap: A Class of Double Error Correction One Step Majority Logic Decodable Codes.", "DBLP authors": ["Pedro Reviriego", "Shanshan Liu", "Ori Rottenstreich", "Fabrizio Lombardi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2890651", "OA papers": [{"PaperId": "https://openalex.org/W2906681594", "PaperTitle": "Two Bit Overlap: A Class of Double Error Correction One Step Majority Logic Decodable Codes", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Carlos III University of Madrid": 1.0, "Northeastern University": 2.0, "University of Haifa": 1.0}, "Authors": ["Pedro Reviriego", "Shanshan Liu", "Ori Rottenstreich", "Fabrizio Lombardi"]}]}, {"DBLP title": "Design and Analysis of Approximate Redundant Binary Multipliers.", "DBLP authors": ["Weiqiang Liu", "Tian Cao", "Peipei Yin", "Yuying Zhu", "Chenghua Wang", "Earl E. Swartzlander Jr.", "Fabrizio Lombardi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2890222", "OA papers": [{"PaperId": "https://openalex.org/W2908518198", "PaperTitle": "Design and Analysis of Approximate Redundant Binary Multipliers", "Year": 2019, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 5.0, "The University of Texas at Austin": 1.0, "Northeastern University": 1.0}, "Authors": ["Weiqiang Liu", "Tian Cao", "Peipei Yin", "Yuying Zhu", "Chenghua Wang", "Earl E. Swartzlander", "Fabrizio Lombardi"]}]}, {"DBLP title": "Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling.", "DBLP authors": ["Daniel Casini", "Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2882451", "OA papers": [{"PaperId": "https://openalex.org/W2902739233", "PaperTitle": "Handling Transients of Dynamic Real-Time Workload Under EDF Scheduling", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Sant'Anna School of Advanced Studies": 3.0}, "Authors": ["Daniel Casini", "Alessandro Biondi", "Giorgio Buttazzo"]}]}, {"DBLP title": "Increasing the Reliability of Software Timing Analysis for Cache-Based Processors.", "DBLP authors": ["Suzana Milutinovic", "Enrico Mezzetti", "Jaume Abella", "Francisco J. Cazorla"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2890626", "OA papers": [{"PaperId": "https://openalex.org/W2910522379", "PaperTitle": "Increasing the Reliability of Software Timing Analysis for Cache-Based Processors", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 4.0}, "Authors": ["Suzana Milutinovic", "Enrico Mezzetti", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems.", "DBLP authors": ["Biresh Kumar Joardar", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2889053", "OA papers": [{"PaperId": "https://openalex.org/W2897519942", "PaperTitle": "Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Washington State University": 3.0, "Colorado State University": 1.0, "Carnegie Mellon University": 2.0}, "Authors": ["Biresh Kumar Joardar", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"]}]}, {"DBLP title": "Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks.", "DBLP authors": ["Wenyan Lu", "Guihai Yan", "Jiajun Li", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2890258", "OA papers": [{"PaperId": "https://openalex.org/W2907885488", "PaperTitle": "Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computing Technology": 3.5, "Chinese Academy of Sciences": 3.5}, "Authors": ["Wenyan Lu", "Yinhe Han", "Jiajun Li", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"]}]}, {"DBLP title": "Resource-Oriented Partitioning for Multiprocessor Systems with Shared Resources.", "DBLP authors": ["Maolin Yang", "Wen-Hung Huang", "Jian-Jia Chen"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2889985", "OA papers": [{"PaperId": "https://openalex.org/W2908254926", "PaperTitle": "Resource-Oriented Partitioning for Multiprocessor Systems with Shared Resources", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Electronic Science and Technology of China": 1.0, "Denso (Japan)": 1.0, "TU Dortmund University": 1.0}, "Authors": ["Maolin Yang", "Wen-Hung Huang", "Jian-Jia Chen"]}]}, {"DBLP title": "Self-Synchronized Encryption for Physical Layer in 10Gbps Optical Links.", "DBLP authors": ["Adri\u00e1n P\u00e9rez-Resa", "Miguel Garcia-Bosque", "Carlos S\u00e1nchez-Azqueta", "Santiago Celma"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2890259", "OA papers": [{"PaperId": "https://openalex.org/W2907875609", "PaperTitle": "Self-Synchronized Encryption for Physical Layer in 10Gbps Optical Links", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidad de Zaragoza": 4.0}, "Authors": ["A. Perez-Resa", "M. Garcia-Bosque", "Carlos S\u00e1nchez-Azqueta", "Santiago Celma"]}]}, {"DBLP title": "SparCE: Sparsity Aware General-Purpose Core Extensions to Accelerate Deep Neural Networks.", "DBLP authors": ["Sanchari Sen", "Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2879434", "OA papers": [{"PaperId": "https://openalex.org/W2964080840", "PaperTitle": "SparCE: Sparsity Aware General-Purpose Core Extensions to Accelerate Deep Neural Networks", "Year": 2019, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Purdue University West Lafayette": 3.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Sanchari Sen", "Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"]}]}, {"DBLP title": "The Concept of Unschedulability Core for Optimizing Real-Time Systems with Fixed-Priority Scheduling.", "DBLP authors": ["Yecheng Zhao", "Haibo Zeng"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2878835", "OA papers": [{"PaperId": "https://openalex.org/W2899086622", "PaperTitle": "The Concept of Unschedulability Core for Optimizing Real-Time Systems with Fixed-Priority Scheduling", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Yecheng Zhao", "Haibo Zeng"]}]}, {"DBLP title": "Value Iteration Architecture Based Deep Learning for Intelligent Routing Exploiting Heterogeneous Computing Platforms.", "DBLP authors": ["Zubair Md. Fadlullah", "Bomin Mao", "Fengxiao Tang", "Nei Kato"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2874483", "OA papers": [{"PaperId": "https://openalex.org/W2897900918", "PaperTitle": "Value Iteration Architecture Based Deep Learning for Intelligent Routing Exploiting Heterogeneous Computing Platforms", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Tohoku University": 4.0}, "Authors": ["Zubair Md. Fadlullah", "Bomin Mao", "Fengxiao Tang", "Nei Kato"]}]}, {"DBLP title": "Certified Roundoff Error Bounds Using Bernstein Expansions and Sparse Krivine-Stengle Representations.", "DBLP authors": ["Victor Magron", "Alexandre Rocca", "Thao Dang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2851235", "OA papers": [{"PaperId": "https://openalex.org/W3098109819", "PaperTitle": "Certified Roundoff Error Bounds Using Bernstein Expansions and Sparse Krivine-Stengle Representations", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Verimag": 2.0, "Techniques for Biomedical Engineering and Complexity Management\u2013Informatics, Mathematics and Applications Grenoble": 1.0}, "Authors": ["Alexandre Rocca", "Victor Magron", "Thao Dang"]}]}, {"DBLP title": "High-Precision Anchored Accumulators for Reproducible Floating-Point Summation.", "DBLP authors": ["Neil Burgess", "Christopher E. Goodyer", "Christopher Neal Hinds", "David Raymond Lutz"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2855729", "OA papers": [{"PaperId": "https://openalex.org/W2924160840", "PaperTitle": "High-Precision Anchored Accumulators for Reproducible Floating-Point Summation", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ARM (United Kingdom)": 2.0, "American Rock Mechanics Association": 2.0}, "Authors": ["Neil Burgess", "C. E. Goodyer", "Christopher Neal Hinds", "David A. Lutz"]}]}, {"DBLP title": "Arithmetic Considerations for Isogeny-Based Cryptography.", "DBLP authors": ["Joppe W. Bos", "Simon Friedberger"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2851238", "OA papers": [{"PaperId": "https://openalex.org/W2809876870", "PaperTitle": "Arithmetic Considerations for Isogeny-Based Cryptography", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"NXP (Belgium)": 2.0}, "Authors": ["Joppe W. Bos", "Simon Friedberger"]}]}, {"DBLP title": "New Multiplicative Inverse Architectures Using Gaussian Normal Basis.", "DBLP authors": ["Arash Reyhani-Masoleh", "Hayssam El-Razouk", "Amin Monfared"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2859941", "OA papers": [{"PaperId": "https://openalex.org/W2883271474", "PaperTitle": "New Multiplicative Inverse Architectures Using Gaussian Normal Basis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Western University": 2.0, "California State University, Fresno": 1.0}, "Authors": ["Arash Reyhani-Masoleh", "H. El-Razouk", "Amin Monfared"]}]}, {"DBLP title": "An Ontology-Based Method for HW/SW Architecture Reconstruction.", "DBLP authors": ["Seyyedeh Atefeh Musavi", "Mahmoud Reza Hashemi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2895329", "OA papers": [{"PaperId": "https://openalex.org/W2914386601", "PaperTitle": "An Ontology-Based Method for HW/SW Architecture Reconstruction", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Seyyedeh Atefeh Musavi", "Mahmoud Reza Hashemi"]}]}, {"DBLP title": "Dapper: An Adaptive Manager for Large-Capacity Persistent Memory.", "DBLP authors": ["Dongliang Xue", "Linpeng Huang", "Chao Li", "Chentao Wu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2899836", "OA papers": [{"PaperId": "https://openalex.org/W2914914924", "PaperTitle": "Dapper: An Adaptive Manager for Large-Capacity Persistent Memory", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 4.0}, "Authors": ["Dongliang Xue", "Linpeng Huang", "Chao Li", "Chentao Wu"]}]}, {"DBLP title": "Efficient Multiple-Precision Floating-Point Fused Multiply-Add with Mixed-Precision Support.", "DBLP authors": ["Hao Zhang", "Dongdong Chen", "Seok-Bum Ko"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2895031", "OA papers": [{"PaperId": "https://openalex.org/W2914973130", "PaperTitle": "Efficient Multiple-Precision Floating-Point Fused Multiply-Add with Mixed-Precision Support", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Saskatchewan": 2.0, "Intel (United States)": 1.0}, "Authors": ["Hao Zhang", "Dongdong Chen", "Seok-Bum Ko"]}]}, {"DBLP title": "In-the-Field Mitigation of Process Variability for Improved FPGA Performance.", "DBLP authors": ["Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2898833", "OA papers": [{"PaperId": "https://openalex.org/W2914999631", "PaperTitle": "In-the-Field Mitigation of Process Variability for Improved FPGA Performance", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Technical University of Athens": 3.0}, "Authors": ["Christos Spatharakis", "George Lentaris", "Dimitrios Soudris"]}]}, {"DBLP title": "Intra-Cluster Coalescing and Distributed-Block Scheduling to Reduce GPU NoC Pressure.", "DBLP authors": ["Lu Wang", "Xia Zhao", "David R. Kaeli", "Zhiying Wang", "Lieven Eeckhout"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2895036", "OA papers": [{"PaperId": "https://openalex.org/W2913561863", "PaperTitle": "Intra-Cluster Coalescing and Distributed-Block Scheduling to Reduce GPU NoC Pressure", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 3.0, "Northeastern University": 1.0, "National University of Defense Technology": 1.0}, "Authors": ["Lu Wang", "Xia Zhao", "David Kaeli", "Zhiying Wang", "Lieven Eeckhout"]}]}, {"DBLP title": "Maintaining Data Freshness in Distributed Cyber-Physical Systems.", "DBLP authors": ["Guohui Li", "Chunyang Zhou", "Jianjun Li", "Bing Guo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2889456", "OA papers": [{"PaperId": "https://openalex.org/W2910075408", "PaperTitle": "Maintaining Data Freshness in Distributed Cyber-Physical Systems", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Sichuan University": 1.0}, "Authors": ["Guohui Li", "Chunyang Zhou", "Jianjun Li", "Bing Guo"]}]}, {"DBLP title": "Tackling Biased PUFs Through Biased Masking: A Debiasing Method for Efficient Fuzzy Extractor.", "DBLP authors": ["Rei Ueno", "Manami Suzuki", "Naofumi Homma"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2897996", "OA papers": [{"PaperId": "https://openalex.org/W2914756886", "PaperTitle": "Tackling Biased PUFs Through Biased Masking: A Debiasing Method for Efficient Fuzzy Extractor", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Rei Ueno", "Manami Suzuki", "Naofumi Homma"]}]}, {"DBLP title": "Concurrent Error Detectable Carry Select Adder with Easy Testability.", "DBLP authors": ["Nobutaka Kito", "Naofumi Takagi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2895074", "OA papers": [{"PaperId": "https://openalex.org/W2914727142", "PaperTitle": "Concurrent Error Detectable Carry Select Adder with Easy Testability", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chukyo University": 1.0, "Kyoto College of Graduate Studies for Informatics": 0.5, "Kyoto University": 0.5}, "Authors": ["Nobutaka Kito", "Naofumi Takagi"]}]}, {"DBLP title": "An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories.", "DBLP authors": ["Reza Salkhordeh", "Onur Mutlu", "Hossein Asadi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906597", "OA papers": [{"PaperId": "https://openalex.org/W2924773594", "PaperTitle": "An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Sharif University of Technology": 2.0, "ETH Zurich": 1.0}, "Authors": ["Reza Salkhordeh", "Onur Mutlu", "Hossein Asadi"]}]}, {"DBLP title": "HyVE: Hybrid Vertex-Edge Memory Hierarchy for Energy-Efficient Graph Processing.", "DBLP authors": ["Guohao Dai", "Tianhao Huang", "Yu Wang", "Huazhong Yang", "John Wawrzynek"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2893384", "OA papers": [{"PaperId": "https://openalex.org/W2910317275", "PaperTitle": "HyVE: Hybrid Vertex-Edge Memory Hierarchy for Energy-Efficient Graph Processing", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 4.0, "University of California, Berkeley": 1.0}, "Authors": ["Guohao Dai", "Tian-Hao Huang", "Yu Wang", "Huazhong Yang", "John Wawrzynek"]}]}, {"DBLP title": "Efficient and Consistent NVMM Cache for SSD-Based File System.", "DBLP authors": ["Youmin Chen", "Youyou Lu", "Pei Chen", "Jiwu Shu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2870137", "OA papers": [{"PaperId": "https://openalex.org/W2892375026", "PaperTitle": "Efficient and Consistent NVMM Cache for SSD-Based File System", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Youmin Chen", "Youyou Lu", "Pei-Jer Chen", "Jiwu Shu"]}]}, {"DBLP title": "In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping.", "DBLP authors": ["Masoud Zabihi", "Zamshed Iqbal Chowdhury", "Zhengyang Zhao", "Ulya R. Karpuzcu", "Jianping Wang", "Sachin S. Sapatnekar"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2858251", "OA papers": [{"PaperId": "https://openalex.org/W2884227506", "PaperTitle": "In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping", "Year": 2019, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Minnesota": 6.0}, "Authors": ["S. Karen Khatamifard", "Zamshed I. Chowdhury", "Zhengyang Zhao", "Ulya R. Karpuzcu", "Jian-Ping Wang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Nan Guan", "Nikil D. Dutt"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2864749", "OA papers": [{"PaperId": "https://openalex.org/W2886457641", "PaperTitle": "Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 2.0, "Nanyang Technological University": 1.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Lei Yang", "Weichen Liu", "Nan Guan", "Nikil Dutt"]}]}, {"DBLP title": "SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives.", "DBLP authors": ["Amogh Agrawal", "Aayush Ankit", "Kaushik Roy"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2867048", "OA papers": [{"PaperId": "https://openalex.org/W2888888896", "PaperTitle": "SPARE: Spiking Neural Network Acceleration Using ROM-Embedded RAMs as In-Memory-Computation Primitives", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Amogh Agrawal", "Aayush Ankit", "Kaushik Roy"]}]}, {"DBLP title": "Evaluating High Performance Pattern Matching on the Automata Processor.", "DBLP authors": ["Indranil Roy", "Ankit Srivastava", "Matt Grimm", "Marziyeh Nourian", "Michela Becchi", "Srinivas Aluru"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2901466", "OA papers": [{"PaperId": "https://openalex.org/W2917436903", "PaperTitle": "Evaluating High Performance Pattern Matching on the Automata Processor", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Research and Development, Natural Intelligence Semiconductor, Inc., Boise, ID, USA": 1.0, "Georgia Institute of Technology": 2.0, "Clearwater Group (United States)": 1.0, "North Carolina State University": 2.0}, "Authors": ["Indranil Roy", "Ankit Srivastava", "Matt Grimm", "Marziyeh Nourian", "Michela Becchi", "Srinivas Aluru"]}]}, {"DBLP title": "GPU Instruction Hotspots Detection Based on Binary Instrumentation Approach.", "DBLP authors": ["Anton V. Gorshkov", "Michael Berezalsky", "Julia Fedorova", "Konstantin Levit-Gurevich", "Noam Itzhaki"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2896628", "OA papers": [{"PaperId": "https://openalex.org/W2961904511", "PaperTitle": "GPU Instruction Hotspots Detection Based on Binary Instrumentation Approach", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel Corporation, Nizhny Novgorod, Russia": 2.0, "Israel Electric (Israel)": 1.5, "Intel (Israel)": 1.5}, "Authors": ["Anton V. Gorshkov", "Michael Berezalsky", "Julia Fedorova", "Konstantin Levit-Gurevich", "Noam Itzhaki"]}]}, {"DBLP title": "RepuCoin: Your Reputation Is Your Power.", "DBLP authors": ["Jiangshan Yu", "David Kozhaya", "Jeremie Decouchant", "Paulo Jorge Esteves Ver\u00edssimo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2900648", "OA papers": [{"PaperId": "https://openalex.org/W2795163135", "PaperTitle": "RepuCoin: Your Reputation Is Your Power", "Year": 2019, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Monash University": 1.0, "ABB (Switzerland)": 1.0, "University of Luxembourg": 2.0}, "Authors": ["Jiangshan Yu", "David Kozhaya", "J\u00e9r\u00e9mie Decouchant", "Paulo Esteves-Verissimo"]}]}, {"DBLP title": "The Security of ARM TrustZone in a FPGA-Based SoC.", "DBLP authors": ["El Mehdi Benhani", "Lilian Bossuet", "Alain Aubert"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2900235", "OA papers": [{"PaperId": "https://openalex.org/W2917383172", "PaperTitle": "The Security of ARM TrustZone in a FPGA-Based SoC", "Year": 2019, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["El Mehdi Benhani", "Lilian Bossuet", "Alain Aubert"]}]}, {"DBLP title": "Optimized Modular Multiplication for Supersingular Isogeny Diffie-Hellman.", "DBLP authors": ["Weiqiang Liu", "Jian Ni", "Zhe Liu", "Chunyang Liu", "M\u00e1ire O'Neill"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2899847", "OA papers": [{"PaperId": "https://openalex.org/W2915600699", "PaperTitle": "Optimized Modular Multiplication for Supersingular Isogeny Diffie-Hellman", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 4.0, "Queen's University Belfast": 1.0}, "Authors": ["Weiqiang Liu", "Jian Ni", "Zhe Liu", "Chunyang Liu", "Maire O'Neill"]}]}, {"DBLP title": "An Absorbing Markov Chain Based Model to Solve Computation and Communication Tradeoff in GPU-Accelerated MDRUs for Safety Confirmation in Disaster Scenarios.", "DBLP authors": ["Bomin Mao", "Fengxiao Tang", "Zubair Md. Fadlullah", "Nei Kato"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906881", "OA papers": [{"PaperId": "https://openalex.org/W2967852196", "PaperTitle": "An Absorbing Markov Chain Based Model to Solve Computation and Communication Tradeoff in GPU-Accelerated MDRUs for Safety Confirmation in Disaster Scenarios", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tohoku University": 3.0, "Thunder Bay Regional Research Institute": 0.5, "Lakehead University": 0.5}, "Authors": ["Bomin Mao", "Fengxiao Tang", "Zubair Md. Fadlullah", "Nei Kato"]}]}, {"DBLP title": "Boolean Minimization of Projected Sums of Products via Boolean Relations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906201", "OA papers": [{"PaperId": "https://openalex.org/W2924313066", "PaperTitle": "Boolean Minimization of Projected Sums of Products via Boolean Relations", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 2.0, "University of Verona": 1.0}, "Authors": ["Anna Bernasconi", "Anna Bernasconi", "Gabriella Trucco", "Tiziano Villa"]}]}, {"DBLP title": "CD-Xbar: A Converge-Diverge Crossbar Network for High-Performance GPUs.", "DBLP authors": ["Xia Zhao", "Sheng Ma", "Zhiying Wang", "Natalie D. Enright Jerger", "Lieven Eeckhout"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906869", "OA papers": [{"PaperId": "https://openalex.org/W2967335569", "PaperTitle": "CD-Xbar: A Converge-Diverge Crossbar Network for High-Performance GPUs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ghent University": 2.0, "National University of Defense Technology": 2.0, "University of Toronto": 1.0}, "Authors": ["Xia Zhao", "Sheng Ma", "Zhiying Wang", "Natalie Enright Jerger", "Lieven Eeckhout"]}]}, {"DBLP title": "Improving the Lifetime of Non-Volatile Cache by Write Restriction.", "DBLP authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2892424", "OA papers": [{"PaperId": "https://openalex.org/W2911014417", "PaperTitle": "Improving the Lifetime of Non-Volatile Cache by Write Restriction", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"]}]}, {"DBLP title": "NICO: Reducing Software-Transparent Crash Consistency Cost for Persistent Memory.", "DBLP authors": ["Xueliang Wei", "Dan Feng", "Wei Tong", "Jingning Liu", "Liuqing Ye"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2876829", "OA papers": [{"PaperId": "https://openalex.org/W2896245773", "PaperTitle": "NICO: Reducing Software-Transparent Crash Consistency Cost for Persistent Memory", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 2.5, "Huazhong University of Science and Technology": 2.5}, "Authors": ["Xueliang Wei", "Dan Feng", "Wei Tong", "Jingning Liu", "Liuqing Ye"]}]}, {"DBLP title": "NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration.", "DBLP authors": ["Saransh Gupta", "Mohsen Imani", "Harveen Kaur", "Tajana Simunic Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2903055", "OA papers": [{"PaperId": "https://openalex.org/W2920081941", "PaperTitle": "NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Saransh Gupta", "Mohsen Imani", "Harveen Kaur", "Tajana Rosing"]}]}, {"DBLP title": "NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory.", "DBLP authors": ["Chunhua Xiao", "Lei Zhang", "Weichen Liu", "Linfeng Cheng", "Pengda Li", "Yanyue Pan", "Neil Bergmann"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2889691", "OA papers": [{"PaperId": "https://openalex.org/W2906065928", "PaperTitle": "NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chongqing University": 5.0, "Nanyang Technological University": 1.0, "University of Queensland": 1.0}, "Authors": ["Chunhua Xiao", "Lei Zhang", "Weichen Liu", "Linfeng Cheng", "Pengda Li", "Yanyue Pan", "Neil W. Bergmann"]}]}, {"DBLP title": "On the Construction of Composite Finite Fields for Hardware Obfuscation.", "DBLP authors": ["Xinmiao Zhang", "Yingjie Lao"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2901483", "OA papers": [{"PaperId": "https://openalex.org/W2919319018", "PaperTitle": "On the Construction of Composite Finite Fields for Hardware Obfuscation", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The Ohio State University": 1.0, "Clemson University": 1.0}, "Authors": ["Xinmiao Zhang", "Yingjie Lao"]}]}, {"DBLP title": "Quick-and-Dirty: An Architecture for High-Performance Temporary Short Writes in MLC PCM.", "DBLP authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Frederic T. Chong", "Zhiyong Liu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2900036", "OA papers": [{"PaperId": "https://openalex.org/W2922513372", "PaperTitle": "Quick-and-Dirty: An Architecture for High-Performance Temporary Short Writes in MLC PCM", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0, "University of Chicago": 2.0, "Indiana University Bloomington": 1.0}, "Authors": ["Mingzhe Zhang", "Lunkai Zhang", "Lei Jiang", "Frederic T. Chong", "Zhiyong Liu"]}]}, {"DBLP title": "Semi-Clairvoyant Scheduling in Data Analytics Systems.", "DBLP authors": ["Xiaoda Zhang", "Zhuzhong Qian", "Sheng Zhang", "Xiangbo Li", "Xiaoliang Wang", "Sanglu Lu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906193", "OA papers": [{"PaperId": "https://openalex.org/W2922732449", "PaperTitle": "Semi-Clairvoyant Scheduling in Data Analytics Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University": 6.0}, "Authors": ["Xiaoda Zhang", "Zhuzhong Qian", "Sheng Zhang", "Xiangbo Li", "Xiaoliang Wang", "Sanglu Lu"]}]}, {"DBLP title": "Sytare: A Lightweight Kernel for NVRAM-Based Transiently-Powered Systems.", "DBLP authors": ["Gautier Berthou", "Tristan Delizy", "Kevin Marquet", "Tanguy Risset", "Guillaume Salagnac"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2018.2889080", "OA papers": [{"PaperId": "https://openalex.org/W2906324824", "PaperTitle": "Sytare: A Lightweight Kernel for NVRAM-Based Transiently-Powered Systems", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 5.0}, "Authors": ["Gautier Berthou", "Tristan Delizy", "Kevin Marquet", "Tanguy Risset", "Guillaume Salagnac"]}]}, {"DBLP title": "An ALU Protection Methodology for Soft Processors on SRAM-Based FPGAs.", "DBLP authors": ["Alexis Ramos", "Ricardo Gonzalez-Toral", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2907238", "OA papers": [{"PaperId": "https://openalex.org/W2966099395", "PaperTitle": "An ALU Protection Methodology for Soft Processors on SRAM-Based FPGAs", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nebrija University": 2.0, "Xilinx (United States)": 1.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Alexis Ramos", "Ricardo Gonzalez-Toral", "Pedro Reviriego", "Juan Antonio Maestro"]}]}, {"DBLP title": "A Light-Weight White-Box Encryption Scheme for Securing Distributed Embedded Devices.", "DBLP authors": ["Yang Shi", "Wujing Wei", "Hongfei Fan", "Man Ho Au", "Xiapu Luo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2907847", "OA papers": [{"PaperId": "https://openalex.org/W2932888730", "PaperTitle": "A Light-Weight White-Box Encryption Scheme for Securing Distributed Embedded Devices", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tongji University": 3.0, "Hong Kong Polytechnic University": 2.0}, "Authors": ["Yang Shi", "Wujing Wei", "Hongfei Fan", "Man Ho Au", "Xiapu Luo"]}]}, {"DBLP title": "An Effective DRAM Address Remapping for Mitigating Rowhammer Errors.", "DBLP authors": ["Moonsoo Kim", "Jungwoo Choi", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2907248", "OA papers": [{"PaperId": "https://openalex.org/W2950041399", "PaperTitle": "An Effective DRAM Address Remapping for Mitigating Rowhammer Errors", "Year": 2019, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Seoul National University": 3.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Moon-Soo Kim", "Jung-Woo Choi", "Hyun Jung Kim", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Efficient Management of Cache Accesses to Boost GPGPU Memory Subsystem Performance.", "DBLP authors": ["Francisco Candel", "Alejandro Valero", "Salvador Petit", "Julio Sahuquillo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2907591", "OA papers": [{"PaperId": "https://openalex.org/W2933157178", "PaperTitle": "Efficient Management of Cache Accesses to Boost GPGPU Memory Subsystem Performance", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "Universidad de Zaragoza": 1.0}, "Authors": ["Francisco Javier Candel", "Alejandro Valero", "Salvador Petit", "Julio Sahuquillo"]}]}, {"DBLP title": "CHERI Concentrate: Practical Compressed Capabilities.", "DBLP authors": ["Jonathan Woodruff", "Alexandre Joannou", "Hongyan Xia", "Anthony C. J. Fox", "Robert M. Norton", "David Chisnall", "Brooks Davis", "Khilan Gudka", "Nathaniel Wesley Filardo", "A. Theodore Markettos", "Michael Roe", "Peter G. Neumann", "Robert N. M. Watson", "Simon W. Moore"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2914037", "OA papers": [{"PaperId": "https://openalex.org/W2943086984", "PaperTitle": "CHERI Concentrate: Practical Compressed Capabilities", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Cambridge": 12.0, "SRI International": 1.0, "Menlo School": 1.0}, "Authors": ["Jonathan D. Woodruff", "Alexandre Joannou", "Hongyan Xia", "Anthony D. Fox", "Robert Norton", "David Chisnall", "Brooks Davis", "Khilan Gudka", "Nathaniel Wesley Filardo", "A. Theodore Markettos", "Michael Roe", "Peter J. Neumann", "Robert T. Watson", "Simon Christopher Moore"]}]}, {"DBLP title": "Improved Division Property Based Cube Attacks Exploiting Algebraic Properties of Superpoly.", "DBLP authors": ["Yonglin Hao", "Takanori Isobe", "Lin Jiao", "Chaoyun Li", "Willi Meier", "Yosuke Todo", "Qingju Wang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2909871", "OA papers": [{"PaperId": "https://openalex.org/W2942017031", "PaperTitle": "Improved Division Property Based Cube Attacks Exploiting Algebraic Properties of Superpoly", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"State Key Laboratory of Cryptology": 1.0, "University of Hyogo": 1.0, "Gudangdong Provincial Key Laboratory of Data Security and Privacy Protection, Guangzhou, China": 1.0, "KU Leuven": 0.5, "Imec": 0.5, "University of Applied Sciences and Arts Northwestern Switzerland": 1.0, "NTT (Japan)": 1.0, "University of Luxembourg": 1.0}, "Authors": ["Yonglin Hao", "Takanori Isobe", "Lin Jiao", "Chaoyun Li", "Willi Meier", "Yosuke Todo", "Qingju Wang"]}]}, {"DBLP title": "NeST: A Neural Network Synthesis Tool Based on a Grow-and-Prune Paradigm.", "DBLP authors": ["Xiaoliang Dai", "Hongxu Yin", "Niraj K. Jha"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2914438", "OA papers": [{"PaperId": "https://openalex.org/W2963319203", "PaperTitle": "NeST: A Neural Network Synthesis Tool Based on a Grow-and-Prune Paradigm", "Year": 2019, "CitationCount": 143, "EstimatedCitation": 143, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Xiaoliang Dai", "Hongxu Yin", "Niraj K. Jha"]}]}, {"DBLP title": "SCADFA: Combined SCA+DFA Attacks on Block Ciphers with Practical Validations.", "DBLP authors": ["Sikhar Patranabis", "Nilanjan Datta", "Dirmanto Jap", "Jakub Breier", "Shivam Bhasin", "Debdeep Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2913644", "OA papers": [{"PaperId": "https://openalex.org/W2942387991", "PaperTitle": "SCADFA: Combined SCA+DFA Attacks on Block Ciphers with Practical Validations", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Temasek Lab., NTU, Singapore, Singapore": 2.0, "National University of Singapore": 1.0}, "Authors": ["Sikhar Patranabis", "Nilanjan Datta", "Dirmanto Jap", "Jakub Breier", "Shivam Bhasin", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "The Parallel Multi-Mode Digraph Task Model for Energy-Aware Real-Time Heterogeneous Multi-Core Systems.", "DBLP authors": ["Houssam-Eddine Zahaf", "Giuseppe Lipari", "Marko Bertogna", "Pierre Boulet"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2909886", "OA papers": [{"PaperId": "https://openalex.org/W2957550324", "PaperTitle": "The Parallel Multi-Mode Digraph Task Model for Energy-Aware Real-Time Heterogeneous Multi-Core Systems", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Houssam-Eddine Zahaf", "Giuseppe Lipari", "Marko Bertogna", "Pierre Boulet"]}]}, {"DBLP title": "Translation, Abstraction and Integration for Effective Smart System Design.", "DBLP authors": ["Michele Lora", "Sara Vinco", "Franco Fummi"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2909209", "OA papers": [{"PaperId": "https://openalex.org/W2967855397", "PaperTitle": "Translation, Abstraction and Integration for Effective Smart System Design", "Year": 2019, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Verona": 2.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Michele Lora", "Sara Vinco", "Franco Fummi"]}]}, {"DBLP title": "Energy-Efficient Permanent Fault Tolerance in Hard Real-Time Systems.", "DBLP authors": ["Fatemehsadat Mireshghallah", "Mohammad Bakhshalipour", "Mohammad Sadrosadati", "Hamid Sarbazi-Azad"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2912164", "OA papers": [{"PaperId": "https://openalex.org/W2940667434", "PaperTitle": "Energy-Efficient Permanent Fault Tolerance in Hard Real-Time Systems", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Fatemehsadat Mireshghallah", "Mohammad Bakhshalipour", "Mohammad Sadrosadati", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Segmented Tag Cache: A Novel Cache Organization for Reducing Dynamic Read Energy.", "DBLP authors": ["Moonsoo Kim", "Ik-Joon Chang", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906872", "OA papers": [{"PaperId": "https://openalex.org/W2928860295", "PaperTitle": "Segmented Tag Cache: A Novel Cache Organization for Reducing Dynamic Read Energy", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Inter-university Semiconductor Research Center, Department of Electrical and Computer Engineering, Seoul, South Korea": 2.0, "Kyung Hee University": 1.0}, "Authors": ["Moon-Soo Kim", "Ik Joon Chang", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Tunable Floating-Point Adder.", "DBLP authors": ["Alberto Nannarelli"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2906907", "OA papers": [{"PaperId": "https://openalex.org/W2923493132", "PaperTitle": "Tunable Floating-Point Adder", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technical University of Denmark": 1.0}, "Authors": ["Alberto Nannarelli"]}]}, {"DBLP title": "Algebraic Differential Fault Analysis on SIMON Block Cipher.", "DBLP authors": ["Duc-Phong Le", "Sze Ling Yeo", "Khoongming Khoo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2926081", "OA papers": [{"PaperId": "https://openalex.org/W2961392181", "PaperTitle": "Algebraic Differential Fault Analysis on SIMON Block Cipher", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of New Brunswick": 1.0, "Institute for Infocomm Research": 1.0, "DSO National Laboratories": 1.0}, "Authors": ["Duc-Phong Le", "Sze Ling Yeo", "Khoongming Khoo"]}]}, {"DBLP title": "Algorithms for Triple-Word Arithmetic.", "DBLP authors": ["Nicolas Fabiano", "Jean-Michel Muller", "Joris Picot"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2918451", "OA papers": [{"PaperId": "https://openalex.org/W2889796855", "PaperTitle": "Algorithms for Triple-Word Arithmetic", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure, 45 Rue d'Ulm, Paris, France": 1.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 2.0}, "Authors": ["Nicolas Fabiano", "Jean-Michel Muller", "Joris Picot"]}]}, {"DBLP title": "DR Refresh: Releasing DRAM Potential by Enabling Read Accesses Under Refresh.", "DBLP authors": ["Yuhai Cao", "Chao Li", "Jing Wang", "Weigong Zhang", "Quan Chen", "Jingwen Leng", "Bin Yao", "Yao Shen", "Minyi Guo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2914679", "OA papers": [{"PaperId": "https://openalex.org/W2943120452", "PaperTitle": "DR Refresh: Releasing DRAM Potential by Enabling Read Accesses Under Refresh", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Jiao Tong University": 7.0, "Capital Normal University": 2.0}, "Authors": ["Yuhai Cao", "Chao Li", "Jing Wang", "Weigong Zhang", "Quan Chen", "Jingwen Leng", "Bin Yao", "Yao Shen", "Minyi Guo"]}]}, {"DBLP title": "Generation of Finely-Pipelined GF(PP) Multipliers for Flexible Curve Based Cryptography on FPGAs.", "DBLP authors": ["Gabriel Gallin", "Arnaud Tisserand"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2920352", "OA papers": [{"PaperId": "https://openalex.org/W2948829558", "PaperTitle": "Generation of Finely-Pipelined GF(P) Multipliers for Flexible Curve Based Cryptography on FPGAs", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "CNRS, Lab-STICC UMR 6285 in Lorient, Lorient, France": 1.0}, "Authors": ["Gabriel Gallin", "Arnaud Tisserand"]}]}, {"DBLP title": "HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems.", "DBLP authors": ["Kyle Kuan", "Tosiron Adegbija"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2918153", "OA papers": [{"PaperId": "https://openalex.org/W3103456617", "PaperTitle": "HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems", "Year": 2019, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Kyle Kuan", "Tosiron Adegbija"]}]}, {"DBLP title": "Low-Power Unsigned Divider and Square Root Circuit Designs Using Adaptive Approximation.", "DBLP authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2916817", "OA papers": [{"PaperId": "https://openalex.org/W2946695067", "PaperTitle": "Low-Power Unsigned Divider and Square Root Circuit Designs Using Adaptive Approximation", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Tsinghua University": 2.0, "Northeastern University": 1.0, "University of Alberta": 1.0}, "Authors": ["Honglan Jiang", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"]}]}, {"DBLP title": "On the Efficiency of Voltage Overscaling under Temperature and Aging Effects.", "DBLP authors": ["Hussam Amrouch", "Seyed Borna Ehsani", "Andreas Gerstlauer", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2916869", "OA papers": [{"PaperId": "https://openalex.org/W2955895406", "PaperTitle": "On the Efficiency of Voltage Overscaling under Temperature and Aging Effects", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Hussam Amrouch", "Seyed Borna Ehsani", "Andreas Gerstlauer", "Jorg Henkel"]}]}, {"DBLP title": "SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules.", "DBLP authors": ["Jiajun Li", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Junchao Yan", "Guihai Yan", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2924215", "OA papers": [{"PaperId": "https://openalex.org/W2953915593", "PaperTitle": "SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules", "Year": 2019, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Institute of Computing Technology": 3.5, "Chinese Academy of Sciences": 3.5}, "Authors": ["Jiajun Li", "Shuhao Jiang", "Shijun Gong", "Jingya Wu", "Guihai Yan", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Tensor Product DFT Codes vs Standard DFT Codes.", "DBLP authors": ["G. Robert Redinbo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2918791", "OA papers": [{"PaperId": "https://openalex.org/W2946995810", "PaperTitle": "Tensor Product DFT Codes vs Standard DFT Codes", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Davis": 1.0}, "Authors": ["G.R. Redinbo"]}]}, {"DBLP title": "A Generalized RNS Mclaughlin Modular Multiplication with Non-Coprime Moduli Sets.", "DBLP authors": ["Zhen Gu", "Shuguo Li"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2917433", "OA papers": [{"PaperId": "https://openalex.org/W2947446474", "PaperTitle": "A Generalized RNS Mclaughlin Modular Multiplication with Non-Coprime Moduli Sets", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Zhen Gu", "Shuguo Li"]}]}, {"DBLP title": "Design and Analysis of Area and Power Efficient Approximate Booth Multipliers.", "DBLP authors": ["Suganthi Venkatachalam", "Elizabeth Adams", "Hyuk Jae Lee", "Seok-Bum Ko"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2926275", "OA papers": [{"PaperId": "https://openalex.org/W2954748826", "PaperTitle": "Design and Analysis of Area and Power Efficient Approximate Booth Multipliers", "Year": 2019, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Saskatchewan": 3.0, "Seoul National University": 1.0}, "Authors": ["Suganthi Venkatachalam", "Elizabeth Adams", "Hyuk-Jae Lee", "Seok-Bum Ko"]}]}, {"DBLP title": "TAP: Reducing the Energy of Asymmetric Hybrid Last-Level Cache via Thrashing Aware Placement and Migration.", "DBLP authors": ["Jing-Yuan Luo", "Hsiang-Yun Cheng", "Ing-Chao Lin", "Da-Wei Chang"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2917208", "OA papers": [{"PaperId": "https://openalex.org/W2946808089", "PaperTitle": "TAP: Reducing the Energy of Asymmetric Hybrid Last-Level Cache via Thrashing Aware Placement and Migration", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Delta Electronics (Taiwan)": 1.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0, "National Cheng Kung University": 2.0}, "Authors": ["Jingyuan Luo", "Hsiang-Yun Cheng", "Ing-Chao Lin", "Da-Wei Chang"]}]}, {"DBLP title": "Resilience of Randomized RNS Arithmetic with Respect to Side-Channel Leaks of Cryptographic Computation.", "DBLP authors": ["J\u00e9r\u00f4me Courtois", "Lokman A. Abbas-Turki", "Jean-Claude Bajard"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2924630", "OA papers": [{"PaperId": "https://openalex.org/W2953944823", "PaperTitle": "Resilience of Randomized RNS Arithmetic with Respect to Side-Channel Leaks of Cryptographic Computation", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"LIP6, Sorbonne Universit\u00e9, Paris, France": 2.0, "LPSM, Sorbonne Universit\u00e9, Paris, France": 1.0}, "Authors": ["Jerome Courtois", "Lokman A. Abbas-Turki", "Jean-Claude Bajard"]}]}, {"DBLP title": "A New Cube Attack on MORUS by Using Division Property.", "DBLP authors": ["Tao Ye", "Yongzhuang Wei", "Willi Meier"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2929137", "OA papers": [{"PaperId": "https://openalex.org/W2964268837", "PaperTitle": "A New Cube Attack on MORUS by Using Division Property", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Guilin University of Electronic Technology": 2.0, "University of Applied Sciences and Arts Northwestern Switzerland": 1.0}, "Authors": ["Tao Ye", "Yongzhuang Wei", "Willi Meier"]}]}, {"DBLP title": "DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells.", "DBLP authors": ["Jungwhan Choi", "Jaemin Jang", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2930972", "OA papers": [{"PaperId": "https://openalex.org/W2963999391", "PaperTitle": "DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "DRAM Development Division, SK hynix, Icheon, Gyeonggi-do, South Korea": 1.0}, "Authors": ["Jungwhan Choi", "Jae-Min Jang", "Lee-Sup Kim"]}]}, {"DBLP title": "Fast Coflow Scheduling via Traffic Compression and Stage Pipelining in Datacenter Networks.", "DBLP authors": ["Qihua Zhou", "Kun Wang", "Peng Li", "Deze Zeng", "Song Guo", "Baoliu Ye", "Minyi Guo"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2931716", "OA papers": [{"PaperId": "https://openalex.org/W2965347872", "PaperTitle": "Fast Coflow Scheduling via Traffic Compression and Stage Pipelining in Datacenter Networks", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Hong Kong Polytechnic University": 2.0, "University of California, Los Angeles": 1.0, "University of Aizu": 1.0, "China University of Geosciences": 1.0, "Nanjing University": 1.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Qihua Zhou", "Kun Wang", "Peng Li", "Deze Zeng", "Song Guo", "Baoliu Ye", "Minyi Guo"]}]}, {"DBLP title": "Integration and Boost of a Read-Modify-Write Module in Phase Change Memory System.", "DBLP authors": ["Hyokeun Lee", "Moonsoo Kim", "Hyunchul Kim", "Hyun Kim", "Hyuk-Jae Lee"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2933826", "OA papers": [{"PaperId": "https://openalex.org/W2968000337", "PaperTitle": "Integration and Boost of a Read-Modify-Write Module in Phase Change Memory System", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 2.0, "SK Group (South Korea)": 1.0, "Seoul National University of Science and Technology": 1.0}, "Authors": ["Hyo-Keun Lee", "Moon-Soo Kim", "Hyun-Chul Kim", "Hyun Jung Kim"]}]}, {"DBLP title": "Improving Availability of Multicore Real-Time Systems Suffering Both Permanent and Transient Faults.", "DBLP authors": ["Junlong Zhou", "Xiaobo Sharon Hu", "Yue Ma", "Jin Sun", "Tongquan Wei", "Shiyan Hu"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2935042", "OA papers": [{"PaperId": "https://openalex.org/W2968554659", "PaperTitle": "Improving Availability of Multicore Real-Time Systems Suffering Both Permanent and Transient Faults", "Year": 2019, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"Nanjing University of Science and Technology": 2.0, "University of Notre Dame": 2.0, "East China Normal University": 1.0, "Michigan Technological University": 1.0}, "Authors": ["Junlong Zhou", "Xiaobo Sharon Hu", "Yue Ma", "Jin Sun", "Tongquan Wei", "Shiyan Hu"]}]}, {"DBLP title": "OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming.", "DBLP authors": ["Ipoom Jeong", "Changmin Lee", "Keunsoo Kim", "Won Woo Ro"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2936557", "OA papers": [{"PaperId": "https://openalex.org/W2969367033", "PaperTitle": "OverCome: Coarse-Grained Instruction Commit with Handover Register Renaming", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Ipoom Jeong", "Chun Geun Lee", "Keun-Soo Kim", "Won Woo Ro"]}]}, {"DBLP title": "A Low-Power, High-Performance Speech Recognition Accelerator.", "DBLP authors": ["Reza Yazdani", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2019, "doi": "https://doi.org/10.1109/TC.2019.2937075", "OA papers": [{"PaperId": "https://openalex.org/W2970259866", "PaperTitle": "A Low-Power, High-Performance Speech Recognition Accelerator", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Reza Yazdani", "Jose-Maria Arnau", "Antonio Gonz\u00e1lez"]}]}]