#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 11 14:21:24 2018
# Process ID: 17888
# Current directory: C:/TEMP/3610_4/TP4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7812 C:\TEMP\3610_4\TP4\TP4.xpr
# Log file: C:/TEMP/3610_4/TP4/vivado.log
# Journal file: C:/TEMP/3610_4/TP4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/3610_4/TP4/TP4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1728325_1728235/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 920.086 ; gain = 192.051
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/TEMP/3610_4/1728325_1728235/ip_repo C:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1728325_1728235/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
set_property  ip_repo_paths  c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
set_property  ip_repo_paths  {c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4 C:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'.
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_76M
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- polymtl.ca:hls:CrappyButFreeChromaResampler:1.0 - v_cresample_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 988.172 ; gain = 58.762
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
set_property location {3 982 -1205} [get_bd_cells sobel_filter_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST3_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:name' : Unable to read element value
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells sobel_filter_0]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
set_property location {3 1268 -1217} [get_bd_cells sobel_filter_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
delete_bd_objs [get_bd_cells sobel_filter_0]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells sobel_filter_0]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
set_property location {4 1319 -1310} [get_bd_cells sobel_filter_0]
delete_bd_objs [get_bd_cells sobel_filter_0]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </sobel_filter_0/Data_m_axi_gmem> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem2" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </sobel_filter_0/Data_m_axi_gmem2> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "/processing_system7_0/FCLK_CLK0 (76 MHz)" Clk_master "/processing_system7_0/FCLK_CLK0 (76 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK0 (76 MHz)" }  [get_bd_intf_pins sobel_filter_0/s_axi_AXILiteS]
INFO: [polymtl.ca:hls:sobel_filter:1.0-1] /sobel_filter_0</sobel_filter_0/s_axi_AXILiteS> already has associated sink clock </sobel_filter_0/ap_clk> driven by clock source </processing_system7_0/FCLK_CLK3>. Specified clock </processing_system7_0/FCLK_CLK0> will not be used to connect associated sink clock pin of </ps7_0_axi_periph/M03_AXI> (if not connected already); </processing_system7_0/FCLK_CLK3> will be used instead.
</sobel_filter_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
endgroup
delete_bd_objs [get_bd_cells smartconnect_0]
set_property location {4 1418 -340} [get_bd_cells sobel_filter_0]
set_property location {3 1402 -1095} [get_bd_cells axi_smc_1]
set_property location {3 1414 -1284} [get_bd_cells axi_smc]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps7_0_axi_periph/M00_ARESETN

Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 14.992 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 14.992 MB.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 11 14:54:00 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_smc_1_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_sobel_filter_0_4_synth_1, design_1_auto_cc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_smc_1_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_axi_smc_1_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_auto_cc_0_synth_1/runme.log
[Wed Apr 11 14:54:01 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1519.680 ; gain = 258.492
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_ps7_0_76M/peripheral_aresetn]
save_bd_design
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 28.862 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 28.862 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 28.862 MB.
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 11 15:00:51 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1652.859 ; gain = 89.766
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs synth_1 -jobs 7
[Wed Apr 11 15:03:09 2018] Launched synth_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 7
[Wed Apr 11 15:05:04 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr 11 15:09:26 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

file mkdir C:/TEMP/3610_4/TP4/TP4.sdk
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
generate_target all [get_files  C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1781.902 ; gain = 76.324
catch { config_ip_cache -export [get_ips -all design_1_sobel_filter_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 28.862 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 28.862 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 28.862 MB.
export_ip_user_files -of_objects [get_files C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 7 design_1_sobel_filter_0_4_synth_1
[Wed Apr 11 17:07:24 2018] Launched design_1_sobel_filter_0_4_synth_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
export_simulation -of_objects [get_files C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/TEMP/3610_4/TP4/TP4.ip_user_files/sim_scripts -ip_user_files_dir C:/TEMP/3610_4/TP4/TP4.ip_user_files -ipstatic_source_dir C:/TEMP/3610_4/TP4/TP4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/TEMP/3610_4/TP4/TP4.cache/compile_simlib/modelsim} {questa=C:/TEMP/3610_4/TP4/TP4.cache/compile_simlib/questa} {riviera=C:/TEMP/3610_4/TP4/TP4.cache/compile_simlib/riviera} {activehdl=C:/TEMP/3610_4/TP4/TP4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 11 17:10:46 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Apr 11 17:15:14 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 18:38:14 2018...
