$date
	Sun Oct 23 01:54:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#678424
b11100 !
1"
#678426
b11100 &
b11100 %
1$
#678427
0"
#678430
b1110 &
b1110 %
#678434
b111 &
b111 %
#678438
b10110 &
b10110 %
#678442
b1011 &
b1011 %
#678446
b100010 &
b100010 %
#678450
b10001 &
b10001 %
#678454
b110100 &
b110100 %
#678458
b11010 &
b11010 %
#678462
b1101 &
b1101 %
#678466
b101000 &
b101000 %
#678470
b10100 &
b10100 %
#678474
b1010 &
b1010 %
#678478
b101 &
b101 %
#678482
b10000 &
b10000 %
#678486
b1000 &
b1000 %
#678490
b100 &
b100 %
#678494
b10 &
b10 %
#678498
b1 &
b1 %
1#
#678502
b0 &
0#
b0 %
0$
#1757973
b100 !
1"
#1757974
b100 &
b100 %
1$
#1757975
0"
#1757978
b10 &
b10 %
#1757982
b1 &
1#
b1 %
#1757986
b0 &
b0 %
0#
0$
#2678263
b10000 !
1"
#2678266
b10000 &
b10000 %
1$
#2678267
0"
#2678270
b1000 &
b1000 %
#2678274
b100 &
b100 %
#2678278
b10 &
b10 %
#2678282
b1 &
b1 %
1#
#2678286
b0 &
0#
b0 %
0$
#4500012
