// Seed: 2338441652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_4 = 1;
  initial id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri0 id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
