/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [24:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [15:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_2z[7] & celloutsig_1_11z);
  assign celloutsig_0_31z = ~(celloutsig_0_22z[0] & celloutsig_0_25z);
  assign celloutsig_1_0z = ~(in_data[127] | in_data[176]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | in_data[32]);
  assign celloutsig_0_35z = ~(celloutsig_0_0z | celloutsig_0_7z[4]);
  assign celloutsig_1_18z = in_data[120] | celloutsig_1_13z;
  assign celloutsig_1_1z = { in_data[108:97], celloutsig_1_0z, celloutsig_1_0z } + in_data[116:103];
  assign celloutsig_1_17z = { celloutsig_1_16z[16:11], celloutsig_1_4z } + { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4:3], celloutsig_1_0z, celloutsig_1_17z } + { celloutsig_1_17z[4], celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_5z[2:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z } + { celloutsig_0_4z[3:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1:0], celloutsig_0_1z } + { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[83:62], celloutsig_0_5z } + { in_data[21:0], celloutsig_0_10z };
  assign celloutsig_0_22z = in_data[35:33] + { celloutsig_0_3z[2], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } + in_data[74:70];
  assign celloutsig_0_29z = celloutsig_0_8z[10:4] + { celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_29z[5:2] + { celloutsig_0_3z[4:3], celloutsig_0_0z, celloutsig_0_31z };
  always_ff @(negedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 5'h00;
    else _00_ <= celloutsig_1_5z[5:1];
  assign celloutsig_1_2z = in_data[120:109] & celloutsig_1_1z[13:2];
  assign celloutsig_1_5z = { in_data[157:150], celloutsig_1_4z } & celloutsig_1_1z[9:1];
  assign celloutsig_0_9z = celloutsig_0_8z[10:8] / { 1'h1, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_16z = in_data[55:45] == celloutsig_0_8z[11:1];
  assign celloutsig_0_1z = in_data[16:7] && in_data[62:53];
  assign celloutsig_0_23z = celloutsig_0_20z[1] & ~(celloutsig_0_4z[2]);
  assign celloutsig_0_25z = celloutsig_0_23z & ~(celloutsig_0_2z);
  assign celloutsig_1_3z = celloutsig_1_2z[7:4] * celloutsig_1_1z[8:5];
  assign celloutsig_1_9z = celloutsig_1_6z[9:0] * { celloutsig_1_5z[6:2], _00_ };
  assign celloutsig_1_16z = { celloutsig_1_9z[9:2], celloutsig_1_6z } * in_data[148:130];
  assign celloutsig_0_4z = - in_data[9:5];
  assign celloutsig_1_6z = - celloutsig_1_1z[11:1];
  assign celloutsig_0_12z = celloutsig_0_3z[3:0] | { celloutsig_0_8z[12], celloutsig_0_10z };
  assign celloutsig_0_0z = | in_data[27:25];
  assign celloutsig_1_11z = | celloutsig_1_1z[9:1];
  assign celloutsig_1_12z = | celloutsig_1_5z[6:4];
  assign celloutsig_1_14z = | { in_data[115:113], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_4z = celloutsig_1_1z[9] & celloutsig_1_3z[0];
  assign celloutsig_0_6z = | { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = | celloutsig_0_9z;
  assign celloutsig_0_19z = | celloutsig_0_10z;
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[44:33], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_4z[4], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_1z[7:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_18z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 16'h0000;
    else if (clkin_data[32]) celloutsig_0_20z = { celloutsig_0_14z[11:9], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_19z };
  assign { out_data[128], out_data[105:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
