# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-17-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.do
# Cannot open macro file: sim.do
cd /home/24280006/Desktop/Material_de_Apoio/FA
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:43:32 on Oct 08,2024
# vcom -reportprogress 300 -work work full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder
# -- Compiling architecture full_adder of full_adder
# End time: 08:43:33 on Oct 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:43:33 on Oct 08,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity full_adder
# End time: 08:43:33 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:43:33 on Oct 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.full_adder(full_adder)#1
# 1
# 1
ls
# full_adder.vhd
# modelsim.ini
# sim.do
# tb.vhd
# transcript
# vsim.wlf
# wave.do
# work
wave.do
# invalid command name "wave.do"
do wave.do
do aim.do
# Cannot open macro file: aim.do
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:51:33 on Oct 08,2024
# vcom -reportprogress 300 -work work full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder
# -- Compiling architecture full_adder of full_adder
# End time: 08:51:33 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:51:33 on Oct 08,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity full_adder
# End time: 08:51:33 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:51:33 on Oct 08,2024, Elapsed time: 0:08:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:51:33 on Oct 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.full_adder(full_adder)#1
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:52:06 on Oct 08,2024
# vcom -reportprogress 300 -work work full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder
# -- Compiling architecture full_adder of full_adder
# End time: 08:52:06 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:52:06 on Oct 08,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity full_adder
# End time: 08:52:06 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:52:07 on Oct 08,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:52:07 on Oct 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.full_adder(full_adder)#1
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:52:20 on Oct 08,2024
# vcom -reportprogress 300 -work work full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder
# -- Compiling architecture full_adder of full_adder
# End time: 08:52:20 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:52:20 on Oct 08,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity full_adder
# End time: 08:52:20 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:52:21 on Oct 08,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:52:21 on Oct 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.full_adder(full_adder)#1
# 1
# 1
pwd
# /home/24280006/Desktop/Material_de_Apoio/FA
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:53:03 on Oct 08,2024
# vcom -reportprogress 300 -work work full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity full_adder
# -- Compiling architecture full_adder of full_adder
# End time: 08:53:03 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:53:03 on Oct 08,2024
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity full_adder
# End time: 08:53:03 on Oct 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:53:03 on Oct 08,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:53:03 on Oct 08,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.full_adder(full_adder)#1
# 1
# 1
# Causality operation skipped due to absence of debug database file
# End time: 09:23:42 on Oct 08,2024, Elapsed time: 0:30:39
# Errors: 0, Warnings: 0
