<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAXITOAHBL</name><vendor>Actel</vendor><library>DirectCore</library><version>3.0.101</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\user\AHBL_Slave.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="2"><name>rtl\vlog\test\user\AXI_Master.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="3"><name>rtl\vlog\test\user\testbench.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="4"><name>wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\test\user\ram_init.mem</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>rtl\vlog\core\CoreAXItoAHBL.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="7"><name>rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="8"><name>rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="9"><name>rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="10"><name>rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="11"><name>rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="12"><name>rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="13"><name>rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file><file fileid="14"><name>rtl\vlog\core\CoreAXItoAHBL_synchronizer.v</name><logicalName>COREAXITOAHBL</logicalName><userFileType>Verilog</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>