{
    "device_name": "",
    "registers": [
        "register mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26",
        "register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 7.1 who_am_i (0fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 7.2 ctrl_reg1 (20h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 7.3 ctrl_reg2 (21h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 7.4 ctrl_reg3 [interrupt ctrl register] (22h) . . . . . . . . . . . . . . . . . . . . . . 30 7.5 ctrl_reg4 (23h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 7.6 ctrl_reg5 (24h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 7.7 hp_filter_reset (25h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 7.8 reference (26h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 7.9 status_reg (27h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.10 out_x_l (28h), out_x_h (29) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.11 out_y_l (2ah), out_y_h (2bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.12 out_z_l (2ch), out_z_h (2dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 7.13 int1_cfg (30h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 7.14 int1_src (31h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.15 int1_ths(32h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 7.16 int1_duration (33h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.17 int2_cfg (34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 7.18 int2_src (35h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 7.19 int2_ths (36h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 7.20 int2_duration (37h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 9.1 general guidelines about soldering surface-mounted accelerometers . . 41 9.2 pcb design guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 9.2.1 pcb design rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 9.3 stencil design and solder paste application . . . . . . . . . . . . . . . . . . . . . . . 43 9.4 process considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43",
        "device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 1. pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2. mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 3. electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 4. spi slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 5. i\u00b2c slave timing values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 6. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 7. serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 8. i\u00b2c terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 9. sad+read/write patterns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 10. transfer when master is writing one byte to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 11. transfer when master is writing multiple bytes to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 12. transfer when master is receiving (reading) one byte of data from slave . . . . . . . . . . . . . 21 table 13. transfer when master is receiving (reading) multiple bytes of data from slave . . . . . . . . . 21 table 14. table 15. register address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 16. who_am_i register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 ctrl_reg1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 17. ctrl_reg1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 table 18. power mode and low-power output data rate configurations . . . . . . . . . . . . . . . . . . . . . . . 28 table 19. normal-mode output data rate configurations and low-pass cut-off frequencies . . . . . . . . 28 table 20. ctrl_reg2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 21. ctrl_reg2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 22. high-pass filter mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 23. high-pass filter cut-off frequency configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 24. ctrl_reg3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 25. ctrl_reg3 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 26. data signal on int 1 and int 2 pad . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 27. ctrl_reg4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 28. ctrl_reg4 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 29. ctrl_reg5 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 30. ctrl_reg5 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 31. sleep-to-wake configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 32. reference register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 33. reference description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 34. status_reg register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 35. status_reg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 36. int1_cfg register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 37. int1_cfg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 38. interrupt 1 source configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 39. int1_src register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 40. int1_src description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 41. int1_ths register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 42. int1_ths description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 43. int1_duration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 44. int2_duration description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 45. int2_cfg register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 46. int2_cfg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 47. interrupt mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 48.",
        "int2_src register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 int2_src description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 int2_ths register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 int2_ths description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 int2_duration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 int2_duration description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44",
        "8. the sign of \u201cself-test output change\u201d is defined by a sign bit, for all axes. values in table 3 are defined with the stsign bit in the ctrl_reg4 register equal to logic \u201c0\u201d (positive self-test).",
        "zero-g level offset (tyoff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. a sensor in a steady-state on a horizontal surface measures 0 g on the x-axis and 0 g on the y-axis, whereas the z-axis measures 1 g. the output is ideally in the center of the dynamic range of the sensor (the content of the out registers is 00h, data expressed as 2\u2019s complement number). a deviation from the ideal value in this case is called zero-g offset. offset is, to some extent, a result of stress to the mems sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. offset changes little over temperature, see \u201czero-g level change vs. temperature\u201d in table 3. the zero-g level tolerance (tyoff) describes the standard deviation of the range of zero-g levels of a population of sensors.",
        "self-test allows the sensor functionality to be tested without moving it. the self-test function is off when the self-test bit (st) of ctrl_reg4 (control register 4) is programmed to \u20180\u2018. when the self-test bit of ctrl_reg4 is programmed to \u20181\u2019 an actuation force is applied to the sensor, simulating a definite input acceleration. in this case, the sensor outputs exhibit a change in their dc levels which are related to the selected full scale through the device sensitivity.",
        "the trimming values are stored inside the device in non-volatile memory. when the device is turned on, the trimming parameters are downloaded into the registers to be used during active operation. this allows the device to be used without further calibration.",
        "the registers embedded in the ais328dq may be accessed through both the i\u00b2c and spi serial interfaces. the latter may be sw configured to operate either in 3-wire or 4-wire interface mode.",
        "the ais328dq i\u00b2c is a bus slave. the i\u00b2c is employed to write data into registers, the content of which can also be read back.",
        "the i\u00b2c embedded in the ais328dq behaves like a slave device, and the following protocol must be adhered to. after the start condition (st) a slave address is sent. once a slave acknowledge (sak) has been returned, an 8-bit sub-address (sub) is transmitted: the 7 lsb represent the actual register address while the msb enables address auto-increment. if the msb of the sub field is \u20181\u2019, the sub (register address) is automatically increased to allow multiple data read/write.",
        "in order to read multiple bytes, it is necessary to assert the most significant bit of the sub- address field. in other words, sub(7) must be equal to 1 while sub(6-0) represents the address of the first register to be read.",
        "the ais328dq spi is a bus slave. the spi allows the writing and reading of the registers of the device.",
        "both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in cases of multiple read/write bytes. bit duration is the time between two falling edges of spc. the first bit (bit 0) starts at the first falling edge of spc, after the falling edge of cs, while the last bit (bit 15, bit 23, ...) starts at the last falling edge of spc, just before the rising edge of cs.",
        "bit 2-7: address ad(5:0). this is the address field of the indexed register.",
        "bit 2-7: address ad(5:0). this is the address field of the indexed register.",
        "bit 2 -7: address ad(5:0). this is the address field of the indexed register.",
        "bit 2-7: address ad(5:0). this is the address field of the indexed register.",
        "the programming of this register is a possibility to enhance the robustness of the spi system.",
        "register mapping",
        "register mapping",
        "table 15 below provides a list of the 8-bit registers embedded in the device, and the corresponding addresses.",
        "table 15. register address map",
        "register address name type default comment hex binary reserved (do not modify) 00 - 0e reserved who_am_i r 0f 000 1111 00110010 dummy register reserved (do not modify) 10 - 1f reserved ctrl_reg1 rw 20 010 0000 00000111 ctrl_reg2 rw 21 010 0001 00000000 ctrl_reg3 rw 22 010 0010 00000000 ctrl_reg4 rw 23 010 0011 00000000 ctrl_reg5 rw 24 010 0100 00000000 hp_filter_reset r 25 010 0101 dummy register reference rw 26 010 0110 00000000 status_reg r 27 010 0111 00000000 out_x_l r 28 010 1000 output out_x_h r 29 010 1001 output out_y_l r 2a 010 1010 output out_y_h r 2b 010 1011 output out_z_l r 2c 010 1100 output out_z_h r 2d 010 1101 output reserved (do not modify) 2e - 2f reserved int1_cfg rw 30 011 0000 00000000 int1_source r 31 011 0001 00000000 int1_ths rw 32 011 0010 00000000 int1_duration rw 33 011 0011 00000000 int2_cfg rw 34 011 0100 00000000 int2_source r 35 011 0101 00000000 int2_ths rw 36 011 0110 00000000 int2_duration rw 37 011 0111 00000000 reserved (do not modify) 38 - 3f reserved",
        "registers marked as reserved must not be changed. writing to those registers may change calibration data and therefore lead to an inoperable device.",
        "the content of the registers that are loaded at boot should not be changed. they contain the factory calibrated values. their content is automatically restored when the device is powered up.",
        "register description",
        "register description",
        "the device contains a set of registers which are used to control its behavior and to retrieve acceleration data. the register addresses, composed of 7 bits, are used to identify the device and to write data through the serial interface.",
        "table 16. who_am_i register",
        "this is the device identification register. this register contains the device identifier, which for the ais328dq is set to 32h.",
        "table 17. ctrl_reg1 register",
        "register description",
        "table 21. ctrl_reg2 register",
        "boot reboot memory content. default value: 0 (0: normal mode; 1: reboot memory content) hpm1, hpm0 high-pass filter mode selection. default value: 00 (00: normal mode; others: refer to table 23) fds filtered data selection. default value: 0 (0: internal filter bypassed; 1: data from internal filter sent to output register) hpen2 high-pass filter enabled for interrupt 2 source. default value: 0 (0: filter bypassed; 1: filter enabled) hpen1 high-pass filter enabled for interrupt 1 source. default value: 0 (0: filter bypassed; 1: filter enabled) hpcf1, hpcf0 high-pass filter cut-off frequency configuration. default value: 00 (00: hpc=8; 01: hpc=16; 10: hpc=32; 11: hpc=64)",
        "register description",
        "the boot bit is used to refresh the content of internal registers stored in the flash memory block. at device power-up, the content of the flash memory block is transferred to the internal registers related to the trimming functions, to permit correct behavior of the device. if for any reason the content of the trimming register is changed, this bit can be used to restore the correct values. when the boot bit is set to \u20181\u2019 the content of the internal flash is copied to the corresponding internal registers and is used to calibrate the device. these values are factory-trimmed and they are different for every accelerometer. they permit correct behavior of the device and normally do not need to be modified. at the end of the boot process, the boot bit is again set to \u20180\u2019.",
        "register description",
        "ctrl_reg3 [interrupt ctrl register] (22h)",
        "table 25. ctrl_reg3 register",
        "ihl interrupt active high, low. default value: 0 (0: active high; 1: active low) pp_od push-pull/open drain selection on interrupt pad. default value 0. (0: push-pull; 1: open drain) lir2 latch interrupt request on the int2_src register, with the int2_src register cleared by reading int2_src itself. default value: 0. (0: interrupt request not latched; 1: interrupt request latched) i2_cfg1, i2_cfg0 data signal on int 2 pad control bits. default value: 00. (see table 27) lir1 latch interrupt request on the int1_src register, with the int1_src register cleared by reading the int1_src register. default value: 0. (0: interrupt request not latched; 1: interrupt request latched) i1_cfg1, i1_cfg0 data signal on int 1 pad control bits. default value: 00. (see table 27)",
        "register description",
        "table 28. ctrl_reg4 register",
        "bdu block data update. default value: 0 (0: continuous update; 1: output registers not updated between msb and lsb reading) ble big/little endian data selection. default value 0. (0: data lsb @ lower address; 1: data msb @ lower address) fs1, fs0 full-scale selection. default value: 00. (00: \u00b12 g; 01: \u00b14 g; 11: \u00b18 g) stsign self-test sign. default value: 00. (0: self-test plus; 1 self-test minus) st self-test enable. default value: 0. (0: self-test disabled; 1: self-test enabled) sim spi serial interface mode selection. default value: 0. (0: 4-wire interface; 1: 3-wire interface)",
        "the bdu bit is used to inhibit the output register update between the reading of upper and lower register parts. in default mode (bdu = \u20180\u2019), the lower and upper register parts are updated continuously. if it is not certain to read faster than output data rate, it is recommended to set the bdu bit to \u20181\u2019. in this way, after the reading of the lower (upper) register part, the content of that output register is not updated until the upper (lower) part is read also. this feature prevents the reading of lsb and msb related to different samples.",
        "register description",
        "table 30. ctrl_reg5 register",
        "dummy register. reading at this address instantaneously zeroes the content of the internal high-pass filter. if the high-pass filter is enabled, all three axes are instantaneously set to 0 g. this makes it possible to surmount the settling time of the high-pass filter.",
        "table 33. reference register",
        "this register sets the acceleration value taken as a reference for the high-pass filter output.",
        "register description",
        "table 35. status_reg register",
        "register description",
        "table 37. int1_cfg register",
        "configuration register for interrupt 1 source.",
        "register description",
        "table 40. int1_src register",
        "interrupt 1 source register. read-only register.",
        "reading at this address clears the int1_src ia bit (and the interrupt signal on the int 1 pin) and allows the refreshing of data in the int1_src register if the latched option was chosen.",
        "table 42. int1_ths register",
        "register description",
        "table 44. int1_duration register",
        "table 46. int2_cfg register",
        "configuration register for interrupt 2 source.",
        "register description",
        "table 49. int2_src register",
        "interrupt 2 source register. read-only register.",
        "reading at this address clears the int2_src ia bit (and the interrupt signal on the int 2 pin) and allows the refreshing of data in the int2_src register if the latched option was chosen.",
        "table 51. int2_ths register",
        "register description",
        "table 53. int2_duration register"
    ],
    "memory_map": [],
    "interrupts": [
        "2 independent programmable interrupt generators",
        "the ais328dq is an ultra-low-power high- performance 3-axis linear accelerometer with a digital serial interface spi standard output. an i\u00b2c compatible interface is also available. the device features ultra-low-power operational modes that allow advanced power saving and smart sleep-to- wakeup functions. the ais328dq has dynamic user-selectable full scales of \u00b12g/\u00b14g/\u00b18g and is capable of measuring accelerations with output data rates from 0.5 hz to 1 khz. the self-test capability allows the user to check the functioning of the sensor in the final application. the device may be configured to generate an interrupt signal through inertial wakeup events, or by the position of the device itself. thresholds and the timing of interrupt generators are programmable by the end user on-the-fly. available in a small quad flat pack no-lead package (qfpn) with a 4x4 mm footprint, the ais328dq is able to respond to the trend towards application miniaturization and is guaranteed to operate over a temperature range from -40 \u00b0c to +105 \u00b0c.",
        "x+ y+ charge z+ amplifier 7(:5 \u2014 12c|__scl/sppc t adc a \u2014l niy mux \u2014] con o oy [ sdaisdoisdi sdo/sa0 v x- self test reference trimming clock control logie \u2014 int1 circuits interrupt gen. \u2014 int 2",
        "pin# name 1,2 nc 3 int_2 4 reserved 5 vdd 6 gnd 7 int_1 8 gnd 9 gnd 10 gnd 11 spc scl 12 cs 13 reserved 14 vdd_io 15 sdo sa0 16 sdi sdo sda 17-24 nc function not connected inertial interrupt 2 connect to gnd power supply 0 v supply inertial interrupt 1 0 v supply 0 v supply 0 v supply spi serial port clock (spc) i\u00b2c serial clock (scl) internal active pull-up spi enable i\u00b2c/spi mode selection (0: spi enabled; 1: i\u00b2c mode) internal active pull-up connect to vdd power supply for i/o pins spi serial data output (sdo) i\u00b2c less significant bit of the device address (sa0) internal active pull-up spi serial data input (sdi) 3-wire interface serial data output (sdo) i\u00b2c serial data (sda) internal active pull-up not internally connected",
        "the \u201csleep-to-wakeup\u201d function, in conjunction with low-power mode, allows further reduction of system power consumption and development of new smart applications. the ais328dq may be set to a low-power operating mode, characterized by lower data rate refreshes. in this way the device, even if sleeping, continues to sense acceleration and to generate interrupt requests.",
        "when the \u201csleep-to-wakeup\u201d function is activated, the ais328dq is able to automatically wake up as soon as the interrupt event has been detected, increasing the output data rate and bandwidth.",
        "the ais328dq may also be configured to generate an inertial wakeup and free-fall interrupt signal based on a programmed acceleration event along the enabled axes. both free-fall and wakeup can be available simultaneously on two different pins.",
        "the functions, the threshold, and the timing of the two interrupt pins (int 1 and int 2) can be completely programmed by the user through the i\u00b2c/spi interface.",
        "i1(2)_cfg1 i1(2)_cfg0 int 1(2) pad 0 0 interrupt 1 (2) source 0 1 interrupt 1 source or interrupt 2 source 1 0 data ready 1 1 boot running",
        "by setting turnon[1:0] bits to 11, the \u201csleep-to-wake\u201d function is enabled. when an interrupt event occurs, the device is switched to normal mode, increasing the odr to the value defined in ctrl_reg1. although the device is in normal mode, the ctrl_reg1 content is not automatically changed to \u201cnormal mode\u201d configuration.",
        "aoi and/or combination of interrupt events. default value: 0. (see table 39) 6d 6 direction detection function enable. default value: 0. (see table 39) zhie enable interrupt generation on z high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) zlie enable interrupt generation on z low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) yhie enable interrupt generation on y high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) ylie enable interrupt generation on y low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) xhie enable interrupt generation on x high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) xlie",
        "enable interrupt generation on x low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)",
        "table 39. interrupt 1 source configurations",
        "aoi 6d interrupt mode 0 0 or combination of interrupt events 0 1 6-direction movement recognition 1 0 and combination of interrupt events 1 1 6-direction position recognition",
        "ia  interrupt active. default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated)  zh  z high. default value: 0 (0: no interrupt, 1: z high event has occurred)  zl  z low. default value: 0 (0: no interrupt; 1: z low event has occurred)  yh  y high. default value: 0 (0: no interrupt, 1: y high event has occurred)  yl  y low. default value: 0 (0: no interrupt, 1: y low event has occurred)  xh  x high. default value: 0 (0: no interrupt, 1: x high event has occurred)  xl  x low. default value: 0 (0: no interrupt, 1: x low event has occurred) ",
        "ths6 - ths0 interrupt 1 threshold. default value: 000 0000",
        "the d6 - d0 bits set the minimum duration of the interrupt 2 event to be recognized. duration steps and maximum values depend on the odr chosen.",
        "aoi and/or combination of interrupt events. default value: 0. (see table 48) 6d 6-direction detection function enable. default value: 0. (see table 48) zhie enable interrupt generation on z high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) zlie enable interrupt generation on z low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) yhie enable interrupt generation on y high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) ylie enable interrupt generation on y low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold) xhie enable interrupt generation on x high event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold) xlie enable interrupt generation on x low event. default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)",
        "table 48. interrupt mode configuration",
        "aoi 6d interrupt mode 0 0 or combination of interrupt events 0 1 6-direction movement recognition 1 0 and combination of interrupt events 1 1 6-direction position recognition",
        "ia interrupt active. default value: 0 (0: no interrupt has been generated; 1: one or more interrupts have been generated) zh z high. default value: 0 (0: no interrupt, 1: z high event has occurred) zl z low. default value: 0 (0: no interrupt; 1: z low event has occurred) yh y high. default value: 0 (0: no interrupt, 1: y high event has occurred) yl y low. default value: 0 (0: no interrupt, 1: y low event has occurred) xh x high. default value: 0 (0: no interrupt, 1: x high event has occurred) xl x low. default value: 0 (0: no interrupt, 1: x low event has occurred)",
        "interrupt 1 threshold. default value: 000 0000",
        "the d6 - d0 bits set the minimum duration of the interrupt 2 event to be recognized. duration time steps and maximum values depend on the odr chosen."
    ],
    "power_management": [],
    "interfaces": [
        "spi / i\u00b2c digital output interface",
        "block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 mechanical and electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1 mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.2 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.3 communication interface characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 12 2.3.1 spi - serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 2.3.2 i\u00b2c - inter ic control interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.4 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.5 terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.5.1 sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.5.2 zero-g level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.5.3 self-test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.5.4 sleep-to-wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.1 sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.2 ic interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.3 factory calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.1 i\u00b2c serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5.1.1 i\u00b2c operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.2 spi bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.2.1 spi read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 5.2.2 spi write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 5.2.3 spi read in 3-wire mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25",
        "communication interface characteristics",
        "spi - serial peripheral interface",
        "2.3.2 i\u00b2c - inter ic control interface",
        "when self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test- force. if the output signals change within the amplitude specified in table 3, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.",
        "the ais328dq is a \u201cnano\u201d, low-power, digital output 3-axis linear accelerometer housed in a qfpn package. the device includes a sensing element and an ic interface capable of taking information from the sensing element and providing a signal to external applications through an i\u00b2c/spi serial interface.",
        "3.2 ic interface",
        "the acceleration data may be accessed through an i\u00b2c/spi interface, therefore making the device particularly suitable for direct interfacing with a microcontroller.",
        "the ic interface is factory calibrated for sensitivity (so) and zero-g level (tyoff).",
        "the functionality of the device and the measured acceleration data is selectable and accessible through the i\u00b2c or spi interfaces. when using the i\u00b2c, cs must be tied high.",
        "digital interfaces",
        "digital interfaces",
        "the serial interfaces are mapped onto the same pads. to select/exploit the i\u00b2c interface, the cs line must be tied high (i.e. connected to vdd_io).",
        "table 8. serial interface pin description",
        "pin name pin description cs spi enable i\u00b2c/spi mode selection (1: i\u00b2c mode; 0: spi enabled) scl spc i\u00b2c serial clock (scl) spi serial port clock (spc) sda sdi sdo i\u00b2c serial data (sda) spi serial data input (sdi) 3-wire interface serial data output (sdo) sa0 sdo i\u00b2c less significant bit of the device address (sa0) spi serial data output (sdo)",
        "5.1 i\u00b2c serial interface",
        "there are two signals associated with the i\u00b2c bus: the serial clock line (scl) and the serial data line (sda). the latter is a bi-directional line used for sending and receiving the data to/from the interface. both lines are connected to vdd_io through a pull-up resistor embedded in the ais328dq. when the bus is free, both lines are high.",
        "the i\u00b2c interface is compliant with fast mode (400 khz) i\u00b2c standards as well as with the normal mode.",
        "digital interfaces",
        "digital interfaces",
        "digital interfaces",
        "5.2 spi bus interface",
        "the serial interface interacts with the outside world through 4 wires: cs, spc, sdi and sdo.",
        "digital interfaces",
        "digital interfaces",
        "digital interfaces",
        "3-wire mode is entered by setting to \u20181\u2019 the bit sim (spi serial interface mode selection) in ctrl_reg4."
    ],
    "pin_configuration": [],
    "timing_diagrams": [
        "block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 1. detectable accelerations and pin indicator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 2. spi slave timing diagram (2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 3. i\u00b2c slave timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 4. ais328dq electrical connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 5. read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 6. spi read protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 7. multiple byte spi read protocol (2-byte example) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 8. figure 9. spi write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 10. multiple bytes spi write protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 11. spi read protocol in 3-wire mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 figure 12. qfpn 4x4x1.8mm3, 24l: mechanical data and package dimensions . . . . . . . . . . . . . . . . 40 figure 13. recommended land and solder mask design for qfpn packages . . . . . . . . . . . . . . . . . . 42",
        "figure 3. spi slave timing diagram (2)",
        "figure 4. i\u00b2c slave timing diagram"
    ],
    "electrical_characteristics": [
        "2.2 electrical characteristics",
        "table 4. electrical characteristics",
        "table 4. electrical characteristics (continued)",
        "date revision 26-oct-2010 1 26-jan-2012 2 13-apr-2012 3 22-apr-2020 4 changes initial release. updated figure 2: detectable accelerations and pin indicator and figure 12: qfpn 4x4x1.8mm3, 24l: mechanical data and package dimensions. updated table 2: pin description, table 3: mechanical characteristics, table 4: electrical characteristics and table 6: i\u00b2c slave timing values. added new section 9: soldering information. document promoted from preliminary data to datasheet. minor text changes in section 4: application hints. updated self-test limits in table 3: mechanical characteristics"
    ],
    "operating_conditions": [
        "subject to general operating conditions for vdd and top.",
        "subject to general operating conditions for vdd and top."
    ],
    "package_information": [
        "package information",
        "package information",
        "package information"
    ],
    "application_circuits": [],
    "boot_sequence": [],
    "initialization_code": [],
    "driver_api": [],
    "error_handling": [],
    "security_features": [],
    "debugging_features": [],
    "performance_metrics": [],
    "compatibility_information": [],
    "firmware_updates": [],
    "power_consumption": [],
    "thermal_management": [],
    "supported_protocols": [],
    "example_usage": [],
    "documentation_references": [],
    "communication_protocols": [],
    "hardware_interfaces": [],
    "memory_management": [],
    "power_modes": [
        "ultra-low-power mode consumption: down to 10 \u03bca",
        "symbol parameter test conditions min. typ(1). max. unit vdd supply voltage 2.4 3.3 3.6 v vdd_io i/o pins supply voltage(2) 1.8 vdd+0.1 v idd current consumption in normal mode 2.4 v to 3.6 v 200 450 \u03bca iddlp current consumption in low-power mode odr=1 hz, bw=500 hz, t=25 \u00b0c 8 10 12 \u03bca iddpdn current consumption in power-down mode 0.1 1 2 \u03bca vih digital high level input voltage 0.8*vdd_io v vil digital low level input voltage 0.2*vdd_io v voh high level output voltage 0.9*vdd_io v vol low level output voltage 0.1*vdd_io v dr bit set to 00 50 odr output data rate in normal mode dr bit set to 01 dr bit set to 10 100 400 hz dr bit set to 11 1000",
        "symbol parameter test conditions min. typ(1). max. unit pm bit set to 010 0.5 pm bit set to 011 1 odrlp output data rate in low-power mode pm bit set to 100 2 hz pm bit set to 101 5 pm bit set to 110 10 bw system bandwidth odr/2 hz ton turn-on time(3) odr = 100 hz 0.9/odr +1 ms 1/odr+1 ms 1.1/odr +1 ms s top operating temperature range -40 +105 \u00b0c",
        "with this feature, the system may be efficiently switched from low-power mode to full performance depending on user-selectable positioning and acceleration events, therefore ensuring power saving and flexibility.",
        "pm2 - pm0 power mode selection. default value: 000 (000: power-down; others: refer to table 19) dr1, dr0 data rate selection. default value: 00 (00:50 hz; others: refer to table 20) zen z-axis enable. default value: 1 (0: z-axis disabled; 1: z-axis enabled) yen y-axis enable. default value: 1 (0: y-axis disabled; 1: y-axis enabled) xen x-axis enable. default value: 1 (0: x-axis disabled; 1: x-axis enabled)",
        "pm bits allow selection between power-down and two operating active modes. the device is in power-down mode when the pd bits are set to \u201c000\u201d (default value after boot). table 19 shows all the possible power mode configurations and respective output data rates. output data in the low-power modes are computed with the low-pass filter cut-off frequency defined by the dr1 and dr0 bits.",
        "dr bits, in normal mode operation, select the data rate at which acceleration samples are produced. in low-power mode they define the output data resolution. table 20 shows all the possible configurations for the dr1 and dr0 bits.",
        "table 19. power mode and low-power output data rate configurations",
        "pm2 pm1 pm0 power mode selection output data rate [hz] odrlp 0 0 0 power-down -- 0 0 1 normal mode odr 0 1 0 low-power 0.5 0 1 1 low-power 1 1 0 0 low-power 2 1 0 1 low-power 5 1 1 0 low-power 10",
        "turnon1 turnon0 sleep-to-wake status 0 0 sleep-to-wake function is disabled 1 1 turned on: the device is in low power mode (odr is defined in ctrl_reg1)"
    ],
    "clock_configuration": [],
    "reset_procedures": [],
    "diagnostic_features": [],
    "safety_features": [],
    "compliance_standards": [],
    "environmental_conditions": [],
    "lifecycle_management": [],
    "testing_procedures": [],
    "troubleshooting_guides": [],
    "performance_benchmarks": [],
    "optimization_tips": [],
    "known_issues": [],
    "workarounds": [],
    "release_notes": [],
    "change_log": []
}