# Sun Apr  9 22:46:43 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_B (Type HAPS100_4F).  



@N: MF105 |Performing bottom-up mapping of Top level view:TraceBuildLib.FB1_uB(verilog_0) 

Start loading ILMs (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1774MB peak: 1774MB)


Finished loading ILMs (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1774MB peak: 1774MB)


Begin compile point sub-process log

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uB(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1774MB peak: 1774MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_1.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_1.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_1.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_1.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_2.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_2.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_2.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_2.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_3.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_3.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_3.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_3.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_4.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_4.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_4.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_4.infopipe_data_flags[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_4.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_4.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_5.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_5.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_5.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_5.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_7.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_7.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_7.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_7.infopipe_data_flags[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_7.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_7.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: MF135 :"./src/Registers.v":17:0:17:0|RAM Registers_1[63:0] (in view: work.Registers(verilog)) is 32 words by 64 bits.
@N: MF135 :"./src/Registers.v":17:0:17:0|RAM Registers[63:0] (in view: work.Registers(verilog)) is 32 words by 64 bits.

Starting RAM primitive conversion (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 1776MB peak: 1776MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 1776MB peak: 1776MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_3.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_4.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_5.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_6.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ.
@N: FX493 |Applying initial value "00" on instance rx_core.XiPhy_Bitslip.position[1:0].
@N: FX493 |Applying initial value "0" on instance rx_core.set_fifo.rd_en.
@N: FX493 |Applying initial value "0" on instance rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[2].
@N: FX493 |Applying initial value "0" on instance training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[3].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 1776MB peak: 1776MB)

@N: MF179 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/comparator.v":8:0:8:0|Found 64 by 64 bit equality operator ('==') cp1.out (in view: TraceBuildLib.FB1_uB_dut(internal))
@W: BN132 :"/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ID_EX.v":29:0:29:0|Removing instance dut_inst.idex1.imm_out[12] because it is equivalent to instance dut_inst.idex1.imm_out[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_0 because it is equivalent to instance dut_inst.registers1.Registers_1rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_16 because it is equivalent to instance dut_inst.registers1.Registers_1rff_16. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_11 because it is equivalent to instance dut_inst.registers1.Registers_1rff_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_27 because it is equivalent to instance dut_inst.registers1.Registers_1rff_27. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_6 because it is equivalent to instance dut_inst.registers1.Registers_1rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_22 because it is equivalent to instance dut_inst.registers1.Registers_1rff_22. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_1 because it is equivalent to instance dut_inst.registers1.Registers_1rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_17 because it is equivalent to instance dut_inst.registers1.Registers_1rff_17. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_12 because it is equivalent to instance dut_inst.registers1.Registers_1rff_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_28 because it is equivalent to instance dut_inst.registers1.Registers_1rff_28. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_7 because it is equivalent to instance dut_inst.registers1.Registers_1rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_23 because it is equivalent to instance dut_inst.registers1.Registers_1rff_23. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_2 because it is equivalent to instance dut_inst.registers1.Registers_1rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_18 because it is equivalent to instance dut_inst.registers1.Registers_1rff_18. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_13 because it is equivalent to instance dut_inst.registers1.Registers_1rff_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_29 because it is equivalent to instance dut_inst.registers1.Registers_1rff_29. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_8 because it is equivalent to instance dut_inst.registers1.Registers_1rff_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_24 because it is equivalent to instance dut_inst.registers1.Registers_1rff_24. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_3 because it is equivalent to instance dut_inst.registers1.Registers_1rff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_19 because it is equivalent to instance dut_inst.registers1.Registers_1rff_19. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_14 because it is equivalent to instance dut_inst.registers1.Registers_1rff_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_30 because it is equivalent to instance dut_inst.registers1.Registers_1rff_30. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_9 because it is equivalent to instance dut_inst.registers1.Registers_1rff_9. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_25 because it is equivalent to instance dut_inst.registers1.Registers_1rff_25. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_4 because it is equivalent to instance dut_inst.registers1.Registers_1rff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_20 because it is equivalent to instance dut_inst.registers1.Registers_1rff_20. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_15 because it is equivalent to instance dut_inst.registers1.Registers_1rff_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_31 because it is equivalent to instance dut_inst.registers1.Registers_1rff_31. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_10 because it is equivalent to instance dut_inst.registers1.Registers_1rff_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_26 because it is equivalent to instance dut_inst.registers1.Registers_1rff_26. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_5 because it is equivalent to instance dut_inst.registers1.Registers_1rff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"./src/Registers.v":17:0:17:0|Removing instance dut_inst.registers1.Registersrff_21 because it is equivalent to instance dut_inst.registers1.Registers_1rff_21. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E0000000010000300000044ABCF000000050000000000191EA929AB00000096.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000007400000021000000750004000000390001FFFF0001.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754200004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000070800150008D00000000000070800140007D00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h00250015F0000000003204B000240014F0000000003204B000230013F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'hD0000000003204B0003C0002F0000000003204B000260016F0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h000004B0004500009000000000000708004100009000000000000708003F0005.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h00530001F0000000000004B00047000090000000000004B00046000090000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h00000000000000000000002000000000003204B000580001F0000000003204B0.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_150s_117s_116s_1s_Z2_FB1_uB(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_6s_4s_12s_48s_32s_2s_FB1_uB(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_1.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_1.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_1.infopipe_data_flags[38] because it is equivalent to instance hstdm_training_monitor_1.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_2.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_2.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_0_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_0_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_2.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_2.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_3.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_3.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_1_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_1_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_3.infopipe_data_flags[37] because it is equivalent to instance hstdm_training_monitor_3.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_4.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_4.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_2_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_2_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_5.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_5.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_3_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_3_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_5.infopipe_data_flags[39] because it is equivalent to instance hstdm_training_monitor_5.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_7.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_7.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_4_FB1_uB(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_4_FB1_uB(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uB(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h00140003000000330007000500000010000100000000000CABCF00000000006F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'h00020004000104B000020047000002580000000000000002000004B000010045.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h00040025000002580000000000060004000204B0000300240000025800000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000000E0004000404B0000500260000025800000000000A0004000304B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h000504B00007003C0000000000000000FFFF002AFFFF04B00006003C00000258.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h0000000078000004000000000000000078000004000002580000000000120002.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h7000000400000000000000007000000400000000000000007000000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h0000000000000000780000040000000000000000700000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000000000000000000000007800000400000000000000007800000400000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uB(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uB(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MF794 |RAM Registers_1[63:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 1776MB peak: 1776MB)


Finished factoring (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:01s; Memory used current: 1776MB peak: 1776MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uB(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uB(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 13 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr2_clk,
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr3_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:26s; Memory used current: 1776MB peak: 1776MB)

@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultp(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaddcinnotz(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultsub(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultacc(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccadd3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccaddcin3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccload3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultaccloadswap3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift171(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B2REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance B1REG[16:0] (in view: work.preaddsquaremultshift172(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 1776MB peak: 1776MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:55s; CPU Time elapsed 0h:01m:54s; Memory used current: 1776MB peak: 1776MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:58s; CPU Time elapsed 0h:01m:57s; Memory used current: 1776MB peak: 1776MB)

@N: MF794 |RAM Registers_1[63:0] required 32 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:02m:15s; CPU Time elapsed 0h:02m:14s; Memory used current: 1776MB peak: 1776MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_FB1_uB(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Finished technology mapping (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:28s; Memory used current: 1776MB peak: 1776MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:38s		     1.48ns		6332 /      8476
   2		0h:02m:38s		     1.48ns		6332 /      8476
   3		0h:02m:38s		     1.48ns		6332 /      8476

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:58s; CPU Time elapsed 0h:02m:56s; Memory used current: 1776MB peak: 1776MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:03m:10s; CPU Time elapsed 0h:03m:08s; Memory used current: 1776MB peak: 1776MB)


End compile point sub-process log

@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":546:16:546:32|Blackbox bsa19_system_ip is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":236:34:236:48|Blackbox USR_ACCESSE2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5 with period 1.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank37_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank38_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank69_block1_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank71_block2_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block3_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank37_block4_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank38_block5_div4 with period 6.67ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank60_block7_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:49:56 2023
#


Top view:               FB1_uB
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 1.475

                                        Requested      Estimated     Requested     Estimated                 Clock                                                                                        Clock              
Starting Clock                          Frequency      Frequency     Period        Period        Slack       Type                                                                                         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uB                           1.0 MHz        89.2 MHz      1000.000      11.214        NA          virtual                                                                                      default_clkgroup   
clk                                     2.0 MHz        178.3 MHz     500.000       5.607         240.890     declared                                                                                     default_clkgroup   
dbg_capiclk                             40.0 MHz       NA            25.000        NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_0                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_1                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_2                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_3                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
gclk0                                   100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup   
haps_clk_10                             10.0 MHz       NA            100.000       NA            NA          declared                                                                                     group_219_18       
haps_clk_10_2_sync                      10.0 MHz       NA            100.000       NA            NA          declared                                                                                     default_clkgroup   
haps_clk_50_2_sync                      50.0 MHz       NA            20.000        NA            NA          declared                                                                                     default_clkgroup   
haps_clk_200                            200.0 MHz      NA            5.000         NA            NA          declared                                                                                     default_clkgroup   
hstdm_refclk_100                        100.0 MHz      787.3 MHz     10.000        1.270         8.730       declared                                                                                     default_clkgroup   
hstdm_rxclk_1200_bank36_block3          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block3}                                                    default_clkgroup   
hstdm_rxclk_1200_bank36_block3_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank36_block3) {hstdm_rxclk_1200_bank36_block3}               default_clkgroup   
hstdm_rxclk_1200_bank36_block3_div4     150.0 MHz      281.4 MHz     6.667         3.553         2.775       derived (from hstdm_rxclk_1200_bank36_block3_div2) {hstdm_rxclk_1200_bank36_block3_div2}     default_clkgroup   
hstdm_rxclk_1200_bank37_block4          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank37_block4}                                                    default_clkgroup   
hstdm_rxclk_1200_bank37_block4_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank37_block4) {hstdm_rxclk_1200_bank37_block4}               default_clkgroup   
hstdm_rxclk_1200_bank37_block4_div4     150.0 MHz      300.4 MHz     6.667         3.329         2.775       derived (from hstdm_rxclk_1200_bank37_block4_div2) {hstdm_rxclk_1200_bank37_block4_div2}     default_clkgroup   
hstdm_rxclk_1200_bank38_block5          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank38_block5}                                                    default_clkgroup   
hstdm_rxclk_1200_bank38_block5_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank38_block5) {hstdm_rxclk_1200_bank38_block5}               default_clkgroup   
hstdm_rxclk_1200_bank38_block5_div4     150.0 MHz      300.4 MHz     6.667         3.329         2.775       derived (from hstdm_rxclk_1200_bank38_block5_div2) {hstdm_rxclk_1200_bank38_block5_div2}     default_clkgroup   
hstdm_rxclk_1200_bank60_block7          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank60_block7}                                                    default_clkgroup   
hstdm_rxclk_1200_bank60_block7_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank60_block7) {hstdm_rxclk_1200_bank60_block7}               default_clkgroup   
hstdm_rxclk_1200_bank60_block7_div4     150.0 MHz      277.3 MHz     6.667         3.606         2.803       derived (from hstdm_rxclk_1200_bank60_block7_div2) {hstdm_rxclk_1200_bank60_block7_div2}     default_clkgroup   
hstdm_rxclk_1200_bank69_block1          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank69_block1}                                                    default_clkgroup   
hstdm_rxclk_1200_bank69_block1_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank69_block1) {hstdm_rxclk_1200_bank69_block1}               default_clkgroup   
hstdm_rxclk_1200_bank69_block1_div4     150.0 MHz      271.7 MHz     6.667         3.681         2.803       derived (from hstdm_rxclk_1200_bank69_block1_div2) {hstdm_rxclk_1200_bank69_block1_div2}     default_clkgroup   
hstdm_rxclk_1200_bank71_block2          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank71_block2}                                                    default_clkgroup   
hstdm_rxclk_1200_bank71_block2_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank71_block2) {hstdm_rxclk_1200_bank71_block2}               default_clkgroup   
hstdm_rxclk_1200_bank71_block2_div4     150.0 MHz      280.4 MHz     6.667         3.566         2.775       derived (from hstdm_rxclk_1200_bank71_block2_div2) {hstdm_rxclk_1200_bank71_block2_div2}     default_clkgroup   
hstdm_txclk_1200_bank36_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank37_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank38_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank60_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank60_div2            300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank69_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank71_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
sys_clk                                 100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup   
ufpga_lock_clk_o                        1.0 MHz        NA            1000.000      NA            NA          declared                                                                                     ufpga_lock_clkgroup
umr2_clk                                100.0 MHz      245.4 MHz     10.000        4.074         1.475       declared                                                                                     default_clkgroup   
umr3_clk                                125.0 MHz      237.7 MHz     8.000         4.207         1.475       declared                                                                                     default_clkgroup   
System                                  1.0 MHz        1.0 MHz       1000.000      994.440       5.560       system                                                                                       system_clkgroup    
=============================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               umr3_clk                             |  8.000       5.560    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  clk                                  |  500.000     240.890  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  System_FB1_uB                        |  500.000     494.393  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank60_div2         |  2.500       66.016   |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr2_clk                             |  10.000      5.926    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr3_clk                             |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank69_block1_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank71_block2_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block3_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank37_block4_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank38_block5_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank60_block7_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank69_block1_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank71_block2_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block3_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank37_block4_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank38_block5_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank60_block7_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             System                               |  8.000       7.512    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr2_clk                             |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr3_clk                             |  8.000       3.792    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank60_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank69_block1_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank71_block2_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block3_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank37_block4_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank38_block5_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank60_block7_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank69_block1_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank71_block2_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block3_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank37_block4_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank38_block5_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank60_block7_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_refclk_100                     |  10.000      8.730    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank69_block1_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank71_block2_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block3_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank37_block4_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank38_block5_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank60_block7_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank69_block1_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank71_block2_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block3_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank37_block4_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank38_block5_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank60_block7_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2         hstdm_txclk_1200_bank60_div2         |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  System_FB1_uB                        |  3.333       326.649  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  hstdm_rxclk_1200_bank69_block1_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div2  hstdm_rxclk_1200_bank69_block1_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  clk                                  |  3.333       237.230  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  System_FB1_uB                        |  3.333       312.255  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  hstdm_rxclk_1200_bank71_block2_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div2  hstdm_rxclk_1200_bank71_block2_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  System_FB1_uB                        |  3.333       317.102  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  hstdm_rxclk_1200_bank36_block3_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div2  hstdm_rxclk_1200_bank36_block3_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  System_FB1_uB                        |  3.333       322.482  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  hstdm_rxclk_1200_bank37_block4_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div2  hstdm_rxclk_1200_bank37_block4_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  System_FB1_uB                        |  3.333       324.208  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  hstdm_rxclk_1200_bank38_block5_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div2  hstdm_rxclk_1200_bank38_block5_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  System_FB1_uB                        |  3.333       207.385  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  hstdm_rxclk_1200_bank60_block7_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div2  hstdm_rxclk_1200_bank60_block7_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div2  |  3.333       2.803    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4  |  6.667       2.986    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div2  |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4  |  6.667       3.101    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div2  |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4  |  6.667       3.114    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div2  |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4  |  6.667       3.337    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div2  |  3.333       2.775    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4  |  6.667       3.337    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div2  |  3.333       2.803    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4  |  6.667       3.060    |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                    Starting         User           Arrival     Required            
Name                    Reference        Constraint     Time        Time         Slack  
                        Clock                                                           
----------------------------------------------------------------------------------------
ALUOUTMEM[0]            NA               NA             0.000       162.858      162.858
ALUOUTMEM[1]            NA               NA             0.000       162.858      162.858
ALUOUTMEM[2]            NA               NA             0.000       163.376      163.376
ALUOUTMEM[3]            NA               NA             0.000       163.261      163.261
ALUOUTMEM[4]            NA               NA             0.000       163.261      163.261
ALUOUTMEM[5]            NA               NA             0.000       163.378      163.378
ALUOUTMEM[6]            NA               NA             0.000       162.280      162.280
ALUOUTMEM[7]            NA               NA             0.000       162.280      162.280
ALUOUTMEM[8]            NA               NA             0.000       162.398      162.398
ALUOUTMEM[9]            NA               NA             0.000       162.280      162.280
ALUOUTMEM[10]           NA               NA             0.000       162.280      162.280
ALUOUTMEM[11]           NA               NA             0.000       308.198      308.198
ALUOUTMEM[12]           NA               NA             0.000       308.199      308.199
ALUOUTMEM[13]           NA               NA             0.000       307.981      307.981
ALUOUTMEM[14]           NA               NA             0.000       307.981      307.981
ALUOUTMEM[15]           NA               NA             0.000       308.098      308.098
ALUOUTMEM[16]           NA               NA             0.000       307.980      307.980
ALUOUTMEM[17]           NA               NA             0.000       307.980      307.980
ALUOUTMEM[18]           NA               NA             0.000       307.524      307.524
ALUOUTMEM[19]           NA               NA             0.000       307.406      307.406
ALUOUTMEM[20]           NA               NA             0.000       307.406      307.406
ALUOUTMEM[21]           NA               NA             0.000       307.524      307.524
ALUOUTMEM[22]           NA               NA             0.000       307.406      307.406
ALUOUTMEM[23]           NA               NA             0.000       307.406      307.406
ALUOUTMEM[24]           NA               NA             0.000       307.813      307.813
ALUOUTMEM[25]           NA               NA             0.000       307.695      307.695
ALUOUTMEM[26]           NA               NA             0.000       307.695      307.695
ALUOUTMEM[27]           NA               NA             0.000       307.597      307.597
ALUOUTMEM[28]           NA               NA             0.000       307.597      307.597
ALUOUTMEM[29]           NA               NA             0.000       307.715      307.715
ALUOUTMEM[30]           NA               NA             0.000       307.334      307.334
ALUOUTMEM[31]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[32]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[33]           NA               NA             0.000       307.334      307.334
ALUOUTMEM[34]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[35]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[36]           NA               NA             0.000       307.335      307.335
ALUOUTMEM[37]           NA               NA             0.000       307.217      307.217
ALUOUTMEM[38]           NA               NA             0.000       307.217      307.217
ALUOUTMEM[39]           NA               NA             0.000       307.334      307.334
ALUOUTMEM[40]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[41]           NA               NA             0.000       307.216      307.216
ALUOUTMEM[42]           NA               NA             0.000       306.761      306.761
ALUOUTMEM[43]           NA               NA             0.000       306.643      306.643
ALUOUTMEM[44]           NA               NA             0.000       306.643      306.643
ALUOUTMEM[45]           NA               NA             0.000       306.761      306.761
ALUOUTMEM[46]           NA               NA             0.000       306.643      306.643
ALUOUTMEM[47]           NA               NA             0.000       306.643      306.643
ALUOUTMEM[48]           NA               NA             0.000       306.282      306.282
ALUOUTMEM[49]           NA               NA             0.000       306.164      306.164
ALUOUTMEM[50]           NA               NA             0.000       306.164      306.164
ALUOUTMEM[51]           NA               NA             0.000       306.183      306.183
ALUOUTMEM[52]           NA               NA             0.000       306.065      306.065
ALUOUTMEM[53]           NA               NA             0.000       306.065      306.065
ALUOUTMEM[54]           NA               NA             0.000       305.707      305.707
ALUOUTMEM[55]           NA               NA             0.000       305.589      305.589
ALUOUTMEM[56]           NA               NA             0.000       305.589      305.589
ALUOUTMEM[57]           NA               NA             0.000       305.418      305.418
ALUOUTMEM[58]           NA               NA             0.000       305.300      305.300
ALUOUTMEM[59]           NA               NA             0.000       305.300      305.300
DMOUTWB[0]              NA               NA             0.000       217.658      217.658
DMOUTWB[1]              NA               NA             0.000       217.658      217.658
DMOUTWB[2]              NA               NA             0.000       217.776      217.776
DMOUTWB[3]              NA               NA             0.000       217.560      217.560
DMOUTWB[4]              NA               NA             0.000       218.161      218.161
DMOUTWB[5]              NA               NA             0.000       217.678      217.678
DMOUTWB[6]              NA               NA             0.000       217.080      217.080
DMOUTWB[7]              NA               NA             0.000       217.080      217.080
DMOUTWB[8]              NA               NA             0.000       217.198      217.198
DMOUTWB[9]              NA               NA             0.000       217.080      217.080
DMOUTWB[10]             NA               NA             0.000       217.080      217.080
DMOUTWB[11]             NA               NA             0.000       216.698      216.698
DMOUTWB[12]             NA               NA             0.000       216.699      216.699
DMOUTWB[13]             NA               NA             0.000       216.581      216.581
DMOUTWB[14]             NA               NA             0.000       217.081      217.081
DMOUTWB[15]             NA               NA             0.000       217.198      217.198
DMOUTWB[16]             NA               NA             0.000       217.080      217.080
DMOUTWB[17]             NA               NA             0.000       217.080      217.080
DMOUTWB[18]             NA               NA             0.000       216.524      216.524
DMOUTWB[19]             NA               NA             0.000       216.406      216.406
DMOUTWB[20]             NA               NA             0.000       216.406      216.406
DMOUTWB[21]             NA               NA             0.000       216.524      216.524
DMOUTWB[22]             NA               NA             0.000       216.406      216.406
DMOUTWB[23]             NA               NA             0.000       216.406      216.406
DMOUTWB[24]             NA               NA             0.000       216.813      216.813
DMOUTWB[25]             NA               NA             0.000       216.695      216.695
DMOUTWB[26]             NA               NA             0.000       216.695      216.695
DMOUTWB[27]             NA               NA             0.000       216.597      216.597
DMOUTWB[28]             NA               NA             0.000       216.597      216.597
DMOUTWB[29]             NA               NA             0.000       216.715      216.715
DMOUTWB[30]             NA               NA             0.000       216.234      216.234
DMOUTWB[31]             NA               NA             0.000       216.116      216.116
DMOUTWB[32]             NA               NA             0.000       216.116      216.116
DMOUTWB[33]             NA               NA             0.000       215.534      215.534
DMOUTWB[34]             NA               NA             0.000       215.416      215.416
DMOUTWB[35]             NA               NA             0.000       215.416      215.416
DMOUTWB[36]             NA               NA             0.000       215.535      215.535
DMOUTWB[37]             NA               NA             0.000       215.417      215.417
DMOUTWB[38]             NA               NA             0.000       215.417      215.417
DMOUTWB[39]             NA               NA             0.000       215.534      215.534
DMOUTWB[40]             NA               NA             0.000       215.416      215.416
DMOUTWB[41]             NA               NA             0.000       215.416      215.416
DMOUTWB[42]             NA               NA             0.000       214.761      214.761
DMOUTWB[43]             NA               NA             0.000       214.643      214.643
DMOUTWB[44]             NA               NA             0.000       214.643      214.643
DMOUTWB[45]             NA               NA             0.000       214.761      214.761
DMOUTWB[46]             NA               NA             0.000       214.643      214.643
DMOUTWB[47]             NA               NA             0.000       214.643      214.643
DMOUTWB[48]             NA               NA             0.000       214.182      214.182
DMOUTWB[49]             NA               NA             0.000       214.064      214.064
DMOUTWB[50]             NA               NA             0.000       214.064      214.064
DMOUTWB[51]             NA               NA             0.000       214.183      214.183
DMOUTWB[52]             NA               NA             0.000       214.065      214.065
DMOUTWB[53]             NA               NA             0.000       214.065      214.065
DMOUTWB[54]             NA               NA             0.000       213.507      213.507
DMOUTWB[55]             NA               NA             0.000       213.389      213.389
DMOUTWB[56]             NA               NA             0.000       213.389      213.389
DMOUTWB[57]             NA               NA             0.000       213.218      213.218
DMOUTWB[58]             NA               NA             0.000       213.100      213.100
DMOUTWB[59]             NA               NA             0.000       213.100      213.100
DMOUTWB[60]             NA               NA             0.000       212.652      212.652
DMOUTWB[61]             NA               NA             0.000       212.652      212.652
DMOUTWB[62]             NA               NA             0.000       212.768      212.768
DMOUTWB[63]             NA               NA             0.000       210.513      210.513
INSTRUCID_0_11[0]       NA               NA             0.000       201.582      201.582
INSTRUCID_0_11[1]       NA               NA             0.000       201.582      201.582
INSTRUCID_0_11[2]       NA               NA             0.000       196.504      196.504
INSTRUCID_0_11[3]       NA               NA             0.000       196.638      196.638
INSTRUCID_0_11[4]       NA               NA             0.000       198.104      198.104
INSTRUCID_0_11[5]       NA               NA             0.000       196.572      196.572
INSTRUCID_0_11[6]       NA               NA             0.000       196.904      196.904
INSTRUCID_0_11[7]       NA               NA             0.000       302.849      302.849
INSTRUCID_0_11[8]       NA               NA             0.000       307.467      307.467
INSTRUCID_0_11[9]       NA               NA             0.000       311.190      311.190
INSTRUCID_0_11[10]      NA               NA             0.000       311.425      311.425
INSTRUCID_0_11[11]      NA               NA             0.000       311.425      311.425
INSTRUCID_15_26[15]     NA               NA             0.000       318.625      318.625
INSTRUCID_15_26[16]     NA               NA             0.000       318.625      318.625
INSTRUCID_15_26[17]     NA               NA             0.000       318.729      318.729
INSTRUCID_15_26[18]     NA               NA             0.000       318.729      318.729
INSTRUCID_15_26[19]     NA               NA             0.000       312.488      312.488
INSTRUCID_15_26[20]     NA               NA             0.000       318.643      318.643
INSTRUCID_15_26[21]     NA               NA             0.000       318.592      318.592
INSTRUCID_15_26[22]     NA               NA             0.000       318.699      318.699
INSTRUCID_15_26[23]     NA               NA             0.000       318.699      318.699
INSTRUCID_15_26[24]     NA               NA             0.000       312.517      312.517
INSTRUCID_15_26[25]     NA               NA             0.000       306.108      306.108
INSTRUCID_15_26[26]     NA               NA             0.000       297.446      297.446
INSTRUCID_28_29[28]     NA               NA             0.000       297.261      297.261
INSTRUCID_28_29[29]     NA               NA             0.000       297.261      297.261
INSTRUCID_31[31]        NA               NA             0.000       186.422      186.422
MEMREADMEM              NA               NA             0.000       121.228      121.228
REGWRITEWB_0            NA               NA             0.000       139.724      139.724
WRITEDATAWB[0]          NA               NA             0.000       211.887      211.887
WRITEDATAWB[1]          NA               NA             0.000       211.887      211.887
WRITEDATAWB[2]          NA               NA             0.000       212.012      212.012
WRITEDATAWB[3]          NA               NA             0.000       210.890      210.890
WRITEDATAWB[4]          NA               NA             0.000       210.890      210.890
WRITEDATAWB[5]          NA               NA             0.000       211.014      211.014
WRITEDATAWB[6]          NA               NA             0.000       210.409      210.409
WRITEDATAWB[7]          NA               NA             0.000       210.409      210.409
WRITEDATAWB[8]          NA               NA             0.000       210.534      210.534
WRITEDATAWB[9]          NA               NA             0.000       210.409      210.409
WRITEDATAWB[10]         NA               NA             0.000       210.409      210.409
WRITEDATAWB[11]         NA               NA             0.000       210.333      210.333
WRITEDATAWB[12]         NA               NA             0.000       210.235      210.235
WRITEDATAWB[13]         NA               NA             0.000       210.110      210.110
WRITEDATAWB[14]         NA               NA             0.000       210.110      210.110
WRITEDATAWB[15]         NA               NA             0.000       210.333      210.333
WRITEDATAWB[16]         NA               NA             0.000       210.209      210.209
WRITEDATAWB[17]         NA               NA             0.000       210.209      210.209
WRITEDATAWB[18]         NA               NA             0.000       209.660      209.660
WRITEDATAWB[19]         NA               NA             0.000       209.536      209.536
WRITEDATAWB[20]         NA               NA             0.000       209.536      209.536
WRITEDATAWB[21]         NA               NA             0.000       209.660      209.660
WRITEDATAWB[22]         NA               NA             0.000       209.536      209.536
WRITEDATAWB[23]         NA               NA             0.000       209.536      209.536
WRITEDATAWB[24]         NA               NA             0.000       209.948      209.948
WRITEDATAWB[25]         NA               NA             0.000       209.824      209.824
WRITEDATAWB[26]         NA               NA             0.000       209.824      209.824
WRITEDATAWB[27]         NA               NA             0.000       209.726      209.726
WRITEDATAWB[28]         NA               NA             0.000       209.726      209.726
WRITEDATAWB[29]         NA               NA             0.000       209.851      209.851
WRITEDATAWB[30]         NA               NA             0.000       209.370      209.370
WRITEDATAWB[31]         NA               NA             0.000       209.246      209.246
WRITEDATAWB[32]         NA               NA             0.000       209.246      209.246
WRITEDATAWB[33]         NA               NA             0.000       209.370      209.370
WRITEDATAWB[34]         NA               NA             0.000       209.246      209.246
WRITEDATAWB[35]         NA               NA             0.000       209.246      209.246
WRITEDATAWB[36]         NA               NA             0.000       209.371      209.371
WRITEDATAWB[37]         NA               NA             0.000       209.347      209.347
WRITEDATAWB[38]         NA               NA             0.000       209.347      209.347
WRITEDATAWB[39]         NA               NA             0.000       209.470      209.470
WRITEDATAWB[40]         NA               NA             0.000       209.346      209.346
WRITEDATAWB[41]         NA               NA             0.000       209.346      209.346
WRITEDATAWB[42]         NA               NA             0.000       208.797      208.797
WRITEDATAWB[43]         NA               NA             0.000       208.672      208.672
WRITEDATAWB[44]         NA               NA             0.000       208.672      208.672
WRITEDATAWB[45]         NA               NA             0.000       208.797      208.797
WRITEDATAWB[46]         NA               NA             0.000       208.672      208.672
WRITEDATAWB[47]         NA               NA             0.000       208.672      208.672
WRITEDATAWB[48]         NA               NA             0.000       208.317      208.317
WRITEDATAWB[49]         NA               NA             0.000       208.193      208.193
WRITEDATAWB[50]         NA               NA             0.000       208.193      208.193
WRITEDATAWB[51]         NA               NA             0.000       208.219      208.219
WRITEDATAWB[52]         NA               NA             0.000       208.095      208.095
WRITEDATAWB[53]         NA               NA             0.000       208.095      208.095
WRITEDATAWB[54]         NA               NA             0.000       207.643      207.643
WRITEDATAWB[55]         NA               NA             0.000       207.519      207.519
WRITEDATAWB[56]         NA               NA             0.000       207.519      207.519
WRITEDATAWB[57]         NA               NA             0.000       207.353      207.353
WRITEDATAWB[58]         NA               NA             0.000       207.229      207.229
WRITEDATAWB[59]         NA               NA             0.000       207.229      207.229
WRITEDATAWB[60]         NA               NA             0.000       206.661      206.661
WRITEDATAWB[61]         NA               NA             0.000       206.661      206.661
WRITEDATAWB[62]         NA               NA             0.000       206.786      206.786
WRITEDATAWB[63]         NA               NA             0.000       204.723      204.723
WRMEM[0]                NA               NA             0.000       130.613      130.613
WRMEM[1]                NA               NA             0.000       130.454      130.454
WRMEM[2]                NA               NA             0.000       134.054      134.054
WRMEM[3]                NA               NA             0.000       134.054      134.054
WRMEM[4]                NA               NA             0.000       124.314      124.314
WRWB[0]                 NA               NA             0.000       242.654      242.654
WRWB[1]                 NA               NA             0.000       242.766      242.766
WRWB[2]                 NA               NA             0.000       242.773      242.773
WRWB[3]                 NA               NA             0.000       242.662      242.662
WRWB[4]                 NA               NA             0.000       233.804      233.804
rst_n                   clk (rising)     6.000          6.000       246.890      240.890
========================================================================================


Output Ports: 

Port                    Starting                                         User                            Arrival     Required            
Name                    Reference                                        Constraint                      Time        Time         Slack  
                        Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------
ADDOUTID_63_0[0]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              1.563       234.500      232.936
ADDOUTID_63_0[1]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.104       258.500      256.396
ADDOUTID_63_0[2]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.662       263.000      260.338
ADDOUTID_63_0[3]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.687       263.200      260.513
ADDOUTID_63_0[4]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.691       263.300      260.609
ADDOUTID_63_0[5]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.642       263.800      261.159
ADDOUTID_63_0[6]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.756       264.100      261.344
ADDOUTID_63_0[7]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.675       263.900      261.225
ADDOUTID_63_0[8]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.680       264.000      261.320
ADDOUTID_63_0[9]        hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.755       264.000      261.245
ADDOUTID_63_0[10]       hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.769       264.500      261.731
ADDOUTID_63_0[11]       hstdm_rxclk_1200_bank71_block2_div2 (rising)     NA                              2.771       264.600      261.829
ADDOUTID_63_0[12]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              2.602       263.700      261.098
ADDOUTID_63_0[13]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              2.661       263.700      261.039
ADDOUTID_63_0[14]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              2.684       257.300      254.616
ADDOUTID_63_0[15]       hstdm_rxclk_1200_bank69_block1_div2 (rising)     NA                              2.681       256.600      253.919
ADDOUTID_63_0[16]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.515       256.700      254.185
ADDOUTID_63_0[17]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.616       256.600      253.984
ADDOUTID_63_0[18]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.630       256.800      254.170
ADDOUTID_63_0[19]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.632       256.600      253.968
ADDOUTID_63_0[20]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.633       256.600      253.967
ADDOUTID_63_0[21]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.635       256.600      253.965
ADDOUTID_63_0[22]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.598       256.800      254.202
ADDOUTID_63_0[23]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.595       256.200      253.605
ADDOUTID_63_0[24]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.600       255.200      252.600
ADDOUTID_63_0[25]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.642       255.200      252.558
ADDOUTID_63_0[26]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.657       255.400      252.743
ADDOUTID_63_0[27]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.632       255.200      252.568
ADDOUTID_63_0[28]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.633       255.200      252.567
ADDOUTID_63_0[29]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.635       255.200      252.565
ADDOUTID_63_0[30]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.655       255.400      252.745
ADDOUTID_63_0[31]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.595       254.700      252.105
ADDOUTID_63_0[32]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.600       254.700      252.100
ADDOUTID_63_0[33]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.642       254.800      252.158
ADDOUTID_63_0[34]       hstdm_rxclk_1200_bank38_block5_div2 (rising)     NA                              2.657       255.000      252.343
ADDOUTID_63_0[35]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.632       254.700      252.068
ADDOUTID_63_0[36]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.633       254.700      252.067
ADDOUTID_63_0[37]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.574       254.700      252.126
ADDOUTID_63_0[38]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.655       255.000      252.345
ADDOUTID_63_0[39]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.595       254.300      251.705
ADDOUTID_63_0[40]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.600       254.400      251.800
ADDOUTID_63_0[41]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.642       254.400      251.758
ADDOUTID_63_0[42]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.657       254.500      251.843
ADDOUTID_63_0[43]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.632       254.300      251.668
ADDOUTID_63_0[44]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.633       254.300      251.667
ADDOUTID_63_0[45]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.574       254.200      251.626
ADDOUTID_63_0[46]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.655       254.500      251.845
ADDOUTID_63_0[47]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.595       253.900      251.305
ADDOUTID_63_0[48]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.600       254.000      251.400
ADDOUTID_63_0[49]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.642       253.900      251.258
ADDOUTID_63_0[50]       hstdm_rxclk_1200_bank37_block4_div2 (rising)     NA                              2.657       254.100      251.443
ADDOUTID_63_0[51]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.632       253.900      251.268
ADDOUTID_63_0[52]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.633       253.900      251.267
ADDOUTID_63_0[53]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.635       253.900      251.265
ADDOUTID_63_0[54]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.655       254.100      251.445
ADDOUTID_63_0[55]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.595       253.400      250.805
ADDOUTID_63_0[56]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.600       253.500      250.900
ADDOUTID_63_0[57]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.616       251.900      249.284
ADDOUTID_63_0[58]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.630       251.800      249.170
ADDOUTID_63_0[59]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.632       250.100      247.468
ADDOUTID_63_0[60]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.633       246.000      243.367
ADDOUTID_63_0[61]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.635       250.200      247.565
ADDOUTID_63_0[62]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.655       250.400      247.745
ADDOUTID_63_0[63]       hstdm_rxclk_1200_bank36_block3_div2 (rising)     NA                              2.595       249.200      246.605
ADDOUTID_aptn_s[0]      hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     1.563       315.300      313.737
ADDOUTID_aptn_s[62]     hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     3.045       315.300      312.255
ADDOUTID_aptn_s[63]     hstdm_rxclk_1200_bank71_block2_div2 (rising)     0.000(System_FB1_uB rising)     3.041       315.300      312.259
MEMREADEX               clk (rising)                                     NA                              1.563       99.200       97.636 
N_1                     NA                                               NA                              2.878       189.300      186.422
PCSRCID                 NA                                               NA                              2.840       144.700      141.860
WREX[0]                 clk (rising)                                     NA                              1.569       100.700      99.131 
WREX[1]                 clk (rising)                                     NA                              1.569       100.700      99.131 
WREX[2]                 clk (rising)                                     NA                              1.569       100.700      99.131 
WREX[3]                 clk (rising)                                     NA                              1.569       100.700      99.131 
equal                   hstdm_rxclk_1200_bank60_block7_div2 (rising)     0.000(System_FB1_uB rising)     4.015       211.400      207.385
rst_n_aptn_ft           clk (rising)                                     NA                              1.026       247.400      246.374
stall_0                 NA                                               NA                              2.872       124.100      121.228
stall_aptn_s            (no clock) (rising)                              0.000(System_FB1_uB rising)     2.872       208.300      205.428
=========================================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                        Arrival           
Instance                         Reference     Type     Pin     Net              Time        Slack 
                                 Clock                                                             
---------------------------------------------------------------------------------------------------
dut_inst.idex1.regrs1_out[0]     clk           FDC      Q       REGRS1_EX[0]     0.050       66.016
dut_inst.idex1.regrs1_out[1]     clk           FDC      Q       REGRS1_EX[1]     0.050       66.016
dut_inst.idex1.regrs1_out[2]     clk           FDC      Q       REGRS1_EX[2]     0.050       66.016
dut_inst.idex1.regrs1_out[3]     clk           FDC      Q       REGRS1_EX[3]     0.050       66.016
dut_inst.idex1.regrs1_out[4]     clk           FDC      Q       REGRS1_EX[4]     0.050       66.016
dut_inst.idex1.regrs2_out[0]     clk           FDC      Q       REGRS2_EX[0]     0.050       66.016
dut_inst.idex1.regrs2_out[1]     clk           FDC      Q       REGRS2_EX[1]     0.050       66.016
dut_inst.idex1.regrs2_out[2]     clk           FDC      Q       REGRS2_EX[2]     0.050       66.016
dut_inst.idex1.regrs2_out[3]     clk           FDC      Q       REGRS2_EX[3]     0.050       66.016
dut_inst.idex1.regrs2_out[4]     clk           FDC      Q       REGRS2_EX[4]     0.050       66.016
===================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type     Pin     Net                   Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[0]     clk           FD       D       data_to_serdes[0]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_2.tx_core.FF\.data_in[1]     clk           FD       D       data_to_serdes[1]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[2]     clk           FD       D       data_to_serdes[2]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[2]     clk           FD       D       data_to_serdes[2]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[3]     clk           FD       D       data_to_serdes[3]     67.036       66.016
cpm_snd_HSTDM_4_FB1_B2_D_3.tx_core.FF\.data_in[3]     clk           FD       D       data_to_serdes[3]     67.036       66.016
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      67.000
    - Setup time:                            -0.036
    = Required time:                         67.036

    - Propagation time:                      1.020
    = Slack (non-critical) :                 66.016

    Number of logic level(s):                2
    Starting point:                          dut_inst.idex1.regrs1_out[0] / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[0] / D
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 67.000000 (rise_from [get_clocks -include_generated_clocks clk] to [get_cells {cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF.data_in[*]}])

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
dut_inst.idex1.regrs1_out[0]                                           FDC      Q        Out     0.050     0.050 r     -         
REGRS1_EX[0]                                                           Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_B2_C_0.un3_data_in_mux[0]                          LUT2     I0       In      -         0.488 r     -         
cpm_snd_HSTDM_4_FB1_B2_C_0.un3_data_in_mux[0]                          LUT2     O        Out     0.047     0.535 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_B2_C_0.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         0.974 r     -         
cpm_snd_HSTDM_4_FB1_B2_C_0.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.020 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_B2_C_0.tx_core.FF\.data_in[0]                      FD       D        In      -         1.020 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 0.984 is 0.108(10.9%) logic and 0.877(89.1%) route.




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                  Arrival          
Instance                                   Reference            Type     Pin     Net                 Time        Slack
                                           Clock                                                                      
----------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank37.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank38.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank60.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank36.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank71.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank69.ar_locked.R1      hstdm_refclk_100     FDP      Q       locked_inv_sync     0.050       8.730
hstdm_clkgen_1200_bank36.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank37.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank60.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
hstdm_clkgen_1200_bank69.rst_delay.out     hstdm_refclk_100     FD       Q       rst_wire            0.050       8.752
======================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                    Required          
Instance                                      Reference            Type     Pin     Net                   Time         Slack
                                              Clock                                                                         
----------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank36.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank60.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank71.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank37.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank69.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank38.phy_en_delay.out     hstdm_refclk_100     FD       D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank36.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank38.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank37.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank69.rst_delay.out        hstdm_refclk_100     FD       D       locked_inv_sync_0     10.036       8.858
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.036

    - Propagation time:                      1.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.730

    Number of logic level(s):                3
    Starting point:                          hstdm_clkgen_1200_bank37.ar_locked.R1 / Q
    Ending point:                            hstdm_clkgen_1200_bank37.phy_en_delay.out / D
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank37.ar_locked.R1         FDP      Q        Out     0.050     0.050 r     -         
locked_inv_sync                               Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank37.bs_rst_2             LUT2     I1       In      -         0.577 r     -         
hstdm_clkgen_1200_bank37.bs_rst_2             LUT2     O        Out     0.029     0.606 r     -         
bs_rst_2                                      Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank37.N_4_mux_i            LUT2     I1       In      -         1.133 r     -         
hstdm_clkgen_1200_bank37.N_4_mux_i            LUT2     O        Out     0.029     1.162 r     -         
N_4_mux_i                                     Net      -        -       0.115     -           1         
hstdm_clkgen_1200_bank37.bs_rst_2_0           LUT3     I2       In      -         1.277 r     -         
hstdm_clkgen_1200_bank37.bs_rst_2_0           LUT3     O        Out     0.029     1.306 r     -         
bs_rst_2_0                                    Net      -        -       0.000     -           1         
hstdm_clkgen_1200_bank37.phy_en_delay.out     FD       D        In      -         1.306 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 1.270 is 0.101(8.0%) logic and 1.169(92.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block3_div2
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                     Arrival          
Instance                                                       Reference                               Type     Pin     Net                                 Time        Slack
                                                               Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A2_D_2.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A2_C_1.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A2_C_0.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A2_D_2.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A2_C_1.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A2_C_0.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A2_C_1.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_A2_C_0.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank36_block3_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                         Required          
Instance                                                Reference                               Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_C_0.training_word_inst.found     hstdm_rxclk_1200_bank36_block3_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A2_C_1.training_word_inst.found     hstdm_rxclk_1200_bank36_block3_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found     hstdm_rxclk_1200_bank36_block3_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A2_D_2.training_word_inst.found     hstdm_rxclk_1200_bank36_block3_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A2_C_1.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A2_C_0.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A2_D_3.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A2_D_2.data_to_decoder[0]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A2_C_1.data_to_decoder[1]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A2_D_2.data_to_decoder[1]           hstdm_rxclk_1200_bank36_block3_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_A2_D_3.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_A2_D_3.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_A2_D_3.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block3_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_3.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_3.bitslip_pulse[0]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_3.bitslip_pulse[1]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_3.bitslip_pulse[2]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_3.bitslip_pulse[3]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_3.bitslip_reset[0]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_3.bitslip_reset[1]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_3.bitslip_reset[2]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_3.bitslip_reset[3]                      hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_3.state[0]                              hstdm_rxclk_1200_bank36_block3_div4     FDC      Q       state[0]                 0.050       3.114
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A2_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A2_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A2_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A2_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank36_block3_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A2_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A2_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A2_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_A2_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block3_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_3.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A2_C_0.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block3_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block3_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_3.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_A2_C_0.train_pulse_local          FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank37_block4_div2
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                     Arrival          
Instance                                                       Reference                               Type     Pin     Net                                 Time        Slack
                                                               Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A3_D_2.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A3_C_1.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A3_C_0.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A3_D_2.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A3_C_1.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A3_C_0.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A3_C_1.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_A3_C_0.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank37_block4_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                         Required          
Instance                                                Reference                               Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_C_1.training_word_inst.found     hstdm_rxclk_1200_bank37_block4_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A3_D_2.training_word_inst.found     hstdm_rxclk_1200_bank37_block4_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A3_C_0.training_word_inst.found     hstdm_rxclk_1200_bank37_block4_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found     hstdm_rxclk_1200_bank37_block4_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A3_C_0.data_to_decoder[0]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A3_D_3.data_to_decoder[0]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A3_D_2.data_to_decoder[0]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A3_C_1.data_to_decoder[0]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A3_D_3.data_to_decoder[1]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A3_C_0.data_to_decoder[1]           hstdm_rxclk_1200_bank37_block4_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_A3_D_3.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_A3_D_3.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_A3_D_3.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank37_block4_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_4.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_4.bitslip_pulse[0]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_4.bitslip_pulse[1]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_4.bitslip_pulse[2]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_4.bitslip_pulse[3]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_4.bitslip_reset[0]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_4.bitslip_reset[1]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_4.bitslip_reset[2]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_4.bitslip_reset[3]                      hstdm_rxclk_1200_bank37_block4_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_4.pause_cnt[0]                          hstdm_rxclk_1200_bank37_block4_div4     FDCE     Q       pause_cnt[0]             0.050       3.337
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A3_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A3_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A3_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A3_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank37_block4_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A3_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A3_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A3_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A3_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_A3_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank37_block4_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_4.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A3_C_0.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank37_block4_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank37_block4_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_4.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_A3_C_0.train_pulse_local          FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank38_block5_div2
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                     Arrival          
Instance                                                       Reference                               Type     Pin     Net                                 Time        Slack
                                                               Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A4_D_2.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A4_C_1.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A4_C_0.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_A4_D_2.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A4_C_1.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A4_C_0.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_A4_C_1.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_A4_C_0.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank38_block5_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                         Required          
Instance                                                Reference                               Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_D_2.training_word_inst.found     hstdm_rxclk_1200_bank38_block5_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A4_C_0.training_word_inst.found     hstdm_rxclk_1200_bank38_block5_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A4_C_1.training_word_inst.found     hstdm_rxclk_1200_bank38_block5_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found     hstdm_rxclk_1200_bank38_block5_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_A4_D_2.data_to_decoder[0]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A4_C_0.data_to_decoder[0]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A4_C_1.data_to_decoder[0]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A4_D_3.data_to_decoder[0]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A4_C_0.data_to_decoder[1]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_A4_C_1.data_to_decoder[1]           hstdm_rxclk_1200_bank38_block5_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_A4_D_3.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_A4_D_3.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_A4_D_3.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank38_block5_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_5.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_5.bitslip_pulse[0]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_5.bitslip_pulse[1]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_5.bitslip_pulse[2]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_5.bitslip_pulse[3]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_5.bitslip_reset[0]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_5.bitslip_reset[1]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_5.bitslip_reset[2]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_5.bitslip_reset[3]                      hstdm_rxclk_1200_bank38_block5_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_5.pause_cnt[0]                          hstdm_rxclk_1200_bank38_block5_div4     FDCE     Q       pause_cnt[0]             0.050       3.337
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_A4_D_2.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A4_C_0.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A4_C_1.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A4_D_3.train_pulse_local                                 hstdm_rxclk_1200_bank38_block5_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_A4_C_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A4_D_3.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_A4_C_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_A4_D_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank38_block5_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_5.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_A4_C_0.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank38_block5_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank38_block5_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_5.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_A4_C_0.train_pulse_local          FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank60_block7_div2
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                                     Arrival          
Instance                                                       Reference                               Type     Pin     Net                                 Time        Slack
                                                               Clock                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.check_cnt[3]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[3]     0.050       1.619
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[3]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[3]     0.050       1.619
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[4]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[4]     0.050       1.621
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.check_cnt[4]     hstdm_rxclk_1200_bank60_block7_div2     FDR      Q       training_word_inst.check_cnt[4]     0.050       1.621
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                         Required          
Instance                                                Reference                               Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_1.training_word_inst.found     hstdm_rxclk_1200_bank60_block7_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found     hstdm_rxclk_1200_bank60_block7_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_1.data_to_decoder[0]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_0.data_to_decoder[0]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_1.data_to_decoder[1]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_0.data_to_decoder[1]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_1.data_to_decoder[2]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[2]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_0.data_to_decoder[2]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[2]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_1.data_to_decoder[3]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[3]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_B2_A_0.data_to_decoder[3]           hstdm_rxclk_1200_bank60_block7_div2     FD       D       rx_core.rdata_wire[3]                   3.351        1.642
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_B2_A_0.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_B2_A_0.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_B2_A_0.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank60_block7_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_7.bitslip_pulse[0]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_7.bitslip_pulse[1]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_7.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       Q       train_pulse_out          0.050       2.814
hstdm_trainer_7.bitslip_reset[0]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_7.bitslip_reset[1]                      hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_7.state[0]                              hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       state[0]                 0.050       3.060
hstdm_trainer_7.state[1]                              hstdm_rxclk_1200_bank60_block7_div4     FDC      Q       state[1]                 0.050       3.060
hstdm_trainer_7.state[2]                              hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       state[2]                 0.050       3.060
hstdm_trainer_7.state[3]                              hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       state[3]                 0.050       3.060
hstdm_trainer_7.pause_cnt[0]                          hstdm_rxclk_1200_bank60_block7_div4     FDCE     Q       pause_cnt[0]             0.050       3.337
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                        Required          
Instance                                                                     Reference                               Type     Pin     Net                                                    Time         Slack
                                                                             Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_B2_A_0.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank60_block7_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_B2_A_0.train_pulse_local                                 hstdm_rxclk_1200_bank60_block7_div4     FD       D       train_pulse_in                                         3.351        2.814
cpm_rcv_HSTDM_4_FB1_B2_A_1.train_pulse_local                                 hstdm_rxclk_1200_bank60_block7_div4     FD       D       train_pulse_in                                         3.351        2.814
cpm_rcv_HSTDM_4_FB1_B2_A_0.bitslip_reset_local                               hstdm_rxclk_1200_bank60_block7_div4     FDS      D       bitslip_reset_in                                       3.351        2.863
cpm_rcv_HSTDM_4_FB1_B2_A_1.bitslip_reset_local                               hstdm_rxclk_1200_bank60_block7_div4     FDS      D       bitslip_reset_in                                       3.351        2.863
hstdm_trainer_7.pause_cnt[14]                                                hstdm_rxclk_1200_bank60_block7_div4     FDCE     D       pause_cnt_s[14]                                        6.685        3.060
hstdm_trainer_7.pause_cnt[12]                                                hstdm_rxclk_1200_bank60_block7_div4     FDCE     D       pause_cnt_s[12]                                        6.685        3.061
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      0.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.803

    Number of logic level(s):                1
    Starting point:                          hstdm_trainer_7.bitslip_pulse[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ / D
    The start point is clocked by            hstdm_rxclk_1200_bank60_block7_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank60_block7_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_7.bitslip_pulse[0]                                                    FDC      Q        Out     0.050     0.050 r     -         
bitslip_pulse_out[0]                                                                Net      -        -       0.488     -           2         
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR15_0     LUT2     I0       In      -         0.537 r     -         
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR15_0     LUT2     O        Out     0.029     0.567 r     -         
rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0                                  Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_B2_A_1.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ            FD       D        In      -         0.567 r     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 0.531 is 0.043(8.1%) logic and 0.488(91.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block1_div2
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                     Arrival          
Instance                                                         Reference                               Type     Pin     Net                                 Time        Slack
                                                                 Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.check_cnt[3]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[3]     0.050       1.619
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[3]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[3]     0.050       1.619
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[4]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[4]     0.050       1.621
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.check_cnt[4]     hstdm_rxclk_1200_bank69_block1_div2     FDR      Q       training_word_inst.check_cnt[4]     0.050       1.621
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                         Required          
Instance                                                  Reference                               Type     Pin     Net                                     Time         Slack
                                                          Clock                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found     hstdm_rxclk_1200_bank69_block1_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_AI1_N_18.training_word_inst.found     hstdm_rxclk_1200_bank69_block1_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_AI1_N_18.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_P_18.data_to_decoder[0]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_N_18.data_to_decoder[1]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_P_18.data_to_decoder[1]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_N_18.data_to_decoder[2]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[2]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_P_18.data_to_decoder[2]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[2]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_P_18.data_to_decoder[3]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[3]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_AI1_N_18.data_to_decoder[3]           hstdm_rxclk_1200_bank69_block1_div2     FD       D       rx_core.rdata_wire[3]                   3.351        1.642
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                      Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                            Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                   Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                  Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_AI1_P_18.training_word_inst.found                FD       D        In      -         1.808 r     -         
===============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank69_block1_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_1.bitslip_pulse[0]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_1.bitslip_pulse[1]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_1.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       Q       train_pulse_out          0.050       2.814
hstdm_trainer_1.bitslip_reset[0]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_1.bitslip_reset[1]                      hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_1.state[0]                              hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       state[0]                 0.050       2.986
hstdm_trainer_1.state[1]                              hstdm_rxclk_1200_bank69_block1_div4     FDC      Q       state[1]                 0.050       2.986
hstdm_trainer_1.state[2]                              hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       state[2]                 0.050       2.986
hstdm_trainer_1.state[3]                              hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       state[3]                 0.050       2.986
hstdm_trainer_1.pause_cnt[1]                          hstdm_rxclk_1200_bank69_block1_div4     FDCE     Q       pause_cnt[1]             0.050       3.324
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                               Starting                                                                                                        Required          
Instance                                                                       Reference                               Type     Pin     Net                                                    Time         Slack
                                                                               Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_AI1_P_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank69_block1_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_AI1_P_18.train_pulse_local                                 hstdm_rxclk_1200_bank69_block1_div4     FD       D       train_pulse_in                                         3.351        2.814
cpm_rcv_HSTDM_4_FB1_AI1_N_18.train_pulse_local                                 hstdm_rxclk_1200_bank69_block1_div4     FD       D       train_pulse_in                                         3.351        2.814
cpm_rcv_HSTDM_4_FB1_AI1_P_18.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block1_div4     FDS      D       bitslip_reset_in                                       3.351        2.863
cpm_rcv_HSTDM_4_FB1_AI1_N_18.bitslip_reset_local                               hstdm_rxclk_1200_bank69_block1_div4     FDS      D       bitslip_reset_in                                       3.351        2.863
hstdm_trainer_1.pause_cnt[14]                                                  hstdm_rxclk_1200_bank69_block1_div4     FDCE     D       pause_cnt_s[14]                                        6.685        2.986
hstdm_trainer_1.pause_cnt[12]                                                  hstdm_rxclk_1200_bank69_block1_div4     FDCE     D       pause_cnt_s[12]                                        6.685        2.986
=================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      0.567
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.803

    Number of logic level(s):                1
    Starting point:                          hstdm_trainer_1.bitslip_pulse[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ / D
    The start point is clocked by            hstdm_rxclk_1200_bank69_block1_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank69_block1_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_1.bitslip_pulse[0]                                                      FDC      Q        Out     0.050     0.050 r     -         
bitslip_pulse_out[0]                                                                  Net      -        -       0.488     -           2         
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR15_0     LUT2     I0       In      -         0.537 r     -         
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR15_0     LUT2     O        Out     0.029     0.567 r     -         
rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0                                    Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_AI1_N_18.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ            FD       D        In      -         0.567 r     -         
================================================================================================================================================
Total path delay (propagation time + setup) of 0.531 is 0.043(8.1%) logic and 0.488(91.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block2_div2
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                                     Arrival          
Instance                                                        Reference                               Type     Pin     Net                                 Time        Slack
                                                                Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_BI3_N_7.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_BI3_P_7.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_N_7.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_P_7.training_word_inst.check_cnt[1]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.found8_axb1      0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_N_7.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_P_7.training_word_inst.check_cnt[2]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[2]     0.050       1.601
cpm_rcv_HSTDM_4_FB1_BI3_N_7.training_word_inst.check_cnt[3]     hstdm_rxclk_1200_bank71_block2_div2     FDR      Q       training_word_inst.check_cnt[3]     0.050       1.619
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                         Required          
Instance                                                     Reference                               Type     Pin     Net                                     Time         Slack
                                                             Clock                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_N_7.training_word_inst.found         hstdm_rxclk_1200_bank71_block2_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found         hstdm_rxclk_1200_bank71_block2_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_BI3_P_7.training_word_inst.found         hstdm_rxclk_1200_bank71_block2_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_BI3_N_8.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_all_current_e[0]          3.369        1.631
cpm_rcv_HSTDM_4_FB1_BI3_N_7.data_to_decoder[0]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_BI3_N_8.data_to_decoder[0]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_BI3_P_7.data_to_decoder[0]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_BI3_P_8.data_to_decoder[0]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[0]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_BI3_P_7.data_to_decoder[1]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
cpm_rcv_HSTDM_4_FB1_BI3_N_7.data_to_decoder[1]               hstdm_rxclk_1200_bank71_block2_div2     FD       D       rx_core.rdata_wire[1]                   3.351        1.642
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                     Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                           Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                  Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                 Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_BI3_P_8.training_word_inst.found                FD       D        In      -         1.808 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank71_block2_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_2.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       Q       train_pulse_out          0.050       2.775
hstdm_trainer_2.bitslip_pulse[0]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_2.bitslip_pulse[1]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_2.bitslip_pulse[2]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_2.bitslip_pulse[3]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_2.bitslip_reset[0]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[0]     0.050       2.863
hstdm_trainer_2.bitslip_reset[1]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[1]     0.050       2.863
hstdm_trainer_2.bitslip_reset[2]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[2]     0.050       2.863
hstdm_trainer_2.bitslip_reset[3]                      hstdm_rxclk_1200_bank71_block2_div4     FDC      Q       bitslip_reset_out[3]     0.050       2.863
hstdm_trainer_2.state[2]                              hstdm_rxclk_1200_bank71_block2_div4     FDCE     Q       state[2]                 0.050       3.101
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                                        Required          
Instance                                                                      Reference                               Type     Pin     Net                                                    Time         Slack
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_BI3_P_8.train_pulse_local                                 hstdm_rxclk_1200_bank71_block2_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_BI3_N_7.train_pulse_local                                 hstdm_rxclk_1200_bank71_block2_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_BI3_P_7.train_pulse_local                                 hstdm_rxclk_1200_bank71_block2_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_BI3_N_8.train_pulse_local                                 hstdm_rxclk_1200_bank71_block2_div4     FD       D       train_pulse_in                                         3.351        2.775
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_BI3_N_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_BI3_P_8.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.369        2.803
cpm_rcv_HSTDM_4_FB1_BI3_P_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
cpm_rcv_HSTDM_4_FB1_BI3_N_7.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank71_block2_div4     FD       D       bitslip_pulse_in                                       3.351        2.814
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.774

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_2.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_BI3_N_7.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank71_block2_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank71_block2_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_2.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.527     -           4         
cpm_rcv_HSTDM_4_FB1_BI3_N_7.train_pulse_local         FD       D        In      -         0.577 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.559 is 0.032(5.7%) logic and 0.527(94.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank60_div2
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                             Arrival          
Instance                                       Reference                        Type     Pin     Net                Time        Slack
                                               Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_8.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_B_6.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_B_3.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_A_5.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_B_11.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_D_6.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_A_10.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_A_2.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_C_0.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_C_1.ar_tx_ctrl1.R1      hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_C_7.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_D_5.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_B_6.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_D_0.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_7.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_B_9.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_C_10.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_10.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_C_1.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_D_9.tx_core.FF\.data_in[0]      hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_B2_A_8.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_A_8.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_8.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_B2_A_8.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_B2_A_8.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_B2_A_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_B2_A_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_B2_A_8.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                Arrival          
Instance                                                      Reference     Type     Pin     Net                      Time        Slack
                                                              Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]       umr2_clk      FD       Q       hstdm_cmd_script_ack     0.050       1.475
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[0]           0.050       5.926
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[1]           0.050       5.926
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       address_received[2]      0.050       5.926
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[3]           0.050       5.926
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[8]      0.050       6.266
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[12]     0.050       6.269
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[13]     0.050       6.269
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[14]     0.050       6.269
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[15]     0.050       6.269
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                Required          
Instance                                      Reference     Type     Pin     Net                      Time         Slack
                                              Clock                                                                     
------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1     umr2_clk      FD       D       hstdm_cmd_script_ack     2.018        1.475
hstdm_memory.mem_waddr[0]                     umr2_clk      FD       D       m1_e_5                   10.036       5.926
hstdm_memory.mem_waddr[1]                     umr2_clk      FD       D       m1_e_4                   10.036       5.926
hstdm_memory.mem_waddr[2]                     umr2_clk      FD       D       m1_e_3                   10.036       5.926
hstdm_memory.mem_waddr[3]                     umr2_clk      FD       D       m1_e_2                   10.036       5.926
hstdm_memory.mem_waddr[4]                     umr2_clk      FD       D       m1_e_1                   10.036       5.926
hstdm_memory.mem_waddr[5]                     umr2_clk      FD       D       m1_e_0                   10.036       5.926
hstdm_memory.mem_waddr[6]                     umr2_clk      FD       D       m1_e                     10.036       5.926
hstdm_memory.mem_wdata[0]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa          9.971        6.510
hstdm_memory.mem_wdata[1]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa          9.971        6.510
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ack                                        Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         0.543 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                    Arrival          
Instance                                                   Reference     Type     Pin     Net                          Time        Slack
                                                           Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out         umr3_clk      FD       Q       hstdm_cmd_script_ready       0.050       1.475
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[1]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[1]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[3]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[3]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[4]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[4]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[7]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[7]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[8]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[8]     0.050       1.481
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                               Required          
Instance                                               Reference     Type     Pin     Net                                     Time         Slack
                                                       Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ready_ff1            umr3_clk      FD       D       hstdm_cmd_script_ready                  2.018        1.475
hstdm_controller.infopipe_arbiter_inst.data_out[0]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[1]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[1]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[2]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[3]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[3]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[4]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[4]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[5]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[6]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[7]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[7]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[8]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[8]     2.036        1.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_ready_out / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ready_ff1 / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ready                                 Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ready_ff1            FD       D        In      -         0.543 r     -         
=================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_1       haps_system_memory_interface_enable_in             0.000       5.560
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       5.666
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_1           haps_system_memory_interface_wr_raw                0.000       5.838
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       5.976
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       5.976
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[26]     haps_system_memory_interface_raddr_raw[26]         0.000       6.002
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[24]     haps_system_memory_interface_raddr_raw[24]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[25]     haps_system_memory_interface_raddr_raw[25]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[0]      haps_system_memory_interface_raddr_raw[0]          0.000       6.240
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[1]      haps_system_memory_interface_raddr_raw[1]          0.000       6.259
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                        Required          
Instance                                                       Reference     Type         Pin          Net                                     Time         Slack
                                                               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[0]     wr_to_memory                            7.307        5.560
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[1]     wr_to_memory                            7.307        5.560
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[2]     wr_to_memory                            7.307        5.560
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[3]     wr_to_memory                            7.307        5.560
hstdm_memory.memory_core.rd_addr_to_memory[26]                 System        FDE          D            memory_core.rd_addr_to_memory_s[26]     8.018        5.666
hstdm_memory.memory_core.rd_addr_to_memory[25]                 System        FDE          D            memory_core.rd_addr_to_memory_s[25]     8.018        5.666
hstdm_memory.memory_core.rd_addr_to_memory[27]                 System        FDE          D            memory_core.rd_addr_to_memory_s[27]     8.036        5.668
hstdm_memory.memory_core.rd_addr_to_memory[24]                 System        FDE          D            memory_core.rd_addr_to_memory_s[24]     8.018        5.668
hstdm_memory.memory_core.rd_addr_to_memory[22]                 System        FDE          D            memory_core.rd_addr_to_memory_s[22]     8.018        5.679
hstdm_memory.memory_core.rd_addr_to_memory[20]                 System        FDE          D            memory_core.rd_addr_to_memory_s[20]     8.018        5.679
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.693
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.307

    - Propagation time:                      1.747
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.560

    Number of logic level(s):                2
    Starting point:                          sysip_inst.bsa19_system_ip_u / capim2_enable_out_1
    Ending point:                            haps_system_memory.memory_core.memory_inst_memory_inst_0_0 / WEBWE[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLKBWRCLK

Instance / Net                                                                                         Pin                     Pin               Arrival     No. of    
Name                                                                               Type                Name                    Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                       bsa19_system_ip     capim2_enable_out_1     Out     0.000     0.000 r     -         
haps_system_memory_interface_enable_in                                             Net                 -                       -       0.808     -           38        
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0_a2_0_3     LUT6                I5                      In      -         0.808 r     -         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0_a2_0_3     LUT6                O                       Out     0.029     0.837 r     -         
haps_system_memory_write_control_inst.wr_to_memory_0_a2_0                          Net                 -                       -       0.115     -           1         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0            LUT6                I5                      In      -         0.952 r     -         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0            LUT6                O                       Out     0.031     0.983 r     -         
wr_to_memory                                                                       Net                 -                       -       0.764     -           4         
haps_system_memory.memory_core.memory_inst_memory_inst_0_0                         RAMB18E2            WEBWE[0]                In      -         1.747 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 2.440 is 0.753(30.9%) logic and 1.687(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                 Arrival            
Instance            Reference     Type     Pin              Net              Time        Slack  
                    Clock                                                                       
------------------------------------------------------------------------------------------------
MEMREADMEM          NA            Port     MEMREADMEM       MEMREADMEM       0.000       121.228
WRMEM[4:0]          NA            Port     WRMEM[4]         WRMEM[4]         0.000       124.314
WRMEM[4:0]          NA            Port     WRMEM[1]         WRMEM[1]         0.000       130.454
WRMEM[4:0]          NA            Port     WRMEM[0]         WRMEM[0]         0.000       130.613
WRMEM[4:0]          NA            Port     WRMEM[2]         WRMEM[2]         0.000       134.054
WRMEM[4:0]          NA            Port     WRMEM[3]         WRMEM[3]         0.000       134.054
REGWRITEWB_0        NA            Port     REGWRITEWB_0     REGWRITEWB_0     0.000       139.724
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[6]     ALUOUTMEM[6]     0.000       162.280
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[7]     ALUOUTMEM[7]     0.000       162.280
ALUOUTMEM[0:59]     NA            Port     ALUOUTMEM[9]     ALUOUTMEM[9]     0.000       162.280
================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                      Required            
Instance                                 Reference     Type         Pin         Net                    Time         Slack  
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
stall_0                                  NA            Port         stall_0     stall_0                124.100      121.228
dut_inst.registers1.Registers_1_I_10     NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_1_I_25     NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_1_I_43     NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_1_I_54     NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_I_10       NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_I_25       NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_I_43       NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_I_54       NA            RAM32M16     WE          un1_RegWriteEnable     141.890      139.724
dut_inst.registers1.Registers_1_I_2      NA            RAM32X1D     WE          un1_RegWriteEnable     142.004      139.838
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      124.100
    = Required time:                         124.100

    - Propagation time:                      2.872
    = Slack (non-critical) :                 121.228

    Number of logic level(s):                3
    Starting point:                          MEMREADMEM / MEMREADMEM
    Ending point:                            stall_0 / stall_0
    The start point is clocked by            NA
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 124.099998 (from p:MEMREADMEM to p:stall_0)

Instance / Net                          Pin            Pin               Arrival     No. of    
Name                           Type     Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
MEMREADMEM                     Port     MEMREADMEM     In      0.000     0.000 r     -         
MEMREADMEM                     Net      -              -       0.000     -           1         
MEMREADMEM_ibuf                IBUF     I              In      -         0.000 r     -         
MEMREADMEM_ibuf                IBUF     O              Out     0.790     0.790 r     -         
MEMREADMEM_c                   Net      -              -       0.493     -           3         
dut_inst.hazard1.stall_0_0     LUT4     I3             In      -         1.283 r     -         
dut_inst.hazard1.stall_0_0     LUT4     O              Out     0.075     1.359 r     -         
stall                          Net      -              -       0.488     -           2         
stall_0_obuf                   OBUF     I              In      -         1.846 r     -         
stall_0_obuf                   OBUF     O              Out     1.026     2.872 r     -         
stall_0                        Net      -              -       0.000     -           1         
stall_0                        Port     stall_0        Out     -         2.872 r     -         
===============================================================================================
Total path delay (propagation time + setup) of 2.872 is 1.891(65.8%) logic and 0.981(34.2%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied
Writing compile point status file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uB/FB1_uB_srs/map/m0/FB1_uB/cpprop

Summary of Compile Points :
*************************** 
Name       Status     Reason     
---------------------------------
FB1_uB     Mapped     No database
=================================

Process took 0h:03m:14s realtime, 0h:03m:12s cputime
# Sun Apr  9 22:49:58 2023

###########################################################]
