{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551827839077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551827839097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 17:17:18 2019 " "Processing started: Tue Mar 05 17:17:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551827839097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551827839097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pscan -c Pscan " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pscan -c Pscan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551827839097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551827843080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_ksps_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_ksps_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_ksps_pll-SYN " "Found design unit 1: sel_ksps_pll-SYN" {  } { { "sel_Ksps_pll.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875012 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_Ksps_pll " "Found entity 1: sel_Ksps_pll" {  } { { "sel_Ksps_pll.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMModule-behavioral " "Found design unit 1: PWMModule-behavioral" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875016 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMModule " "Found entity 1: PWMModule" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pscan-Pscan_arc " "Found design unit 1: Pscan-Pscan_arc" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pscan " "Found entity 1: Pscan" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875027 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDModule-Behavioral " "Found design unit 1: LCDModule-Behavioral" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875031 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDModule " "Found entity 1: LCDModule" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875053 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/CARACTERES_ESPECIALES_REVC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875058 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aurtmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aurtmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AURTModule-behavioral " "Found design unit 1: AURTModule-behavioral" {  } { { "AURTModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/AURTModule.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875061 ""} { "Info" "ISGN_ENTITY_NAME" "1 AURTModule " "Found entity 1: AURTModule" {  } { { "AURTModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/AURTModule.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADCModule-ADCModule_arc " "Found design unit 1: ADCModule-ADCModule_arc" {  } { { "ADCModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADCModule " "Found entity 1: ADCModule" {  } { { "ADCModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827875065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827875065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pscan " "Elaborating entity \"Pscan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551827875340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Pscan.vhd(82) " "Verilog HDL or VHDL warning at Pscan.vhd(82): object \"temp\" assigned a value but never read" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551827875480 "|Pscan"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Derech Pscan.vhd(83) " "VHDL Signal Declaration warning at Pscan.vhd(83): used explicit default value for signal \"Derech\" because signal was never assigned a value" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1551827875492 "|Pscan"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Izq Pscan.vhd(83) " "VHDL Signal Declaration warning at Pscan.vhd(83): used explicit default value for signal \"Izq\" because signal was never assigned a value" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1551827875492 "|Pscan"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NUMERO_PULSOS Pscan.vhd(86) " "VHDL Signal Declaration warning at Pscan.vhd(86): used explicit default value for signal \"NUMERO_PULSOS\" because signal was never assigned a value" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1551827875493 "|Pscan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "steps Pscan.vhd(87) " "Verilog HDL or VHDL warning at Pscan.vhd(87): object \"steps\" assigned a value but never read" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551827875493 "|Pscan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCModule ADCModule:ADC_1 " "Elaborating entity \"ADCModule\" for hierarchy \"ADCModule:ADC_1\"" {  } { { "Pscan.vhd" "ADC_1" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827875954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_Ksps_pll ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS " "Elaborating entity \"sel_Ksps_pll\" for hierarchy \"ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\"" {  } { { "ADCModule.vhd" "CLKPSBS" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827876125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component\"" {  } { { "sel_Ksps_pll.vhd" "altpll_component" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component " "Elaborated megafunction instantiation \"ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component\"" {  } { { "sel_Ksps_pll.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827877445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component " "Instantiated megafunction \"ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sel_Ksps_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sel_Ksps_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877490 ""}  } { { "sel_Ksps_pll.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827877490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sel_ksps_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sel_ksps_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_Ksps_pll_altpll " "Found entity 1: sel_Ksps_pll_altpll" {  } { { "db/sel_ksps_pll_altpll.v" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sel_ksps_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827877794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827877794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_Ksps_pll_altpll ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component\|sel_Ksps_pll_altpll:auto_generated " "Elaborating entity \"sel_Ksps_pll_altpll\" for hierarchy \"ADCModule:ADC_1\|sel_Ksps_pll:CLKPSBS\|altpll:altpll_component\|sel_Ksps_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827877795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDModule LCDModule:LCD_2 " "Elaborating entity \"LCDModule\" for hierarchy \"LCDModule:LCD_2\"" {  } { { "Pscan.vhd" "LCD_2" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827878295 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "INSTRUCCION\[16..60\] LCDModule.vhd(29) " "Using initial value X (don't care) for net \"INSTRUCCION\[16..60\]\" at LCDModule.vhd(29)" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878320 "|Pscan|LCDModule:LCD_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD_REVC LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1 " "Elaborating entity \"PROCESADOR_LCD_REVC\" for hierarchy \"LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\"" {  } { { "LCDModule.vhd" "U1" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827878373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VEC_S_CHAR PROCESADOR_LCD_REVC.vhd(48) " "Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object \"VEC_S_CHAR\" assigned a value but never read" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551827878377 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(789) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 789 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878425 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(791) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878425 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VECTOR_MEM PROCESADOR_LCD_REVC.vhd(793) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal \"VECTOR_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878426 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(808) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878426 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_CHAR PROCESADOR_LCD_REVC.vhd(809) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal \"VEC_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878426 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(811) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878427 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_POS PROCESADOR_LCD_REVC.vhd(812) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal \"VEC_POS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878427 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(814) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878428 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_SHIFT PROCESADOR_LCD_REVC.vhd(815) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal \"VEC_SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878428 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(817) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878428 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_ASCII PROCESADOR_LCD_REVC.vhd(818) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal \"VEC_ASCII\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 818 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878428 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(826) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878429 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_RAM PROCESADOR_LCD_REVC.vhd(827) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal \"VEC_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878430 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(830) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878431 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(831) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878432 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(834) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 834 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878432 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(835) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878432 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(838) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878433 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(839) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878433 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(842) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878433 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(843) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878434 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(846) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 846 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878434 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(847) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878434 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(850) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878434 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(851) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 851 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878435 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(854) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 854 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878435 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(855) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878436 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(858) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878436 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_C_CHAR PROCESADOR_LCD_REVC.vhd(859) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal \"VEC_C_CHAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878436 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(862) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878436 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VEC_L_RAM PROCESADOR_LCD_REVC.vhd(863) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal \"VEC_L_RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878437 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_A PROCESADOR_LCD_REVC.vhd(866) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal \"DATA_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878438 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_A PROCESADOR_LCD_REVC.vhd(786) " "VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable \"DATA_A\", which holds its previous value in one or more paths through the process" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1551827878442 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[0\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[0\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878527 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[1\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[1\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878527 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[2\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[2\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878527 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[3\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[3\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878528 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[4\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[4\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878528 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[5\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[5\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878529 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[6\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[6\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878531 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_A\[7\] PROCESADOR_LCD_REVC.vhd(786) " "Inferred latch for \"DATA_A\[7\]\" at PROCESADOR_LCD_REVC.vhd(786)" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1551827878532 "|Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES_REVC LCDModule:LCD_2\|CARACTERES_ESPECIALES_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES_REVC\" for hierarchy \"LCDModule:LCD_2\|CARACTERES_ESPECIALES_REVC:U2\"" {  } { { "LCDModule.vhd" "U2" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827878852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMModule PWMModule:PWM_3 " "Elaborating entity \"PWMModule\" for hierarchy \"PWMModule:PWM_3\"" {  } { { "Pscan.vhd" "PWM_3" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827878898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulso_s PWMModule.vhd(65) " "VHDL Process Statement warning at PWMModule.vhd(65): signal \"pulso_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1551827878902 "|Pscan|PWMModule:PWM_3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "LCDModule:LCD_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCDModule:LCD_2\|Mult0\"" {  } { { "LCDModule.vhd" "Mult0" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Div0\"" {  } { { "LCDModule.vhd" "Div0" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Div1\"" {  } { { "LCDModule.vhd" "Div1" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Mod1\"" {  } { { "LCDModule.vhd" "Mod1" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Mod0\"" {  } { { "LCDModule.vhd" "Mod0" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Div3\"" {  } { { "LCDModule.vhd" "Div3" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Div2\"" {  } { { "LCDModule.vhd" "Div2" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCDModule:LCD_2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCDModule:LCD_2\|Mod2\"" {  } { { "LCDModule.vhd" "Mod2" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886133 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1551827886133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827886467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_mult:Mult0 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886470 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827886470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827886876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827887095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827887239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827887239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827887301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827887438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827887554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827887554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCDModule:LCD_2\|lpm_mult:Mult0\|altshift:external_latency_ffs LCDModule:LCD_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LCDModule:LCD_2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827887685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Div0\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827888473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Div0 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827888474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827888474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827888474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827888474 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827888474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827888620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827888620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827888723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827888723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827888867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827888867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827889121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827889121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827889269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827889269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Div1\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827889827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Div1 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827889829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827889829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827889829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827889829 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827889829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827889932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827889932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827889991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827889991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827890110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827890110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Mod1\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827891305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Mod1 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827891307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827891307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827891307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827891307 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827891307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827891413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827891413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827891470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827891470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827891686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827891686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Mod0\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827892083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Mod0 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892084 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827892084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Div3\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827892730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Div3 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827892731 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827892731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_ckm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827892845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827892845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827892909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827892909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_s9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827893045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827893045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCDModule:LCD_2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"LCDModule:LCD_2\|lpm_divide:Div2\"" {  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827893814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCDModule:LCD_2\|lpm_divide:Div2 " "Instantiated megafunction \"LCDModule:LCD_2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827893815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827893815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827893815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551827893815 ""}  } { { "LCDModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551827893815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827893924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827893924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827893983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827893983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551827894116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551827894116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897438 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897439 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897439 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897439 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897440 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897440 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897440 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897440 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897441 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] " "Latch LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|DATA_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY " "Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2\|PROCESADOR_LCD_REVC:U1\|ESTADO.CLEAR_DISPLAY" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1551827897441 ""}  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd" 786 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1551827897441 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWMModule:PWM_3\|vel\[2\] PWMModule:PWM_3\|vel\[2\]~_emulated PWMModule:PWM_3\|vel\[2\]~1 " "Register \"PWMModule:PWM_3\|vel\[2\]\" is converted into an equivalent circuit using register \"PWMModule:PWM_3\|vel\[2\]~_emulated\" and latch \"PWMModule:PWM_3\|vel\[2\]~1\"" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1551827897503 "|Pscan|PWMModule:PWM_3|vel[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWMModule:PWM_3\|vel\[1\] PWMModule:PWM_3\|vel\[1\]~_emulated PWMModule:PWM_3\|vel\[1\]~5 " "Register \"PWMModule:PWM_3\|vel\[1\]\" is converted into an equivalent circuit using register \"PWMModule:PWM_3\|vel\[1\]~_emulated\" and latch \"PWMModule:PWM_3\|vel\[1\]~5\"" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1551827897503 "|Pscan|PWMModule:PWM_3|vel[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1551827897503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551827901992 "|Pscan|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[4\] GND " "Pin \"BLCD\[4\]\" is stuck at GND" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551827901992 "|Pscan|BLCD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[5\] GND " "Pin \"BLCD\[5\]\" is stuck at GND" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551827901992 "|Pscan|BLCD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[6\] GND " "Pin \"BLCD\[6\]\" is stuck at GND" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551827901992 "|Pscan|BLCD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLCD\[7\] GND " "Pin \"BLCD\[7\]\" is stuck at GND" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551827901992 "|Pscan|BLCD[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551827901992 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1551827902563 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PWMModule:PWM_3\|vel\[0\] Low " "Register PWMModule:PWM_3\|vel\[0\] will power up to Low" {  } { { "PWMModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1551827902997 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ADCModule:ADC_1\|cont\[0\] Low " "Register ADCModule:ADC_1\|cont\[0\] will power up to Low" {  } { { "ADCModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1551827902997 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ADCModule:ADC_1\|cont\[31\] Low " "Register ADCModule:ADC_1\|cont\[31\] will power up to Low" {  } { { "ADCModule.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1551827902997 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1551827902997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1551827906928 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_21_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_22_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_23_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_16~26 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_16~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_24_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_17~30 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_17~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_25_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_18~34 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_18~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_26_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_19~38 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_19~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_27_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_20~42 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_20~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_28_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_21~46 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_21~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_27f.tdf" "add_sub_29_result_int\[0\]~10" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~50 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~50\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~0 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[2\]~18 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_27_result_int\[2\]~18" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_s9f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[1\]~20 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[1\]~20\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_27_result_int\[1\]~20" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_s9f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[0\]~22 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div3\|lpm_divide_ckm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_27_result_int\[0\]~22\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_27_result_int\[0\]~22" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_s9f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[1\]~14 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[1\]~14\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[1\]~14" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~16 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~16\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~16" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_25_result_int\[0\]~16 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_25_result_int\[0\]~16\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_25_result_int\[0\]~16" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_19~34 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_19~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_26_result_int\[0\]~16 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_26_result_int\[0\]~16\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_26_result_int\[0\]~16" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_20~38 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_20~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_27_result_int\[0\]~16 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_27_result_int\[0\]~16\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_27_result_int\[0\]~16" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_21~42 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_21~42\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_28_result_int\[0\]~16 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_28_result_int\[0\]~16\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_28_result_int\[0\]~16" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""} { "Info" "ISCL_SCL_CELL_NAME" "LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~46 " "Logic cell \"LCDModule:LCD_2\|lpm_divide:Mod2\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|op_23~46\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827907006 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1551827907006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551827909367 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827909367 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "phaseA " "No output dependent on input pin \"phaseA\"" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827912205 "|Pscan|phaseA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "phaseB " "No output dependent on input pin \"phaseB\"" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827912205 "|Pscan|phaseB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "plusGrSg " "No output dependent on input pin \"plusGrSg\"" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827912205 "|Pscan|plusGrSg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selGrSeg " "No output dependent on input pin \"selGrSeg\"" {  } { { "Pscan.vhd" "" { Text "E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551827912205 "|Pscan|selGrSeg"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1551827912205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2468 " "Implemented 2468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551827912207 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551827912207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2431 " "Implemented 2431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551827912207 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1551827912207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551827912207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551827912590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 17:18:32 2019 " "Processing ended: Tue Mar 05 17:18:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551827912590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551827912590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551827912590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551827912590 ""}
