
---------- Begin Simulation Statistics ----------
final_tick                               2542196600500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228864                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.35                       # Real time elapsed on the host
host_tick_rate                              663993961                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200499                       # Number of instructions simulated
sim_ops                                       4200499                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012187                       # Number of seconds simulated
sim_ticks                                 12186755500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.116181                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372948                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               759318                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2657                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            946391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31287                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          223741                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192454                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1152854                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72127                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30715                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200499                       # Number of instructions committed
system.cpu.committedOps                       4200499                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.799273                       # CPI: cycles per instruction
system.cpu.discardedOps                        316414                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621119                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1482421                       # DTB hits
system.cpu.dtb.data_misses                       8465                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418599                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877303                       # DTB read hits
system.cpu.dtb.read_misses                       7606                       # DTB read misses
system.cpu.dtb.write_accesses                  202520                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      605118                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18276                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3700013                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1170252                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           690764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17102498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172435                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  994978                       # ITB accesses
system.cpu.itb.fetch_acv                          452                       # ITB acv
system.cpu.itb.fetch_hits                      988977                       # ITB hits
system.cpu.itb.fetch_misses                      6001                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11225265000     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9143000      0.07%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19622500      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               936851500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12190882000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8211527500     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3979354500     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24359841                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544046     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840429     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200499                       # Class of committed instruction
system.cpu.quiesceCycles                        13670                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7257343                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22925458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22925458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22925458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22925458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117566.451282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117566.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117566.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117566.451282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13165489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13165489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13165489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13165489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67515.328205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67515.328205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67515.328205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67515.328205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22575961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22575961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117583.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117583.130208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12965992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12965992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67531.208333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67531.208333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298787                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539682928000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298787                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206174                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206174                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131023                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34894                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88983                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34563                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41344                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11423360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11423360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18156345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160295                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002689                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051784                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159864     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     431      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160295                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837322034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378232250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474984750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10227776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470055217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369198184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839253401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470055217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470055217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183249430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183249430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183249430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470055217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369198184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022502831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414362                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123665                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123665                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10537                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5811                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046298500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845148500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13708.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32458.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123665                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.057433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.807958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.045963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35445     42.55%     42.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24757     29.72%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10035     12.05%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4748      5.70%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2461      2.95%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1448      1.74%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          954      1.15%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          591      0.71%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2858      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83297                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.949880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.360945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.683674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1363     18.22%     18.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5617     75.07%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           322      4.30%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.53%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.757742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6681     89.29%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.40%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              451      6.03%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.27%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7482                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  674368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10227776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7914560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12186750500                       # Total gap between requests
system.mem_ctrls.avgGap                      42990.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417371137.051202833652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366546124.602237224579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638279811.226211905479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123665                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585064250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260084250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299539897750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28881.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32148.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422188.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320393220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170285445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569779140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315705600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5331569100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7859616105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.930975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441791000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11338064500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274390200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145826670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496022940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318733200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250153150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258532800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7705570560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.290568                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    620035750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11159819750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12179555500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1714847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1714847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1714847                       # number of overall hits
system.cpu.icache.overall_hits::total         1714847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89574                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89574                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89574                       # number of overall misses
system.cpu.icache.overall_misses::total         89574                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5514237500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5514237500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5514237500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5514237500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1804421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1804421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1804421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1804421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61560.692835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61560.692835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61560.692835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61560.692835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88983                       # number of writebacks
system.cpu.icache.writebacks::total             88983                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89574                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89574                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89574                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89574                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5424664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5424664500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5424664500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5424664500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60560.703999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60560.703999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60560.703999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60560.703999                       # average overall mshr miss latency
system.cpu.icache.replacements                  88983                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1714847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1714847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89574                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89574                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5514237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5514237500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1804421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1804421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61560.692835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61560.692835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5424664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5424664500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60560.703999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60560.703999                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1767312                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89061                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.843837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3698415                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3698415                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338948                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106044                       # number of overall misses
system.cpu.dcache.overall_misses::total        106044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796002500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796002500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796002500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073387                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073387                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64086.629135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64086.629135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64086.629135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64086.629135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34718                       # number of writebacks
system.cpu.dcache.writebacks::total             34718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048049                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048049                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048049                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63691.420259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63691.420259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63691.420259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63691.420259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69278                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49610                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322269500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322269500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66967.738359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66967.738359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66812.581881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66812.581881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473733000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473733000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61553.903675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61553.903675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719256000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59333.793484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59333.793484                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63188000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63188000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079371                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71157.657658                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71157.657658                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079371                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70157.657658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70157.657658                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542196600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.371293                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.213661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.371293                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3004906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3004906                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552988621500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 654028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   654022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.32                       # Real time elapsed on the host
host_tick_rate                              749869314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7401776                       # Number of instructions simulated
sim_ops                                       7401776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008487                       # Number of seconds simulated
sim_ticks                                  8486531000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.150672                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  195861                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               487815                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1712                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67440                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            548936                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25826                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          191728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165902                       # Number of indirect misses.
system.cpu.branchPred.lookups                  696280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   56671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        24270                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462041                       # Number of instructions committed
system.cpu.committedOps                       2462041                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.847710                       # CPI: cycles per instruction
system.cpu.discardedOps                        191000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168600                       # DTB accesses
system.cpu.dtb.data_acv                            71                       # DTB access violations
system.cpu.dtb.data_hits                       842006                       # DTB hits
system.cpu.dtb.data_misses                       3478                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   111134                       # DTB read accesses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_hits                       499204                       # DTB read hits
system.cpu.dtb.read_misses                       2978                       # DTB read misses
system.cpu.dtb.write_accesses                   57466                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342802                       # DTB write hits
system.cpu.dtb.write_misses                       500                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4884                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2121211                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            643191                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           388336                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12602285                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146034                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  356613                       # ITB accesses
system.cpu.itb.fetch_acv                          195                       # ITB acv
system.cpu.itb.fetch_hits                      353620                       # ITB hits
system.cpu.itb.fetch_misses                      2993                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   303      4.76%      4.76% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5097     80.08%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     157      2.47%     87.54% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.26%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6365                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9948                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2314     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3245     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5607                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2311     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2311     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6059837000     71.41%     71.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67452500      0.79%     72.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11536500      0.14%     72.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2347620000     27.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8486446000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712173                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832887                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 415                      
system.cpu.kern.mode_good::user                   415                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               765                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 415                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.542484                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.703390                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7109451500     83.77%     83.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1376994500     16.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      303                       # number of times the context was actually changed
system.cpu.numCycles                         16859343                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43232      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523234     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3568      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2269      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485802     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339322     13.78%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2757      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2496      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58851      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462041                       # Class of committed instruction
system.cpu.quiesceCycles                       113719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4257058                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2666583251                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2666583251                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2666583251                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2666583251                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118420.075095                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118420.075095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118420.075095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118420.075095                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           524                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    74.857143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1539397066                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1539397066                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1539397066                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1539397066                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68362.957012                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68362.957012                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68362.957012                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68362.957012                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6228475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6228475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115342.129630                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115342.129630                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3528475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3528475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65342.129630                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65342.129630                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2660354776                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2660354776                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118427.474003                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118427.474003                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1535868591                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1535868591                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68370.218616                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68370.218616                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93845                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41925                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73945                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14696                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15414                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15414                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73956                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18744                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9465088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9465088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3428096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3431023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14333807                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132531                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001652                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040617                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132312     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     219      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132531                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3086000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           738287836                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          187053750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          392941250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4732608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2182592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6915200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4732608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4732608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2683200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2683200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557661075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257183059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             814844134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557661075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557661075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316171590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316171590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316171590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557661075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257183059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131015724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246836750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7053                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7053                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115782                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108051                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1546887750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  514045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3474556500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15046.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33796.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80173                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    233                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.554379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.703876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.315234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26658     41.45%     41.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19134     29.75%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7985     12.42%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3591      5.58%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1966      3.06%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1055      1.64%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          697      1.08%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          445      0.69%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2786      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.577059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.860551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.198783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1457     20.66%     20.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            906     12.85%     33.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4298     60.94%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           221      3.13%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            83      1.18%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      0.60%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.17%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7053                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6106     86.57%     86.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              326      4.62%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              393      5.57%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              161      2.28%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.52%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7053                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6579776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  335488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7348416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6915264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7410048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       865.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    814.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    873.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8486534000                       # Total gap between requests
system.mem_ctrls.avgGap                      37914.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4405888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2173888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7348416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519162423.374167799950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256157433.467219978571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 865891611.071708798409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2306954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1167602000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212179818000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31196.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34237.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1832580.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            261873780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139166445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           408772140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316801800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     669957600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3616948110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213596640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5627116515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.064392                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    520841250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7683903750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197435280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104931750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325448340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282636900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     669957600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3575193900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248814720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5404418490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.823042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612126000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7592765500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               179000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117343251                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1155500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1612500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              107500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10732021000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       948710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           948710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       948710                       # number of overall hits
system.cpu.icache.overall_hits::total          948710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73955                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73955                       # number of overall misses
system.cpu.icache.overall_misses::total         73955                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4773969500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4773969500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4773969500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4773969500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1022665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1022665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1022665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1022665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072316                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072316                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072316                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072316                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64552.356163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64552.356163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64552.356163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64552.356163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73945                       # number of writebacks
system.cpu.icache.writebacks::total             73945                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73955                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73955                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73955                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73955                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4700014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4700014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4700014500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4700014500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072316                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072316                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072316                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072316                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63552.356163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63552.356163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63552.356163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63552.356163                       # average overall mshr miss latency
system.cpu.icache.replacements                  73945                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       948710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          948710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73955                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73955                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4773969500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4773969500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1022665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1022665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072316                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64552.356163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64552.356163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4700014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4700014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072316                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63552.356163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63552.356163                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1080340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.507829                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2119285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2119285                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       762555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762555                       # number of overall hits
system.cpu.dcache.overall_hits::total          762555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51771                       # number of overall misses
system.cpu.dcache.overall_misses::total         51771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3400056500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3400056500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3400056500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3400056500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       814326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       814326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       814326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       814326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65674.924185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65674.924185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65674.924185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65674.924185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19461                       # number of writebacks
system.cpu.dcache.writebacks::total             19461                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18225                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2208093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2208093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2208093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2208093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233725000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233725000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041195                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041195                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041195                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041195                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65822.855184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65822.855184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65822.855184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65822.855184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120352.729145                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120352.729145                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34103                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       462215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          462215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1545088500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1545088500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       484106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       484106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70580.992189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70580.992189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1282762500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1282762500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233725000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233725000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037438                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70777.008387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70777.008387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203770.706190                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203770.706190                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1854968000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1854968000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62080.589023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62080.589023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60000.713267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60000.713267                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062466                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062466                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76006.140351                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76006.140351                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          569                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42648000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42648000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74952.548330                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74952.548330                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8809                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8809                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10792021000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              846763                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35127                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.105759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1698623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1698623                       # Number of data accesses

---------- End Simulation Statistics   ----------
