component main_clock is
    port(
        clki_i: in std_logic;
        clkop_o: out std_logic
    );
end component;

__: main_clock port map(
    clki_i=>,
    clkop_o=>
);
