Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5c68728038d54cbcb54f4ff246da5400 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_3_2_behav xil_defaultlib.lab2_3_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/EnglishOnly/Desktop/Vivado/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v:33]
ERROR: [VRFC 10-2063] Module <fulladder_dataflow> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <fulladder_dataflow> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <fulladder_dataflow> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <fulladder_dataflow> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <lab2_2_1> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
