set PDK_PATH ./../ref

create_lib -ref_lib $PDK_PATH/lib/ndm/saed32rvt_c.ndm MUX_8X1_8BIT_LIB

read_verilog {./../DC/results/full_adder.mapped.v} -library MUX_8X1_8BIT_LIB -design mux8x1_8bit -top mux8x1_8bit


initialize_floorplan -shape L -core_offset 2 -coincident_boundary true
set_individual_pin_constraints -ports [get_ports {A B}] -sides 6
place_pins -self
create_placement -floorplan  -effort medium

save_block
save_lib
