digraph "CFG for '_Z5countPiS_i' function" {
	label="CFG for '_Z5countPiS_i' function";

	Node0x5432ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %7 = bitcast i8 addrspace(4)* %6 to i32 addrspace(4)*\l  %8 = load i32, i32 addrspace(4)* %7, align 4, !tbaa !4\l  %9 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !13, !invariant.load\l... !14\l  %12 = zext i16 %11 to i32\l  %13 = udiv i32 %8, %12\l  %14 = mul i32 %13, %12\l  %15 = icmp ugt i32 %8, %14\l  %16 = zext i1 %15 to i32\l  %17 = add i32 %13, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %19 = udiv i16 8196, %11\l  %20 = zext i16 %19 to i32\l  %21 = mul nuw nsw i32 %18, %20\l  %22 = add nuw nsw i32 %21, %20\l  %23 = icmp ult i32 %21, 8196\l  br i1 %23, label %26, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5432ed0:s0 -> Node0x5435540;
	Node0x5432ed0:s1 -> Node0x54355d0;
	Node0x54355d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%24:\l24:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %25 = icmp sgt i32 %17, %2\l  br i1 %25, label %35, label %33\l|{<s0>T|<s1>F}}"];
	Node0x54355d0:s0 -> Node0x5435a70;
	Node0x54355d0:s1 -> Node0x5435b00;
	Node0x5435540 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %29, %26 ], [ %21, %3 ]\l  %28 = getelementptr inbounds [8196 x i32], [8196 x i32] addrspace(3)*\l... @_ZZ5countPiS_iE5count, i32 0, i32 %27\l  store i32 0, i32 addrspace(3)* %28, align 4, !tbaa !16\l  %29 = add nuw nsw i32 %27, 1\l  %30 = icmp ult i32 %29, %22\l  %31 = icmp ult i32 %27, 8195\l  %32 = and i1 %30, %31\l  br i1 %32, label %26, label %24, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5435540:s0 -> Node0x5435540;
	Node0x5435540:s1 -> Node0x54355d0;
	Node0x5435b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%33:\l33:                                               \l  %34 = sdiv i32 %2, %17\l  br label %35\l}"];
	Node0x5435b00 -> Node0x5435a70;
	Node0x5435a70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%35:\l35:                                               \l  %36 = phi i32 [ %34, %33 ], [ 1, %24 ]\l  %37 = mul nsw i32 %36, %4\l  %38 = icmp slt i32 %36, %12\l  br i1 %38, label %41, label %39\l|{<s0>T|<s1>F}}"];
	Node0x5435a70:s0 -> Node0x5436810;
	Node0x5435a70:s1 -> Node0x5436860;
	Node0x5436860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%39:\l39:                                               \l  %40 = sdiv i32 %36, %12\l  br label %41\l}"];
	Node0x5436860 -> Node0x5436810;
	Node0x5436810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%41:\l41:                                               \l  %42 = phi i32 [ %40, %39 ], [ 1, %35 ]\l  %43 = mul nsw i32 %42, %18\l  %44 = add nsw i32 %43, %37\l  %45 = add nsw i32 %44, %42\l  %46 = add nsw i32 %37, %36\l  %47 = icmp sgt i32 %42, 0\l  %48 = icmp slt i32 %43, %36\l  %49 = select i1 %47, i1 %48, i1 false\l  %50 = icmp slt i32 %44, %2\l  %51 = select i1 %49, i1 %50, i1 false\l  br i1 %51, label %58, label %52\l|{<s0>T|<s1>F}}"];
	Node0x5436810:s0 -> Node0x5437060;
	Node0x5436810:s1 -> Node0x54370b0;
	Node0x54370b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%52:\l52:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %53 = mul nsw i32 %4, 8196\l  %54 = add nsw i32 %21, %53\l  %55 = add nsw i32 %54, %20\l  %56 = add i32 %53, 8196\l  %57 = icmp sgt i32 %55, %56\l  br i1 %57, label %97, label %71\l|{<s0>T|<s1>F}}"];
	Node0x54370b0:s0 -> Node0x54375f0;
	Node0x54370b0:s1 -> Node0x5437640;
	Node0x5437060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = phi i32 [ %65, %58 ], [ %44, %41 ]\l  %60 = sext i32 %59 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  %63 = getelementptr inbounds [8196 x i32], [8196 x i32] addrspace(3)*\l... @_ZZ5countPiS_iE5count, i32 0, i32 %62\l  %64 = atomicrmw add i32 addrspace(3)* %63, i32 1 syncscope(\"agent-one-as\")\l... monotonic, align 4\l  %65 = add nsw i32 %59, 1\l  %66 = icmp slt i32 %65, %45\l  %67 = icmp slt i32 %65, %46\l  %68 = select i1 %66, i1 %67, i1 false\l  %69 = icmp slt i32 %65, %2\l  %70 = select i1 %68, i1 %69, i1 false\l  br i1 %70, label %58, label %52, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x5437060:s0 -> Node0x5437060;
	Node0x5437060:s1 -> Node0x54370b0;
	Node0x5437640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%71:\l71:                                               \l  %72 = sext i32 %54 to i64\l  %73 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %72\l  %74 = bitcast i32 addrspace(1)* %73 to i8 addrspace(1)*\l  %75 = getelementptr inbounds [8196 x i32], [8196 x i32] addrspace(3)*\l... @_ZZ5countPiS_iE5count, i32 0, i32 %21\l  %76 = bitcast i32 addrspace(3)* %75 to i8 addrspace(3)*\l  %77 = shl nuw i16 %19, 2\l  %78 = zext i16 %77 to i64\l  br label %79\l}"];
	Node0x5437640 -> Node0x5439310;
	Node0x5439310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  %80 = phi i8 addrspace(3)* [ %94, %79 ], [ %76, %71 ]\l  %81 = phi i8 addrspace(1)* [ %95, %79 ], [ %74, %71 ]\l  %82 = phi i64 [ %93, %79 ], [ %78, %71 ]\l  %83 = load i8, i8 addrspace(3)* %80, align 1, !tbaa !23\l  store i8 %83, i8 addrspace(1)* %81, align 1, !tbaa !23\l  %84 = getelementptr inbounds i8, i8 addrspace(3)* %80, i32 1\l  %85 = load i8, i8 addrspace(3)* %84, align 1, !tbaa !23\l  %86 = getelementptr inbounds i8, i8 addrspace(1)* %81, i64 1\l  store i8 %85, i8 addrspace(1)* %86, align 1, !tbaa !23\l  %87 = getelementptr inbounds i8, i8 addrspace(3)* %80, i32 2\l  %88 = load i8, i8 addrspace(3)* %87, align 1, !tbaa !23\l  %89 = getelementptr inbounds i8, i8 addrspace(1)* %81, i64 2\l  store i8 %88, i8 addrspace(1)* %89, align 1, !tbaa !23\l  %90 = getelementptr inbounds i8, i8 addrspace(3)* %80, i32 3\l  %91 = load i8, i8 addrspace(3)* %90, align 1, !tbaa !23\l  %92 = getelementptr inbounds i8, i8 addrspace(1)* %81, i64 3\l  store i8 %91, i8 addrspace(1)* %92, align 1, !tbaa !23\l  %93 = add nsw i64 %82, -4\l  %94 = getelementptr inbounds i8, i8 addrspace(3)* %80, i32 4\l  %95 = getelementptr inbounds i8, i8 addrspace(1)* %81, i64 4\l  %96 = icmp eq i64 %93, 0\l  br i1 %96, label %97, label %79, !llvm.loop !24\l|{<s0>T|<s1>F}}"];
	Node0x5439310:s0 -> Node0x54375f0;
	Node0x5439310:s1 -> Node0x5439310;
	Node0x54375f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%97:\l97:                                               \l  ret void\l}"];
}
