`include "B_NOC2_NMU128_defines.vh"

reg [`NOC2_NMU128_DATA_SZ-1:0] ATTR [0:`NOC2_NMU128_ADDR_N-1];
reg [`NOC2_NMU128__REG_ADDR_DST0_SZ-1:0] REG_ADDR_DST0_REG = REG_ADDR_DST0;
reg [`NOC2_NMU128__REG_ADDR_DST1_SZ-1:0] REG_ADDR_DST1_REG = REG_ADDR_DST1;
reg [`NOC2_NMU128__REG_ADDR_DST10_SZ-1:0] REG_ADDR_DST10_REG = REG_ADDR_DST10;
reg [`NOC2_NMU128__REG_ADDR_DST11_SZ-1:0] REG_ADDR_DST11_REG = REG_ADDR_DST11;
reg [`NOC2_NMU128__REG_ADDR_DST12_SZ-1:0] REG_ADDR_DST12_REG = REG_ADDR_DST12;
reg [`NOC2_NMU128__REG_ADDR_DST13_SZ-1:0] REG_ADDR_DST13_REG = REG_ADDR_DST13;
reg [`NOC2_NMU128__REG_ADDR_DST14_SZ-1:0] REG_ADDR_DST14_REG = REG_ADDR_DST14;
reg [`NOC2_NMU128__REG_ADDR_DST15_SZ-1:0] REG_ADDR_DST15_REG = REG_ADDR_DST15;
reg [`NOC2_NMU128__REG_ADDR_DST16_SZ-1:0] REG_ADDR_DST16_REG = REG_ADDR_DST16;
reg [`NOC2_NMU128__REG_ADDR_DST17_SZ-1:0] REG_ADDR_DST17_REG = REG_ADDR_DST17;
reg [`NOC2_NMU128__REG_ADDR_DST18_SZ-1:0] REG_ADDR_DST18_REG = REG_ADDR_DST18;
reg [`NOC2_NMU128__REG_ADDR_DST19_SZ-1:0] REG_ADDR_DST19_REG = REG_ADDR_DST19;
reg [`NOC2_NMU128__REG_ADDR_DST2_SZ-1:0] REG_ADDR_DST2_REG = REG_ADDR_DST2;
reg [`NOC2_NMU128__REG_ADDR_DST20_SZ-1:0] REG_ADDR_DST20_REG = REG_ADDR_DST20;
reg [`NOC2_NMU128__REG_ADDR_DST21_SZ-1:0] REG_ADDR_DST21_REG = REG_ADDR_DST21;
reg [`NOC2_NMU128__REG_ADDR_DST22_SZ-1:0] REG_ADDR_DST22_REG = REG_ADDR_DST22;
reg [`NOC2_NMU128__REG_ADDR_DST23_SZ-1:0] REG_ADDR_DST23_REG = REG_ADDR_DST23;
reg [`NOC2_NMU128__REG_ADDR_DST24_SZ-1:0] REG_ADDR_DST24_REG = REG_ADDR_DST24;
reg [`NOC2_NMU128__REG_ADDR_DST25_SZ-1:0] REG_ADDR_DST25_REG = REG_ADDR_DST25;
reg [`NOC2_NMU128__REG_ADDR_DST26_SZ-1:0] REG_ADDR_DST26_REG = REG_ADDR_DST26;
reg [`NOC2_NMU128__REG_ADDR_DST27_SZ-1:0] REG_ADDR_DST27_REG = REG_ADDR_DST27;
reg [`NOC2_NMU128__REG_ADDR_DST28_SZ-1:0] REG_ADDR_DST28_REG = REG_ADDR_DST28;
reg [`NOC2_NMU128__REG_ADDR_DST29_SZ-1:0] REG_ADDR_DST29_REG = REG_ADDR_DST29;
reg [`NOC2_NMU128__REG_ADDR_DST3_SZ-1:0] REG_ADDR_DST3_REG = REG_ADDR_DST3;
reg [`NOC2_NMU128__REG_ADDR_DST30_SZ-1:0] REG_ADDR_DST30_REG = REG_ADDR_DST30;
reg [`NOC2_NMU128__REG_ADDR_DST31_SZ-1:0] REG_ADDR_DST31_REG = REG_ADDR_DST31;
reg [`NOC2_NMU128__REG_ADDR_DST4_SZ-1:0] REG_ADDR_DST4_REG = REG_ADDR_DST4;
reg [`NOC2_NMU128__REG_ADDR_DST5_SZ-1:0] REG_ADDR_DST5_REG = REG_ADDR_DST5;
reg [`NOC2_NMU128__REG_ADDR_DST6_SZ-1:0] REG_ADDR_DST6_REG = REG_ADDR_DST6;
reg [`NOC2_NMU128__REG_ADDR_DST7_SZ-1:0] REG_ADDR_DST7_REG = REG_ADDR_DST7;
reg [`NOC2_NMU128__REG_ADDR_DST8_SZ-1:0] REG_ADDR_DST8_REG = REG_ADDR_DST8;
reg [`NOC2_NMU128__REG_ADDR_DST9_SZ-1:0] REG_ADDR_DST9_REG = REG_ADDR_DST9;
reg [`NOC2_NMU128__REG_ADDR_ENABLE_SZ-1:0] REG_ADDR_ENABLE_REG = REG_ADDR_ENABLE;
reg [`NOC2_NMU128__REG_ADDR_MADDR0_SZ-1:0] REG_ADDR_MADDR0_REG = REG_ADDR_MADDR0;
reg [`NOC2_NMU128__REG_ADDR_MADDR1_SZ-1:0] REG_ADDR_MADDR1_REG = REG_ADDR_MADDR1;
reg [`NOC2_NMU128__REG_ADDR_MADDR10_SZ-1:0] REG_ADDR_MADDR10_REG = REG_ADDR_MADDR10;
reg [`NOC2_NMU128__REG_ADDR_MADDR11_SZ-1:0] REG_ADDR_MADDR11_REG = REG_ADDR_MADDR11;
reg [`NOC2_NMU128__REG_ADDR_MADDR12_SZ-1:0] REG_ADDR_MADDR12_REG = REG_ADDR_MADDR12;
reg [`NOC2_NMU128__REG_ADDR_MADDR13_SZ-1:0] REG_ADDR_MADDR13_REG = REG_ADDR_MADDR13;
reg [`NOC2_NMU128__REG_ADDR_MADDR14_SZ-1:0] REG_ADDR_MADDR14_REG = REG_ADDR_MADDR14;
reg [`NOC2_NMU128__REG_ADDR_MADDR15_SZ-1:0] REG_ADDR_MADDR15_REG = REG_ADDR_MADDR15;
reg [`NOC2_NMU128__REG_ADDR_MADDR16_SZ-1:0] REG_ADDR_MADDR16_REG = REG_ADDR_MADDR16;
reg [`NOC2_NMU128__REG_ADDR_MADDR17_SZ-1:0] REG_ADDR_MADDR17_REG = REG_ADDR_MADDR17;
reg [`NOC2_NMU128__REG_ADDR_MADDR18_SZ-1:0] REG_ADDR_MADDR18_REG = REG_ADDR_MADDR18;
reg [`NOC2_NMU128__REG_ADDR_MADDR19_SZ-1:0] REG_ADDR_MADDR19_REG = REG_ADDR_MADDR19;
reg [`NOC2_NMU128__REG_ADDR_MADDR2_SZ-1:0] REG_ADDR_MADDR2_REG = REG_ADDR_MADDR2;
reg [`NOC2_NMU128__REG_ADDR_MADDR20_SZ-1:0] REG_ADDR_MADDR20_REG = REG_ADDR_MADDR20;
reg [`NOC2_NMU128__REG_ADDR_MADDR21_SZ-1:0] REG_ADDR_MADDR21_REG = REG_ADDR_MADDR21;
reg [`NOC2_NMU128__REG_ADDR_MADDR22_SZ-1:0] REG_ADDR_MADDR22_REG = REG_ADDR_MADDR22;
reg [`NOC2_NMU128__REG_ADDR_MADDR23_SZ-1:0] REG_ADDR_MADDR23_REG = REG_ADDR_MADDR23;
reg [`NOC2_NMU128__REG_ADDR_MADDR24_SZ-1:0] REG_ADDR_MADDR24_REG = REG_ADDR_MADDR24;
reg [`NOC2_NMU128__REG_ADDR_MADDR25_SZ-1:0] REG_ADDR_MADDR25_REG = REG_ADDR_MADDR25;
reg [`NOC2_NMU128__REG_ADDR_MADDR26_SZ-1:0] REG_ADDR_MADDR26_REG = REG_ADDR_MADDR26;
reg [`NOC2_NMU128__REG_ADDR_MADDR27_SZ-1:0] REG_ADDR_MADDR27_REG = REG_ADDR_MADDR27;
reg [`NOC2_NMU128__REG_ADDR_MADDR28_SZ-1:0] REG_ADDR_MADDR28_REG = REG_ADDR_MADDR28;
reg [`NOC2_NMU128__REG_ADDR_MADDR29_SZ-1:0] REG_ADDR_MADDR29_REG = REG_ADDR_MADDR29;
reg [`NOC2_NMU128__REG_ADDR_MADDR3_SZ-1:0] REG_ADDR_MADDR3_REG = REG_ADDR_MADDR3;
reg [`NOC2_NMU128__REG_ADDR_MADDR30_SZ-1:0] REG_ADDR_MADDR30_REG = REG_ADDR_MADDR30;
reg [`NOC2_NMU128__REG_ADDR_MADDR31_SZ-1:0] REG_ADDR_MADDR31_REG = REG_ADDR_MADDR31;
reg [`NOC2_NMU128__REG_ADDR_MADDR4_SZ-1:0] REG_ADDR_MADDR4_REG = REG_ADDR_MADDR4;
reg [`NOC2_NMU128__REG_ADDR_MADDR5_SZ-1:0] REG_ADDR_MADDR5_REG = REG_ADDR_MADDR5;
reg [`NOC2_NMU128__REG_ADDR_MADDR6_SZ-1:0] REG_ADDR_MADDR6_REG = REG_ADDR_MADDR6;
reg [`NOC2_NMU128__REG_ADDR_MADDR7_SZ-1:0] REG_ADDR_MADDR7_REG = REG_ADDR_MADDR7;
reg [`NOC2_NMU128__REG_ADDR_MADDR8_SZ-1:0] REG_ADDR_MADDR8_REG = REG_ADDR_MADDR8;
reg [`NOC2_NMU128__REG_ADDR_MADDR9_SZ-1:0] REG_ADDR_MADDR9_REG = REG_ADDR_MADDR9;
reg [`NOC2_NMU128__REG_ADDR_MASK0_SZ-1:0] REG_ADDR_MASK0_REG = REG_ADDR_MASK0;
reg [`NOC2_NMU128__REG_ADDR_MASK1_SZ-1:0] REG_ADDR_MASK1_REG = REG_ADDR_MASK1;
reg [`NOC2_NMU128__REG_ADDR_MASK10_SZ-1:0] REG_ADDR_MASK10_REG = REG_ADDR_MASK10;
reg [`NOC2_NMU128__REG_ADDR_MASK11_SZ-1:0] REG_ADDR_MASK11_REG = REG_ADDR_MASK11;
reg [`NOC2_NMU128__REG_ADDR_MASK12_SZ-1:0] REG_ADDR_MASK12_REG = REG_ADDR_MASK12;
reg [`NOC2_NMU128__REG_ADDR_MASK13_SZ-1:0] REG_ADDR_MASK13_REG = REG_ADDR_MASK13;
reg [`NOC2_NMU128__REG_ADDR_MASK14_SZ-1:0] REG_ADDR_MASK14_REG = REG_ADDR_MASK14;
reg [`NOC2_NMU128__REG_ADDR_MASK15_SZ-1:0] REG_ADDR_MASK15_REG = REG_ADDR_MASK15;
reg [`NOC2_NMU128__REG_ADDR_MASK16_SZ-1:0] REG_ADDR_MASK16_REG = REG_ADDR_MASK16;
reg [`NOC2_NMU128__REG_ADDR_MASK17_SZ-1:0] REG_ADDR_MASK17_REG = REG_ADDR_MASK17;
reg [`NOC2_NMU128__REG_ADDR_MASK18_SZ-1:0] REG_ADDR_MASK18_REG = REG_ADDR_MASK18;
reg [`NOC2_NMU128__REG_ADDR_MASK19_SZ-1:0] REG_ADDR_MASK19_REG = REG_ADDR_MASK19;
reg [`NOC2_NMU128__REG_ADDR_MASK2_SZ-1:0] REG_ADDR_MASK2_REG = REG_ADDR_MASK2;
reg [`NOC2_NMU128__REG_ADDR_MASK20_SZ-1:0] REG_ADDR_MASK20_REG = REG_ADDR_MASK20;
reg [`NOC2_NMU128__REG_ADDR_MASK21_SZ-1:0] REG_ADDR_MASK21_REG = REG_ADDR_MASK21;
reg [`NOC2_NMU128__REG_ADDR_MASK22_SZ-1:0] REG_ADDR_MASK22_REG = REG_ADDR_MASK22;
reg [`NOC2_NMU128__REG_ADDR_MASK23_SZ-1:0] REG_ADDR_MASK23_REG = REG_ADDR_MASK23;
reg [`NOC2_NMU128__REG_ADDR_MASK24_SZ-1:0] REG_ADDR_MASK24_REG = REG_ADDR_MASK24;
reg [`NOC2_NMU128__REG_ADDR_MASK25_SZ-1:0] REG_ADDR_MASK25_REG = REG_ADDR_MASK25;
reg [`NOC2_NMU128__REG_ADDR_MASK26_SZ-1:0] REG_ADDR_MASK26_REG = REG_ADDR_MASK26;
reg [`NOC2_NMU128__REG_ADDR_MASK27_SZ-1:0] REG_ADDR_MASK27_REG = REG_ADDR_MASK27;
reg [`NOC2_NMU128__REG_ADDR_MASK28_SZ-1:0] REG_ADDR_MASK28_REG = REG_ADDR_MASK28;
reg [`NOC2_NMU128__REG_ADDR_MASK29_SZ-1:0] REG_ADDR_MASK29_REG = REG_ADDR_MASK29;
reg [`NOC2_NMU128__REG_ADDR_MASK3_SZ-1:0] REG_ADDR_MASK3_REG = REG_ADDR_MASK3;
reg [`NOC2_NMU128__REG_ADDR_MASK30_SZ-1:0] REG_ADDR_MASK30_REG = REG_ADDR_MASK30;
reg [`NOC2_NMU128__REG_ADDR_MASK31_SZ-1:0] REG_ADDR_MASK31_REG = REG_ADDR_MASK31;
reg [`NOC2_NMU128__REG_ADDR_MASK4_SZ-1:0] REG_ADDR_MASK4_REG = REG_ADDR_MASK4;
reg [`NOC2_NMU128__REG_ADDR_MASK5_SZ-1:0] REG_ADDR_MASK5_REG = REG_ADDR_MASK5;
reg [`NOC2_NMU128__REG_ADDR_MASK6_SZ-1:0] REG_ADDR_MASK6_REG = REG_ADDR_MASK6;
reg [`NOC2_NMU128__REG_ADDR_MASK7_SZ-1:0] REG_ADDR_MASK7_REG = REG_ADDR_MASK7;
reg [`NOC2_NMU128__REG_ADDR_MASK8_SZ-1:0] REG_ADDR_MASK8_REG = REG_ADDR_MASK8;
reg [`NOC2_NMU128__REG_ADDR_MASK9_SZ-1:0] REG_ADDR_MASK9_REG = REG_ADDR_MASK9;
reg [`NOC2_NMU128__REG_ADDR_REMAP_SZ-1:0] REG_ADDR_REMAP_REG = REG_ADDR_REMAP;
reg [`NOC2_NMU128__REG_ADDR_RPADDR0_SZ-1:0] REG_ADDR_RPADDR0_REG = REG_ADDR_RPADDR0;
reg [`NOC2_NMU128__REG_ADDR_RPADDR1_SZ-1:0] REG_ADDR_RPADDR1_REG = REG_ADDR_RPADDR1;
reg [`NOC2_NMU128__REG_ADDR_RPADDR10_SZ-1:0] REG_ADDR_RPADDR10_REG = REG_ADDR_RPADDR10;
reg [`NOC2_NMU128__REG_ADDR_RPADDR11_SZ-1:0] REG_ADDR_RPADDR11_REG = REG_ADDR_RPADDR11;
reg [`NOC2_NMU128__REG_ADDR_RPADDR12_SZ-1:0] REG_ADDR_RPADDR12_REG = REG_ADDR_RPADDR12;
reg [`NOC2_NMU128__REG_ADDR_RPADDR13_SZ-1:0] REG_ADDR_RPADDR13_REG = REG_ADDR_RPADDR13;
reg [`NOC2_NMU128__REG_ADDR_RPADDR14_SZ-1:0] REG_ADDR_RPADDR14_REG = REG_ADDR_RPADDR14;
reg [`NOC2_NMU128__REG_ADDR_RPADDR15_SZ-1:0] REG_ADDR_RPADDR15_REG = REG_ADDR_RPADDR15;
reg [`NOC2_NMU128__REG_ADDR_RPADDR16_SZ-1:0] REG_ADDR_RPADDR16_REG = REG_ADDR_RPADDR16;
reg [`NOC2_NMU128__REG_ADDR_RPADDR17_SZ-1:0] REG_ADDR_RPADDR17_REG = REG_ADDR_RPADDR17;
reg [`NOC2_NMU128__REG_ADDR_RPADDR18_SZ-1:0] REG_ADDR_RPADDR18_REG = REG_ADDR_RPADDR18;
reg [`NOC2_NMU128__REG_ADDR_RPADDR19_SZ-1:0] REG_ADDR_RPADDR19_REG = REG_ADDR_RPADDR19;
reg [`NOC2_NMU128__REG_ADDR_RPADDR2_SZ-1:0] REG_ADDR_RPADDR2_REG = REG_ADDR_RPADDR2;
reg [`NOC2_NMU128__REG_ADDR_RPADDR20_SZ-1:0] REG_ADDR_RPADDR20_REG = REG_ADDR_RPADDR20;
reg [`NOC2_NMU128__REG_ADDR_RPADDR21_SZ-1:0] REG_ADDR_RPADDR21_REG = REG_ADDR_RPADDR21;
reg [`NOC2_NMU128__REG_ADDR_RPADDR22_SZ-1:0] REG_ADDR_RPADDR22_REG = REG_ADDR_RPADDR22;
reg [`NOC2_NMU128__REG_ADDR_RPADDR23_SZ-1:0] REG_ADDR_RPADDR23_REG = REG_ADDR_RPADDR23;
reg [`NOC2_NMU128__REG_ADDR_RPADDR24_SZ-1:0] REG_ADDR_RPADDR24_REG = REG_ADDR_RPADDR24;
reg [`NOC2_NMU128__REG_ADDR_RPADDR25_SZ-1:0] REG_ADDR_RPADDR25_REG = REG_ADDR_RPADDR25;
reg [`NOC2_NMU128__REG_ADDR_RPADDR26_SZ-1:0] REG_ADDR_RPADDR26_REG = REG_ADDR_RPADDR26;
reg [`NOC2_NMU128__REG_ADDR_RPADDR27_SZ-1:0] REG_ADDR_RPADDR27_REG = REG_ADDR_RPADDR27;
reg [`NOC2_NMU128__REG_ADDR_RPADDR28_SZ-1:0] REG_ADDR_RPADDR28_REG = REG_ADDR_RPADDR28;
reg [`NOC2_NMU128__REG_ADDR_RPADDR29_SZ-1:0] REG_ADDR_RPADDR29_REG = REG_ADDR_RPADDR29;
reg [`NOC2_NMU128__REG_ADDR_RPADDR3_SZ-1:0] REG_ADDR_RPADDR3_REG = REG_ADDR_RPADDR3;
reg [`NOC2_NMU128__REG_ADDR_RPADDR30_SZ-1:0] REG_ADDR_RPADDR30_REG = REG_ADDR_RPADDR30;
reg [`NOC2_NMU128__REG_ADDR_RPADDR31_SZ-1:0] REG_ADDR_RPADDR31_REG = REG_ADDR_RPADDR31;
reg [`NOC2_NMU128__REG_ADDR_RPADDR4_SZ-1:0] REG_ADDR_RPADDR4_REG = REG_ADDR_RPADDR4;
reg [`NOC2_NMU128__REG_ADDR_RPADDR5_SZ-1:0] REG_ADDR_RPADDR5_REG = REG_ADDR_RPADDR5;
reg [`NOC2_NMU128__REG_ADDR_RPADDR6_SZ-1:0] REG_ADDR_RPADDR6_REG = REG_ADDR_RPADDR6;
reg [`NOC2_NMU128__REG_ADDR_RPADDR7_SZ-1:0] REG_ADDR_RPADDR7_REG = REG_ADDR_RPADDR7;
reg [`NOC2_NMU128__REG_ADDR_RPADDR8_SZ-1:0] REG_ADDR_RPADDR8_REG = REG_ADDR_RPADDR8;
reg [`NOC2_NMU128__REG_ADDR_RPADDR9_SZ-1:0] REG_ADDR_RPADDR9_REG = REG_ADDR_RPADDR9;
reg [`NOC2_NMU128__REG_ADR_MAP_CPM_SZ-1:0] REG_ADR_MAP_CPM_REG = REG_ADR_MAP_CPM;
reg [`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_0_SZ-1:0] REG_ADR_MAP_FPD_AFI_FS_0_REG = REG_ADR_MAP_FPD_AFI_FS_0;
reg [`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_1_SZ-1:0] REG_ADR_MAP_FPD_AFI_FS_1_REG = REG_ADR_MAP_FPD_AFI_FS_1;
reg [`NOC2_NMU128__REG_ADR_MAP_FPD_GIC_SZ-1:0] REG_ADR_MAP_FPD_GIC_REG = REG_ADR_MAP_FPD_GIC;
reg [`NOC2_NMU128__REG_ADR_MAP_HNIC_SZ-1:0] REG_ADR_MAP_HNIC_REG = REG_ADR_MAP_HNIC;
reg [`NOC2_NMU128__REG_ADR_MAP_LPD_AFI_FS_SZ-1:0] REG_ADR_MAP_LPD_AFI_FS_REG = REG_ADR_MAP_LPD_AFI_FS;
reg [`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_0_SZ-1:0] REG_ADR_MAP_ME_ARRAY_0_REG = REG_ADR_MAP_ME_ARRAY_0;
reg [`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_1_SZ-1:0] REG_ADR_MAP_ME_ARRAY_1_REG = REG_ADR_MAP_ME_ARRAY_1;
reg [`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_2_SZ-1:0] REG_ADR_MAP_ME_ARRAY_2_REG = REG_ADR_MAP_ME_ARRAY_2;
reg [`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_3_SZ-1:0] REG_ADR_MAP_ME_ARRAY_3_REG = REG_ADR_MAP_ME_ARRAY_3;
reg [`NOC2_NMU128__REG_ADR_MAP_OCM_SZ-1:0] REG_ADR_MAP_OCM_REG = REG_ADR_MAP_OCM;
reg [`NOC2_NMU128__REG_ADR_MAP_PCIE_SZ-1:0] REG_ADR_MAP_PCIE_REG = REG_ADR_MAP_PCIE;
reg [`NOC2_NMU128__REG_ADR_MAP_PMC_SZ-1:0] REG_ADR_MAP_PMC_REG = REG_ADR_MAP_PMC;
reg [`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_0_SZ-1:0] REG_ADR_MAP_PMC_ALIAS_0_REG = REG_ADR_MAP_PMC_ALIAS_0;
reg [`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_1_SZ-1:0] REG_ADR_MAP_PMC_ALIAS_1_REG = REG_ADR_MAP_PMC_ALIAS_1;
reg [`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_2_SZ-1:0] REG_ADR_MAP_PMC_ALIAS_2_REG = REG_ADR_MAP_PMC_ALIAS_2;
reg [`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_3_SZ-1:0] REG_ADR_MAP_PMC_ALIAS_3_REG = REG_ADR_MAP_PMC_ALIAS_3;
reg [`NOC2_NMU128__REG_ADR_MAP_XPDS_SZ-1:0] REG_ADR_MAP_XPDS_REG = REG_ADR_MAP_XPDS;
reg [`NOC2_NMU128__REG_ADR_MAP_XSPI_SZ-1:0] REG_ADR_MAP_XSPI_REG = REG_ADR_MAP_XSPI;
reg REG_AFWS_EN_REG = REG_AFWS_EN;
reg REG_AFWS_INTR_EN_REG = REG_AFWS_INTR_EN;
reg [`NOC2_NMU128__REG_AFWS_TIMEOUT_ERR_EN_SZ-1:0] REG_AFWS_TIMEOUT_ERR_EN_REG = REG_AFWS_TIMEOUT_ERR_EN;
reg REG_AXI_NON_MOD_DISABLE_REG = REG_AXI_NON_MOD_DISABLE;
reg [`NOC2_NMU128__REG_AXI_PAR_CHK_SZ-1:0] REG_AXI_PAR_CHK_REG = REG_AXI_PAR_CHK;
reg [`NOC2_NMU128__REG_CHOPSIZE_SZ-1:0] REG_CHOPSIZE_REG = REG_CHOPSIZE;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP0_0_SZ-1:0] REG_DDR_ADR_MAP0_0_REG = REG_DDR_ADR_MAP0_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP0_1_SZ-1:0] REG_DDR_ADR_MAP0_1_REG = REG_DDR_ADR_MAP0_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP1_0_SZ-1:0] REG_DDR_ADR_MAP1_0_REG = REG_DDR_ADR_MAP1_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP1_1_SZ-1:0] REG_DDR_ADR_MAP1_1_REG = REG_DDR_ADR_MAP1_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP2_0_SZ-1:0] REG_DDR_ADR_MAP2_0_REG = REG_DDR_ADR_MAP2_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP2_1_SZ-1:0] REG_DDR_ADR_MAP2_1_REG = REG_DDR_ADR_MAP2_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP3_0_SZ-1:0] REG_DDR_ADR_MAP3_0_REG = REG_DDR_ADR_MAP3_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP3_1_SZ-1:0] REG_DDR_ADR_MAP3_1_REG = REG_DDR_ADR_MAP3_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP4_0_SZ-1:0] REG_DDR_ADR_MAP4_0_REG = REG_DDR_ADR_MAP4_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP4_1_SZ-1:0] REG_DDR_ADR_MAP4_1_REG = REG_DDR_ADR_MAP4_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP5_0_SZ-1:0] REG_DDR_ADR_MAP5_0_REG = REG_DDR_ADR_MAP5_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP5_1_SZ-1:0] REG_DDR_ADR_MAP5_1_REG = REG_DDR_ADR_MAP5_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP6_0_SZ-1:0] REG_DDR_ADR_MAP6_0_REG = REG_DDR_ADR_MAP6_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP6_1_SZ-1:0] REG_DDR_ADR_MAP6_1_REG = REG_DDR_ADR_MAP6_1;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP7_0_SZ-1:0] REG_DDR_ADR_MAP7_0_REG = REG_DDR_ADR_MAP7_0;
reg [`NOC2_NMU128__REG_DDR_ADR_MAP7_1_SZ-1:0] REG_DDR_ADR_MAP7_1_REG = REG_DDR_ADR_MAP7_1;
reg [`NOC2_NMU128__REG_DDR_DST_MAP0_SZ-1:0] REG_DDR_DST_MAP0_REG = REG_DDR_DST_MAP0;
reg [`NOC2_NMU128__REG_DDR_DST_MAP1_SZ-1:0] REG_DDR_DST_MAP1_REG = REG_DDR_DST_MAP1;
reg [`NOC2_NMU128__REG_DDR_DST_MAP10_SZ-1:0] REG_DDR_DST_MAP10_REG = REG_DDR_DST_MAP10;
reg [`NOC2_NMU128__REG_DDR_DST_MAP11_SZ-1:0] REG_DDR_DST_MAP11_REG = REG_DDR_DST_MAP11;
reg [`NOC2_NMU128__REG_DDR_DST_MAP12_SZ-1:0] REG_DDR_DST_MAP12_REG = REG_DDR_DST_MAP12;
reg [`NOC2_NMU128__REG_DDR_DST_MAP13_SZ-1:0] REG_DDR_DST_MAP13_REG = REG_DDR_DST_MAP13;
reg [`NOC2_NMU128__REG_DDR_DST_MAP14_SZ-1:0] REG_DDR_DST_MAP14_REG = REG_DDR_DST_MAP14;
reg [`NOC2_NMU128__REG_DDR_DST_MAP15_SZ-1:0] REG_DDR_DST_MAP15_REG = REG_DDR_DST_MAP15;
reg [`NOC2_NMU128__REG_DDR_DST_MAP2_SZ-1:0] REG_DDR_DST_MAP2_REG = REG_DDR_DST_MAP2;
reg [`NOC2_NMU128__REG_DDR_DST_MAP3_SZ-1:0] REG_DDR_DST_MAP3_REG = REG_DDR_DST_MAP3;
reg [`NOC2_NMU128__REG_DDR_DST_MAP4_SZ-1:0] REG_DDR_DST_MAP4_REG = REG_DDR_DST_MAP4;
reg [`NOC2_NMU128__REG_DDR_DST_MAP5_SZ-1:0] REG_DDR_DST_MAP5_REG = REG_DDR_DST_MAP5;
reg [`NOC2_NMU128__REG_DDR_DST_MAP6_SZ-1:0] REG_DDR_DST_MAP6_REG = REG_DDR_DST_MAP6;
reg [`NOC2_NMU128__REG_DDR_DST_MAP7_SZ-1:0] REG_DDR_DST_MAP7_REG = REG_DDR_DST_MAP7;
reg [`NOC2_NMU128__REG_DDR_DST_MAP8_SZ-1:0] REG_DDR_DST_MAP8_REG = REG_DDR_DST_MAP8;
reg [`NOC2_NMU128__REG_DDR_DST_MAP9_SZ-1:0] REG_DDR_DST_MAP9_REG = REG_DDR_DST_MAP9;
reg [`NOC2_NMU128__REG_DWIDTH_SZ-1:0] REG_DWIDTH_REG = REG_DWIDTH;
reg REG_ECC_CHK_EN_REG = REG_ECC_CHK_EN;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH0_SZ-1:0] REG_HBM_MAP_T0_CH0_REG = REG_HBM_MAP_T0_CH0;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH1_SZ-1:0] REG_HBM_MAP_T0_CH1_REG = REG_HBM_MAP_T0_CH1;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH10_SZ-1:0] REG_HBM_MAP_T0_CH10_REG = REG_HBM_MAP_T0_CH10;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH11_SZ-1:0] REG_HBM_MAP_T0_CH11_REG = REG_HBM_MAP_T0_CH11;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH12_SZ-1:0] REG_HBM_MAP_T0_CH12_REG = REG_HBM_MAP_T0_CH12;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH13_SZ-1:0] REG_HBM_MAP_T0_CH13_REG = REG_HBM_MAP_T0_CH13;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH14_SZ-1:0] REG_HBM_MAP_T0_CH14_REG = REG_HBM_MAP_T0_CH14;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH15_SZ-1:0] REG_HBM_MAP_T0_CH15_REG = REG_HBM_MAP_T0_CH15;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH2_SZ-1:0] REG_HBM_MAP_T0_CH2_REG = REG_HBM_MAP_T0_CH2;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH3_SZ-1:0] REG_HBM_MAP_T0_CH3_REG = REG_HBM_MAP_T0_CH3;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH4_SZ-1:0] REG_HBM_MAP_T0_CH4_REG = REG_HBM_MAP_T0_CH4;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH5_SZ-1:0] REG_HBM_MAP_T0_CH5_REG = REG_HBM_MAP_T0_CH5;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH6_SZ-1:0] REG_HBM_MAP_T0_CH6_REG = REG_HBM_MAP_T0_CH6;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH7_SZ-1:0] REG_HBM_MAP_T0_CH7_REG = REG_HBM_MAP_T0_CH7;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH8_SZ-1:0] REG_HBM_MAP_T0_CH8_REG = REG_HBM_MAP_T0_CH8;
reg [`NOC2_NMU128__REG_HBM_MAP_T0_CH9_SZ-1:0] REG_HBM_MAP_T0_CH9_REG = REG_HBM_MAP_T0_CH9;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH0_SZ-1:0] REG_HBM_MAP_T1_CH0_REG = REG_HBM_MAP_T1_CH0;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH1_SZ-1:0] REG_HBM_MAP_T1_CH1_REG = REG_HBM_MAP_T1_CH1;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH10_SZ-1:0] REG_HBM_MAP_T1_CH10_REG = REG_HBM_MAP_T1_CH10;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH11_SZ-1:0] REG_HBM_MAP_T1_CH11_REG = REG_HBM_MAP_T1_CH11;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH12_SZ-1:0] REG_HBM_MAP_T1_CH12_REG = REG_HBM_MAP_T1_CH12;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH13_SZ-1:0] REG_HBM_MAP_T1_CH13_REG = REG_HBM_MAP_T1_CH13;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH14_SZ-1:0] REG_HBM_MAP_T1_CH14_REG = REG_HBM_MAP_T1_CH14;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH15_SZ-1:0] REG_HBM_MAP_T1_CH15_REG = REG_HBM_MAP_T1_CH15;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH2_SZ-1:0] REG_HBM_MAP_T1_CH2_REG = REG_HBM_MAP_T1_CH2;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH3_SZ-1:0] REG_HBM_MAP_T1_CH3_REG = REG_HBM_MAP_T1_CH3;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH4_SZ-1:0] REG_HBM_MAP_T1_CH4_REG = REG_HBM_MAP_T1_CH4;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH5_SZ-1:0] REG_HBM_MAP_T1_CH5_REG = REG_HBM_MAP_T1_CH5;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH6_SZ-1:0] REG_HBM_MAP_T1_CH6_REG = REG_HBM_MAP_T1_CH6;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH7_SZ-1:0] REG_HBM_MAP_T1_CH7_REG = REG_HBM_MAP_T1_CH7;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH8_SZ-1:0] REG_HBM_MAP_T1_CH8_REG = REG_HBM_MAP_T1_CH8;
reg [`NOC2_NMU128__REG_HBM_MAP_T1_CH9_SZ-1:0] REG_HBM_MAP_T1_CH9_REG = REG_HBM_MAP_T1_CH9;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH0_SZ-1:0] REG_HBM_MAP_T2_CH0_REG = REG_HBM_MAP_T2_CH0;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH1_SZ-1:0] REG_HBM_MAP_T2_CH1_REG = REG_HBM_MAP_T2_CH1;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH10_SZ-1:0] REG_HBM_MAP_T2_CH10_REG = REG_HBM_MAP_T2_CH10;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH11_SZ-1:0] REG_HBM_MAP_T2_CH11_REG = REG_HBM_MAP_T2_CH11;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH12_SZ-1:0] REG_HBM_MAP_T2_CH12_REG = REG_HBM_MAP_T2_CH12;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH13_SZ-1:0] REG_HBM_MAP_T2_CH13_REG = REG_HBM_MAP_T2_CH13;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH14_SZ-1:0] REG_HBM_MAP_T2_CH14_REG = REG_HBM_MAP_T2_CH14;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH15_SZ-1:0] REG_HBM_MAP_T2_CH15_REG = REG_HBM_MAP_T2_CH15;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH2_SZ-1:0] REG_HBM_MAP_T2_CH2_REG = REG_HBM_MAP_T2_CH2;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH3_SZ-1:0] REG_HBM_MAP_T2_CH3_REG = REG_HBM_MAP_T2_CH3;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH4_SZ-1:0] REG_HBM_MAP_T2_CH4_REG = REG_HBM_MAP_T2_CH4;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH5_SZ-1:0] REG_HBM_MAP_T2_CH5_REG = REG_HBM_MAP_T2_CH5;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH6_SZ-1:0] REG_HBM_MAP_T2_CH6_REG = REG_HBM_MAP_T2_CH6;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH7_SZ-1:0] REG_HBM_MAP_T2_CH7_REG = REG_HBM_MAP_T2_CH7;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH8_SZ-1:0] REG_HBM_MAP_T2_CH8_REG = REG_HBM_MAP_T2_CH8;
reg [`NOC2_NMU128__REG_HBM_MAP_T2_CH9_SZ-1:0] REG_HBM_MAP_T2_CH9_REG = REG_HBM_MAP_T2_CH9;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH0_SZ-1:0] REG_HBM_MAP_T3_CH0_REG = REG_HBM_MAP_T3_CH0;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH1_SZ-1:0] REG_HBM_MAP_T3_CH1_REG = REG_HBM_MAP_T3_CH1;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH10_SZ-1:0] REG_HBM_MAP_T3_CH10_REG = REG_HBM_MAP_T3_CH10;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH11_SZ-1:0] REG_HBM_MAP_T3_CH11_REG = REG_HBM_MAP_T3_CH11;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH12_SZ-1:0] REG_HBM_MAP_T3_CH12_REG = REG_HBM_MAP_T3_CH12;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH13_SZ-1:0] REG_HBM_MAP_T3_CH13_REG = REG_HBM_MAP_T3_CH13;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH14_SZ-1:0] REG_HBM_MAP_T3_CH14_REG = REG_HBM_MAP_T3_CH14;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH15_SZ-1:0] REG_HBM_MAP_T3_CH15_REG = REG_HBM_MAP_T3_CH15;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH2_SZ-1:0] REG_HBM_MAP_T3_CH2_REG = REG_HBM_MAP_T3_CH2;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH3_SZ-1:0] REG_HBM_MAP_T3_CH3_REG = REG_HBM_MAP_T3_CH3;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH4_SZ-1:0] REG_HBM_MAP_T3_CH4_REG = REG_HBM_MAP_T3_CH4;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH5_SZ-1:0] REG_HBM_MAP_T3_CH5_REG = REG_HBM_MAP_T3_CH5;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH6_SZ-1:0] REG_HBM_MAP_T3_CH6_REG = REG_HBM_MAP_T3_CH6;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH7_SZ-1:0] REG_HBM_MAP_T3_CH7_REG = REG_HBM_MAP_T3_CH7;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH8_SZ-1:0] REG_HBM_MAP_T3_CH8_REG = REG_HBM_MAP_T3_CH8;
reg [`NOC2_NMU128__REG_HBM_MAP_T3_CH9_SZ-1:0] REG_HBM_MAP_T3_CH9_REG = REG_HBM_MAP_T3_CH9;
reg [`NOC2_NMU128__REG_MODE_SELECT_SZ-1:0] REG_MODE_SELECT_REG = REG_MODE_SELECT;
reg REG_NMU_BYPASS_EN_REG = REG_NMU_BYPASS_EN;
reg [`NOC2_NMU128__REG_OUTSTANDING_RD_TXN_SZ-1:0] REG_OUTSTANDING_RD_TXN_REG = REG_OUTSTANDING_RD_TXN;
reg [`NOC2_NMU128__REG_OUTSTANDING_WR_TXN_SZ-1:0] REG_OUTSTANDING_WR_TXN_REG = REG_OUTSTANDING_WR_TXN;
reg [`NOC2_NMU128__REG_PRIORITY_SZ-1:0] REG_PRIORITY_REG = REG_PRIORITY;
reg [`NOC2_NMU128__REG_RD_AXPROT_SEL_SZ-1:0] REG_RD_AXPROT_SEL_REG = REG_RD_AXPROT_SEL;
reg [`NOC2_NMU128__REG_RD_RATE_CREDIT_DROP_SZ-1:0] REG_RD_RATE_CREDIT_DROP_REG = REG_RD_RATE_CREDIT_DROP;
reg [`NOC2_NMU128__REG_RD_RATE_CREDIT_LIMIT_SZ-1:0] REG_RD_RATE_CREDIT_LIMIT_REG = REG_RD_RATE_CREDIT_LIMIT;
reg [`NOC2_NMU128__REG_RD_VCA_TOKEN0_SZ-1:0] REG_RD_VCA_TOKEN0_REG = REG_RD_VCA_TOKEN0;
reg [`NOC2_NMU128__REG_RESP_SRC_ID_MASK_SZ-1:0] REG_RESP_SRC_ID_MASK_REG = REG_RESP_SRC_ID_MASK;
reg REG_RPOISON_TO_SLVERR_REG = REG_RPOISON_TO_SLVERR;
reg [`NOC2_NMU128__REG_RROB_RAM_SETTING_SZ-1:0] REG_RROB_RAM_SETTING_REG = REG_RROB_RAM_SETTING;
reg [`NOC2_NMU128__REG_SMID_SEL_SZ-1:0] REG_SMID_SEL_REG = REG_SMID_SEL;
reg [`NOC2_NMU128__REG_SRC_SZ-1:0] REG_SRC_REG = REG_SRC;
reg [`NOC2_NMU128__REG_TBASE_AXI_TIMEOUT_SZ-1:0] REG_TBASE_AXI_TIMEOUT_REG = REG_TBASE_AXI_TIMEOUT;
reg [`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_RD_SZ-1:0] REG_TBASE_MODE_RLIMIT_RD_REG = REG_TBASE_MODE_RLIMIT_RD;
reg [`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_WR_SZ-1:0] REG_TBASE_MODE_RLIMIT_WR_REG = REG_TBASE_MODE_RLIMIT_WR;
reg [`NOC2_NMU128__REG_TBASE_TRK_TIMEOUT_SZ-1:0] REG_TBASE_TRK_TIMEOUT_REG = REG_TBASE_TRK_TIMEOUT;
reg [`NOC2_NMU128__REG_USER_DST0_SZ-1:0] REG_USER_DST0_REG = REG_USER_DST0;
reg [`NOC2_NMU128__REG_USER_DST1_SZ-1:0] REG_USER_DST1_REG = REG_USER_DST1;
reg [`NOC2_NMU128__REG_USER_DST10_SZ-1:0] REG_USER_DST10_REG = REG_USER_DST10;
reg [`NOC2_NMU128__REG_USER_DST11_SZ-1:0] REG_USER_DST11_REG = REG_USER_DST11;
reg [`NOC2_NMU128__REG_USER_DST12_SZ-1:0] REG_USER_DST12_REG = REG_USER_DST12;
reg [`NOC2_NMU128__REG_USER_DST13_SZ-1:0] REG_USER_DST13_REG = REG_USER_DST13;
reg [`NOC2_NMU128__REG_USER_DST14_SZ-1:0] REG_USER_DST14_REG = REG_USER_DST14;
reg [`NOC2_NMU128__REG_USER_DST15_SZ-1:0] REG_USER_DST15_REG = REG_USER_DST15;
reg [`NOC2_NMU128__REG_USER_DST2_SZ-1:0] REG_USER_DST2_REG = REG_USER_DST2;
reg [`NOC2_NMU128__REG_USER_DST3_SZ-1:0] REG_USER_DST3_REG = REG_USER_DST3;
reg [`NOC2_NMU128__REG_USER_DST4_SZ-1:0] REG_USER_DST4_REG = REG_USER_DST4;
reg [`NOC2_NMU128__REG_USER_DST5_SZ-1:0] REG_USER_DST5_REG = REG_USER_DST5;
reg [`NOC2_NMU128__REG_USER_DST6_SZ-1:0] REG_USER_DST6_REG = REG_USER_DST6;
reg [`NOC2_NMU128__REG_USER_DST7_SZ-1:0] REG_USER_DST7_REG = REG_USER_DST7;
reg [`NOC2_NMU128__REG_USER_DST8_SZ-1:0] REG_USER_DST8_REG = REG_USER_DST8;
reg [`NOC2_NMU128__REG_USER_DST9_SZ-1:0] REG_USER_DST9_REG = REG_USER_DST9;
reg REG_USER_REMAP_CTRL_REG = REG_USER_REMAP_CTRL;
reg [`NOC2_NMU128__REG_VC_MAP_SZ-1:0] REG_VC_MAP_REG = REG_VC_MAP;
reg [`NOC2_NMU128__REG_WBUF_LAUNCH_SIZE_SZ-1:0] REG_WBUF_LAUNCH_SIZE_REG = REG_WBUF_LAUNCH_SIZE;
reg [`NOC2_NMU128__REG_WBUF_RAM_SETTING_SZ-1:0] REG_WBUF_RAM_SETTING_REG = REG_WBUF_RAM_SETTING;
reg [`NOC2_NMU128__REG_WR_AXPROT_SEL_SZ-1:0] REG_WR_AXPROT_SEL_REG = REG_WR_AXPROT_SEL;
reg [`NOC2_NMU128__REG_WR_RATE_CREDIT_DROP_SZ-1:0] REG_WR_RATE_CREDIT_DROP_REG = REG_WR_RATE_CREDIT_DROP;
reg [`NOC2_NMU128__REG_WR_RATE_CREDIT_LIMIT_SZ-1:0] REG_WR_RATE_CREDIT_LIMIT_REG = REG_WR_RATE_CREDIT_LIMIT;
reg [`NOC2_NMU128__REG_WR_VCA_TOKEN0_SZ-1:0] REG_WR_VCA_TOKEN0_REG = REG_WR_VCA_TOKEN0;

initial begin
  ATTR[`NOC2_NMU128__REG_ADDR_DST0] = REG_ADDR_DST0;
  ATTR[`NOC2_NMU128__REG_ADDR_DST10] = REG_ADDR_DST10;
  ATTR[`NOC2_NMU128__REG_ADDR_DST11] = REG_ADDR_DST11;
  ATTR[`NOC2_NMU128__REG_ADDR_DST12] = REG_ADDR_DST12;
  ATTR[`NOC2_NMU128__REG_ADDR_DST13] = REG_ADDR_DST13;
  ATTR[`NOC2_NMU128__REG_ADDR_DST14] = REG_ADDR_DST14;
  ATTR[`NOC2_NMU128__REG_ADDR_DST15] = REG_ADDR_DST15;
  ATTR[`NOC2_NMU128__REG_ADDR_DST16] = REG_ADDR_DST16;
  ATTR[`NOC2_NMU128__REG_ADDR_DST17] = REG_ADDR_DST17;
  ATTR[`NOC2_NMU128__REG_ADDR_DST18] = REG_ADDR_DST18;
  ATTR[`NOC2_NMU128__REG_ADDR_DST19] = REG_ADDR_DST19;
  ATTR[`NOC2_NMU128__REG_ADDR_DST1] = REG_ADDR_DST1;
  ATTR[`NOC2_NMU128__REG_ADDR_DST20] = REG_ADDR_DST20;
  ATTR[`NOC2_NMU128__REG_ADDR_DST21] = REG_ADDR_DST21;
  ATTR[`NOC2_NMU128__REG_ADDR_DST22] = REG_ADDR_DST22;
  ATTR[`NOC2_NMU128__REG_ADDR_DST23] = REG_ADDR_DST23;
  ATTR[`NOC2_NMU128__REG_ADDR_DST24] = REG_ADDR_DST24;
  ATTR[`NOC2_NMU128__REG_ADDR_DST25] = REG_ADDR_DST25;
  ATTR[`NOC2_NMU128__REG_ADDR_DST26] = REG_ADDR_DST26;
  ATTR[`NOC2_NMU128__REG_ADDR_DST27] = REG_ADDR_DST27;
  ATTR[`NOC2_NMU128__REG_ADDR_DST28] = REG_ADDR_DST28;
  ATTR[`NOC2_NMU128__REG_ADDR_DST29] = REG_ADDR_DST29;
  ATTR[`NOC2_NMU128__REG_ADDR_DST2] = REG_ADDR_DST2;
  ATTR[`NOC2_NMU128__REG_ADDR_DST30] = REG_ADDR_DST30;
  ATTR[`NOC2_NMU128__REG_ADDR_DST31] = REG_ADDR_DST31;
  ATTR[`NOC2_NMU128__REG_ADDR_DST3] = REG_ADDR_DST3;
  ATTR[`NOC2_NMU128__REG_ADDR_DST4] = REG_ADDR_DST4;
  ATTR[`NOC2_NMU128__REG_ADDR_DST5] = REG_ADDR_DST5;
  ATTR[`NOC2_NMU128__REG_ADDR_DST6] = REG_ADDR_DST6;
  ATTR[`NOC2_NMU128__REG_ADDR_DST7] = REG_ADDR_DST7;
  ATTR[`NOC2_NMU128__REG_ADDR_DST8] = REG_ADDR_DST8;
  ATTR[`NOC2_NMU128__REG_ADDR_DST9] = REG_ADDR_DST9;
  ATTR[`NOC2_NMU128__REG_ADDR_ENABLE] = REG_ADDR_ENABLE;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR0] = REG_ADDR_MADDR0;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR10] = REG_ADDR_MADDR10;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR11] = REG_ADDR_MADDR11;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR12] = REG_ADDR_MADDR12;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR13] = REG_ADDR_MADDR13;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR14] = REG_ADDR_MADDR14;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR15] = REG_ADDR_MADDR15;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR16] = REG_ADDR_MADDR16;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR17] = REG_ADDR_MADDR17;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR18] = REG_ADDR_MADDR18;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR19] = REG_ADDR_MADDR19;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR1] = REG_ADDR_MADDR1;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR20] = REG_ADDR_MADDR20;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR21] = REG_ADDR_MADDR21;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR22] = REG_ADDR_MADDR22;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR23] = REG_ADDR_MADDR23;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR24] = REG_ADDR_MADDR24;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR25] = REG_ADDR_MADDR25;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR26] = REG_ADDR_MADDR26;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR27] = REG_ADDR_MADDR27;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR28] = REG_ADDR_MADDR28;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR29] = REG_ADDR_MADDR29;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR2] = REG_ADDR_MADDR2;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR30] = REG_ADDR_MADDR30;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR31] = REG_ADDR_MADDR31;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR3] = REG_ADDR_MADDR3;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR4] = REG_ADDR_MADDR4;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR5] = REG_ADDR_MADDR5;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR6] = REG_ADDR_MADDR6;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR7] = REG_ADDR_MADDR7;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR8] = REG_ADDR_MADDR8;
  ATTR[`NOC2_NMU128__REG_ADDR_MADDR9] = REG_ADDR_MADDR9;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK0] = REG_ADDR_MASK0;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK10] = REG_ADDR_MASK10;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK11] = REG_ADDR_MASK11;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK12] = REG_ADDR_MASK12;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK13] = REG_ADDR_MASK13;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK14] = REG_ADDR_MASK14;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK15] = REG_ADDR_MASK15;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK16] = REG_ADDR_MASK16;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK17] = REG_ADDR_MASK17;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK18] = REG_ADDR_MASK18;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK19] = REG_ADDR_MASK19;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK1] = REG_ADDR_MASK1;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK20] = REG_ADDR_MASK20;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK21] = REG_ADDR_MASK21;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK22] = REG_ADDR_MASK22;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK23] = REG_ADDR_MASK23;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK24] = REG_ADDR_MASK24;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK25] = REG_ADDR_MASK25;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK26] = REG_ADDR_MASK26;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK27] = REG_ADDR_MASK27;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK28] = REG_ADDR_MASK28;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK29] = REG_ADDR_MASK29;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK2] = REG_ADDR_MASK2;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK30] = REG_ADDR_MASK30;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK31] = REG_ADDR_MASK31;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK3] = REG_ADDR_MASK3;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK4] = REG_ADDR_MASK4;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK5] = REG_ADDR_MASK5;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK6] = REG_ADDR_MASK6;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK7] = REG_ADDR_MASK7;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK8] = REG_ADDR_MASK8;
  ATTR[`NOC2_NMU128__REG_ADDR_MASK9] = REG_ADDR_MASK9;
  ATTR[`NOC2_NMU128__REG_ADDR_REMAP] = REG_ADDR_REMAP;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR0] = REG_ADDR_RPADDR0;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR10] = REG_ADDR_RPADDR10;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR11] = REG_ADDR_RPADDR11;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR12] = REG_ADDR_RPADDR12;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR13] = REG_ADDR_RPADDR13;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR14] = REG_ADDR_RPADDR14;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR15] = REG_ADDR_RPADDR15;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR16] = REG_ADDR_RPADDR16;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR17] = REG_ADDR_RPADDR17;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR18] = REG_ADDR_RPADDR18;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR19] = REG_ADDR_RPADDR19;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR1] = REG_ADDR_RPADDR1;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR20] = REG_ADDR_RPADDR20;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR21] = REG_ADDR_RPADDR21;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR22] = REG_ADDR_RPADDR22;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR23] = REG_ADDR_RPADDR23;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR24] = REG_ADDR_RPADDR24;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR25] = REG_ADDR_RPADDR25;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR26] = REG_ADDR_RPADDR26;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR27] = REG_ADDR_RPADDR27;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR28] = REG_ADDR_RPADDR28;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR29] = REG_ADDR_RPADDR29;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR2] = REG_ADDR_RPADDR2;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR30] = REG_ADDR_RPADDR30;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR31] = REG_ADDR_RPADDR31;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR3] = REG_ADDR_RPADDR3;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR4] = REG_ADDR_RPADDR4;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR5] = REG_ADDR_RPADDR5;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR6] = REG_ADDR_RPADDR6;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR7] = REG_ADDR_RPADDR7;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR8] = REG_ADDR_RPADDR8;
  ATTR[`NOC2_NMU128__REG_ADDR_RPADDR9] = REG_ADDR_RPADDR9;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_CPM] = REG_ADR_MAP_CPM;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_0] = REG_ADR_MAP_FPD_AFI_FS_0;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_1] = REG_ADR_MAP_FPD_AFI_FS_1;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_GIC] = REG_ADR_MAP_FPD_GIC;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_HNIC] = REG_ADR_MAP_HNIC;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_LPD_AFI_FS] = REG_ADR_MAP_LPD_AFI_FS;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_0] = REG_ADR_MAP_ME_ARRAY_0;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_1] = REG_ADR_MAP_ME_ARRAY_1;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_2] = REG_ADR_MAP_ME_ARRAY_2;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_3] = REG_ADR_MAP_ME_ARRAY_3;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_OCM] = REG_ADR_MAP_OCM;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PCIE] = REG_ADR_MAP_PCIE;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC] = REG_ADR_MAP_PMC;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_0] = REG_ADR_MAP_PMC_ALIAS_0;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_1] = REG_ADR_MAP_PMC_ALIAS_1;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_2] = REG_ADR_MAP_PMC_ALIAS_2;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_3] = REG_ADR_MAP_PMC_ALIAS_3;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_XPDS] = REG_ADR_MAP_XPDS;
  ATTR[`NOC2_NMU128__REG_ADR_MAP_XSPI] = REG_ADR_MAP_XSPI;
  ATTR[`NOC2_NMU128__REG_AFWS_EN] = REG_AFWS_EN;
  ATTR[`NOC2_NMU128__REG_AFWS_INTR_EN] = REG_AFWS_INTR_EN;
  ATTR[`NOC2_NMU128__REG_AFWS_TIMEOUT_ERR_EN] = REG_AFWS_TIMEOUT_ERR_EN;
  ATTR[`NOC2_NMU128__REG_AXI_NON_MOD_DISABLE] = REG_AXI_NON_MOD_DISABLE;
  ATTR[`NOC2_NMU128__REG_AXI_PAR_CHK] = REG_AXI_PAR_CHK;
  ATTR[`NOC2_NMU128__REG_CHOPSIZE] = REG_CHOPSIZE;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP0_0] = REG_DDR_ADR_MAP0_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP0_1] = REG_DDR_ADR_MAP0_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP1_0] = REG_DDR_ADR_MAP1_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP1_1] = REG_DDR_ADR_MAP1_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP2_0] = REG_DDR_ADR_MAP2_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP2_1] = REG_DDR_ADR_MAP2_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP3_0] = REG_DDR_ADR_MAP3_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP3_1] = REG_DDR_ADR_MAP3_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP4_0] = REG_DDR_ADR_MAP4_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP4_1] = REG_DDR_ADR_MAP4_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP5_0] = REG_DDR_ADR_MAP5_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP5_1] = REG_DDR_ADR_MAP5_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP6_0] = REG_DDR_ADR_MAP6_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP6_1] = REG_DDR_ADR_MAP6_1;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP7_0] = REG_DDR_ADR_MAP7_0;
  ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP7_1] = REG_DDR_ADR_MAP7_1;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP0] = REG_DDR_DST_MAP0;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP10] = REG_DDR_DST_MAP10;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP11] = REG_DDR_DST_MAP11;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP12] = REG_DDR_DST_MAP12;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP13] = REG_DDR_DST_MAP13;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP14] = REG_DDR_DST_MAP14;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP15] = REG_DDR_DST_MAP15;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP1] = REG_DDR_DST_MAP1;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP2] = REG_DDR_DST_MAP2;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP3] = REG_DDR_DST_MAP3;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP4] = REG_DDR_DST_MAP4;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP5] = REG_DDR_DST_MAP5;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP6] = REG_DDR_DST_MAP6;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP7] = REG_DDR_DST_MAP7;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP8] = REG_DDR_DST_MAP8;
  ATTR[`NOC2_NMU128__REG_DDR_DST_MAP9] = REG_DDR_DST_MAP9;
  ATTR[`NOC2_NMU128__REG_DWIDTH] = REG_DWIDTH;
  ATTR[`NOC2_NMU128__REG_ECC_CHK_EN] = REG_ECC_CHK_EN;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH0] = REG_HBM_MAP_T0_CH0;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH10] = REG_HBM_MAP_T0_CH10;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH11] = REG_HBM_MAP_T0_CH11;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH12] = REG_HBM_MAP_T0_CH12;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH13] = REG_HBM_MAP_T0_CH13;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH14] = REG_HBM_MAP_T0_CH14;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH15] = REG_HBM_MAP_T0_CH15;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH1] = REG_HBM_MAP_T0_CH1;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH2] = REG_HBM_MAP_T0_CH2;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH3] = REG_HBM_MAP_T0_CH3;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH4] = REG_HBM_MAP_T0_CH4;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH5] = REG_HBM_MAP_T0_CH5;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH6] = REG_HBM_MAP_T0_CH6;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH7] = REG_HBM_MAP_T0_CH7;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH8] = REG_HBM_MAP_T0_CH8;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH9] = REG_HBM_MAP_T0_CH9;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH0] = REG_HBM_MAP_T1_CH0;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH10] = REG_HBM_MAP_T1_CH10;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH11] = REG_HBM_MAP_T1_CH11;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH12] = REG_HBM_MAP_T1_CH12;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH13] = REG_HBM_MAP_T1_CH13;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH14] = REG_HBM_MAP_T1_CH14;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH15] = REG_HBM_MAP_T1_CH15;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH1] = REG_HBM_MAP_T1_CH1;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH2] = REG_HBM_MAP_T1_CH2;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH3] = REG_HBM_MAP_T1_CH3;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH4] = REG_HBM_MAP_T1_CH4;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH5] = REG_HBM_MAP_T1_CH5;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH6] = REG_HBM_MAP_T1_CH6;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH7] = REG_HBM_MAP_T1_CH7;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH8] = REG_HBM_MAP_T1_CH8;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH9] = REG_HBM_MAP_T1_CH9;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH0] = REG_HBM_MAP_T2_CH0;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH10] = REG_HBM_MAP_T2_CH10;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH11] = REG_HBM_MAP_T2_CH11;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH12] = REG_HBM_MAP_T2_CH12;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH13] = REG_HBM_MAP_T2_CH13;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH14] = REG_HBM_MAP_T2_CH14;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH15] = REG_HBM_MAP_T2_CH15;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH1] = REG_HBM_MAP_T2_CH1;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH2] = REG_HBM_MAP_T2_CH2;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH3] = REG_HBM_MAP_T2_CH3;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH4] = REG_HBM_MAP_T2_CH4;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH5] = REG_HBM_MAP_T2_CH5;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH6] = REG_HBM_MAP_T2_CH6;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH7] = REG_HBM_MAP_T2_CH7;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH8] = REG_HBM_MAP_T2_CH8;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH9] = REG_HBM_MAP_T2_CH9;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH0] = REG_HBM_MAP_T3_CH0;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH10] = REG_HBM_MAP_T3_CH10;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH11] = REG_HBM_MAP_T3_CH11;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH12] = REG_HBM_MAP_T3_CH12;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH13] = REG_HBM_MAP_T3_CH13;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH14] = REG_HBM_MAP_T3_CH14;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH15] = REG_HBM_MAP_T3_CH15;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH1] = REG_HBM_MAP_T3_CH1;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH2] = REG_HBM_MAP_T3_CH2;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH3] = REG_HBM_MAP_T3_CH3;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH4] = REG_HBM_MAP_T3_CH4;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH5] = REG_HBM_MAP_T3_CH5;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH6] = REG_HBM_MAP_T3_CH6;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH7] = REG_HBM_MAP_T3_CH7;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH8] = REG_HBM_MAP_T3_CH8;
  ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH9] = REG_HBM_MAP_T3_CH9;
  ATTR[`NOC2_NMU128__REG_MODE_SELECT] = REG_MODE_SELECT;
  ATTR[`NOC2_NMU128__REG_NMU_BYPASS_EN] = REG_NMU_BYPASS_EN;
  ATTR[`NOC2_NMU128__REG_OUTSTANDING_RD_TXN] = REG_OUTSTANDING_RD_TXN;
  ATTR[`NOC2_NMU128__REG_OUTSTANDING_WR_TXN] = REG_OUTSTANDING_WR_TXN;
  ATTR[`NOC2_NMU128__REG_PRIORITY] = REG_PRIORITY;
  ATTR[`NOC2_NMU128__REG_RD_AXPROT_SEL] = REG_RD_AXPROT_SEL;
  ATTR[`NOC2_NMU128__REG_RD_RATE_CREDIT_DROP] = REG_RD_RATE_CREDIT_DROP;
  ATTR[`NOC2_NMU128__REG_RD_RATE_CREDIT_LIMIT] = REG_RD_RATE_CREDIT_LIMIT;
  ATTR[`NOC2_NMU128__REG_RD_VCA_TOKEN0] = REG_RD_VCA_TOKEN0;
  ATTR[`NOC2_NMU128__REG_RESP_SRC_ID_MASK] = REG_RESP_SRC_ID_MASK;
  ATTR[`NOC2_NMU128__REG_RPOISON_TO_SLVERR] = REG_RPOISON_TO_SLVERR;
  ATTR[`NOC2_NMU128__REG_RROB_RAM_SETTING] = REG_RROB_RAM_SETTING;
  ATTR[`NOC2_NMU128__REG_SMID_SEL] = REG_SMID_SEL;
  ATTR[`NOC2_NMU128__REG_SRC] = REG_SRC;
  ATTR[`NOC2_NMU128__REG_TBASE_AXI_TIMEOUT] = REG_TBASE_AXI_TIMEOUT;
  ATTR[`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_RD] = REG_TBASE_MODE_RLIMIT_RD;
  ATTR[`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_WR] = REG_TBASE_MODE_RLIMIT_WR;
  ATTR[`NOC2_NMU128__REG_TBASE_TRK_TIMEOUT] = REG_TBASE_TRK_TIMEOUT;
  ATTR[`NOC2_NMU128__REG_USER_DST0] = REG_USER_DST0;
  ATTR[`NOC2_NMU128__REG_USER_DST10] = REG_USER_DST10;
  ATTR[`NOC2_NMU128__REG_USER_DST11] = REG_USER_DST11;
  ATTR[`NOC2_NMU128__REG_USER_DST12] = REG_USER_DST12;
  ATTR[`NOC2_NMU128__REG_USER_DST13] = REG_USER_DST13;
  ATTR[`NOC2_NMU128__REG_USER_DST14] = REG_USER_DST14;
  ATTR[`NOC2_NMU128__REG_USER_DST15] = REG_USER_DST15;
  ATTR[`NOC2_NMU128__REG_USER_DST1] = REG_USER_DST1;
  ATTR[`NOC2_NMU128__REG_USER_DST2] = REG_USER_DST2;
  ATTR[`NOC2_NMU128__REG_USER_DST3] = REG_USER_DST3;
  ATTR[`NOC2_NMU128__REG_USER_DST4] = REG_USER_DST4;
  ATTR[`NOC2_NMU128__REG_USER_DST5] = REG_USER_DST5;
  ATTR[`NOC2_NMU128__REG_USER_DST6] = REG_USER_DST6;
  ATTR[`NOC2_NMU128__REG_USER_DST7] = REG_USER_DST7;
  ATTR[`NOC2_NMU128__REG_USER_DST8] = REG_USER_DST8;
  ATTR[`NOC2_NMU128__REG_USER_DST9] = REG_USER_DST9;
  ATTR[`NOC2_NMU128__REG_USER_REMAP_CTRL] = REG_USER_REMAP_CTRL;
  ATTR[`NOC2_NMU128__REG_VC_MAP] = REG_VC_MAP;
  ATTR[`NOC2_NMU128__REG_WBUF_LAUNCH_SIZE] = REG_WBUF_LAUNCH_SIZE;
  ATTR[`NOC2_NMU128__REG_WBUF_RAM_SETTING] = REG_WBUF_RAM_SETTING;
  ATTR[`NOC2_NMU128__REG_WR_AXPROT_SEL] = REG_WR_AXPROT_SEL;
  ATTR[`NOC2_NMU128__REG_WR_RATE_CREDIT_DROP] = REG_WR_RATE_CREDIT_DROP;
  ATTR[`NOC2_NMU128__REG_WR_RATE_CREDIT_LIMIT] = REG_WR_RATE_CREDIT_LIMIT;
  ATTR[`NOC2_NMU128__REG_WR_VCA_TOKEN0] = REG_WR_VCA_TOKEN0;
end

always @(trig_attr) begin
  REG_ADDR_DST0_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST0];
  REG_ADDR_DST10_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST10];
  REG_ADDR_DST11_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST11];
  REG_ADDR_DST12_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST12];
  REG_ADDR_DST13_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST13];
  REG_ADDR_DST14_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST14];
  REG_ADDR_DST15_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST15];
  REG_ADDR_DST16_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST16];
  REG_ADDR_DST17_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST17];
  REG_ADDR_DST18_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST18];
  REG_ADDR_DST19_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST19];
  REG_ADDR_DST1_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST1];
  REG_ADDR_DST20_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST20];
  REG_ADDR_DST21_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST21];
  REG_ADDR_DST22_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST22];
  REG_ADDR_DST23_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST23];
  REG_ADDR_DST24_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST24];
  REG_ADDR_DST25_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST25];
  REG_ADDR_DST26_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST26];
  REG_ADDR_DST27_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST27];
  REG_ADDR_DST28_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST28];
  REG_ADDR_DST29_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST29];
  REG_ADDR_DST2_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST2];
  REG_ADDR_DST30_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST30];
  REG_ADDR_DST31_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST31];
  REG_ADDR_DST3_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST3];
  REG_ADDR_DST4_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST4];
  REG_ADDR_DST5_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST5];
  REG_ADDR_DST6_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST6];
  REG_ADDR_DST7_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST7];
  REG_ADDR_DST8_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST8];
  REG_ADDR_DST9_REG = ATTR[`NOC2_NMU128__REG_ADDR_DST9];
  REG_ADDR_ENABLE_REG = ATTR[`NOC2_NMU128__REG_ADDR_ENABLE];
  REG_ADDR_MADDR0_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR0];
  REG_ADDR_MADDR10_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR10];
  REG_ADDR_MADDR11_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR11];
  REG_ADDR_MADDR12_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR12];
  REG_ADDR_MADDR13_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR13];
  REG_ADDR_MADDR14_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR14];
  REG_ADDR_MADDR15_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR15];
  REG_ADDR_MADDR16_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR16];
  REG_ADDR_MADDR17_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR17];
  REG_ADDR_MADDR18_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR18];
  REG_ADDR_MADDR19_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR19];
  REG_ADDR_MADDR1_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR1];
  REG_ADDR_MADDR20_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR20];
  REG_ADDR_MADDR21_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR21];
  REG_ADDR_MADDR22_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR22];
  REG_ADDR_MADDR23_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR23];
  REG_ADDR_MADDR24_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR24];
  REG_ADDR_MADDR25_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR25];
  REG_ADDR_MADDR26_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR26];
  REG_ADDR_MADDR27_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR27];
  REG_ADDR_MADDR28_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR28];
  REG_ADDR_MADDR29_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR29];
  REG_ADDR_MADDR2_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR2];
  REG_ADDR_MADDR30_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR30];
  REG_ADDR_MADDR31_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR31];
  REG_ADDR_MADDR3_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR3];
  REG_ADDR_MADDR4_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR4];
  REG_ADDR_MADDR5_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR5];
  REG_ADDR_MADDR6_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR6];
  REG_ADDR_MADDR7_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR7];
  REG_ADDR_MADDR8_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR8];
  REG_ADDR_MADDR9_REG = ATTR[`NOC2_NMU128__REG_ADDR_MADDR9];
  REG_ADDR_MASK0_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK0];
  REG_ADDR_MASK10_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK10];
  REG_ADDR_MASK11_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK11];
  REG_ADDR_MASK12_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK12];
  REG_ADDR_MASK13_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK13];
  REG_ADDR_MASK14_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK14];
  REG_ADDR_MASK15_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK15];
  REG_ADDR_MASK16_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK16];
  REG_ADDR_MASK17_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK17];
  REG_ADDR_MASK18_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK18];
  REG_ADDR_MASK19_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK19];
  REG_ADDR_MASK1_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK1];
  REG_ADDR_MASK20_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK20];
  REG_ADDR_MASK21_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK21];
  REG_ADDR_MASK22_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK22];
  REG_ADDR_MASK23_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK23];
  REG_ADDR_MASK24_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK24];
  REG_ADDR_MASK25_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK25];
  REG_ADDR_MASK26_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK26];
  REG_ADDR_MASK27_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK27];
  REG_ADDR_MASK28_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK28];
  REG_ADDR_MASK29_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK29];
  REG_ADDR_MASK2_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK2];
  REG_ADDR_MASK30_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK30];
  REG_ADDR_MASK31_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK31];
  REG_ADDR_MASK3_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK3];
  REG_ADDR_MASK4_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK4];
  REG_ADDR_MASK5_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK5];
  REG_ADDR_MASK6_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK6];
  REG_ADDR_MASK7_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK7];
  REG_ADDR_MASK8_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK8];
  REG_ADDR_MASK9_REG = ATTR[`NOC2_NMU128__REG_ADDR_MASK9];
  REG_ADDR_REMAP_REG = ATTR[`NOC2_NMU128__REG_ADDR_REMAP];
  REG_ADDR_RPADDR0_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR0];
  REG_ADDR_RPADDR10_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR10];
  REG_ADDR_RPADDR11_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR11];
  REG_ADDR_RPADDR12_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR12];
  REG_ADDR_RPADDR13_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR13];
  REG_ADDR_RPADDR14_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR14];
  REG_ADDR_RPADDR15_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR15];
  REG_ADDR_RPADDR16_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR16];
  REG_ADDR_RPADDR17_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR17];
  REG_ADDR_RPADDR18_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR18];
  REG_ADDR_RPADDR19_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR19];
  REG_ADDR_RPADDR1_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR1];
  REG_ADDR_RPADDR20_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR20];
  REG_ADDR_RPADDR21_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR21];
  REG_ADDR_RPADDR22_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR22];
  REG_ADDR_RPADDR23_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR23];
  REG_ADDR_RPADDR24_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR24];
  REG_ADDR_RPADDR25_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR25];
  REG_ADDR_RPADDR26_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR26];
  REG_ADDR_RPADDR27_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR27];
  REG_ADDR_RPADDR28_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR28];
  REG_ADDR_RPADDR29_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR29];
  REG_ADDR_RPADDR2_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR2];
  REG_ADDR_RPADDR30_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR30];
  REG_ADDR_RPADDR31_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR31];
  REG_ADDR_RPADDR3_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR3];
  REG_ADDR_RPADDR4_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR4];
  REG_ADDR_RPADDR5_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR5];
  REG_ADDR_RPADDR6_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR6];
  REG_ADDR_RPADDR7_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR7];
  REG_ADDR_RPADDR8_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR8];
  REG_ADDR_RPADDR9_REG = ATTR[`NOC2_NMU128__REG_ADDR_RPADDR9];
  REG_ADR_MAP_CPM_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_CPM];
  REG_ADR_MAP_FPD_AFI_FS_0_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_0];
  REG_ADR_MAP_FPD_AFI_FS_1_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_AFI_FS_1];
  REG_ADR_MAP_FPD_GIC_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_FPD_GIC];
  REG_ADR_MAP_HNIC_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_HNIC];
  REG_ADR_MAP_LPD_AFI_FS_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_LPD_AFI_FS];
  REG_ADR_MAP_ME_ARRAY_0_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_0];
  REG_ADR_MAP_ME_ARRAY_1_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_1];
  REG_ADR_MAP_ME_ARRAY_2_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_2];
  REG_ADR_MAP_ME_ARRAY_3_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_ME_ARRAY_3];
  REG_ADR_MAP_OCM_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_OCM];
  REG_ADR_MAP_PCIE_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PCIE];
  REG_ADR_MAP_PMC_ALIAS_0_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_0];
  REG_ADR_MAP_PMC_ALIAS_1_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_1];
  REG_ADR_MAP_PMC_ALIAS_2_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_2];
  REG_ADR_MAP_PMC_ALIAS_3_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC_ALIAS_3];
  REG_ADR_MAP_PMC_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_PMC];
  REG_ADR_MAP_XPDS_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_XPDS];
  REG_ADR_MAP_XSPI_REG = ATTR[`NOC2_NMU128__REG_ADR_MAP_XSPI];
  REG_AFWS_EN_REG = ATTR[`NOC2_NMU128__REG_AFWS_EN];
  REG_AFWS_INTR_EN_REG = ATTR[`NOC2_NMU128__REG_AFWS_INTR_EN];
  REG_AFWS_TIMEOUT_ERR_EN_REG = ATTR[`NOC2_NMU128__REG_AFWS_TIMEOUT_ERR_EN];
  REG_AXI_NON_MOD_DISABLE_REG = ATTR[`NOC2_NMU128__REG_AXI_NON_MOD_DISABLE];
  REG_AXI_PAR_CHK_REG = ATTR[`NOC2_NMU128__REG_AXI_PAR_CHK];
  REG_CHOPSIZE_REG = ATTR[`NOC2_NMU128__REG_CHOPSIZE];
  REG_DDR_ADR_MAP0_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP0_0];
  REG_DDR_ADR_MAP0_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP0_1];
  REG_DDR_ADR_MAP1_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP1_0];
  REG_DDR_ADR_MAP1_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP1_1];
  REG_DDR_ADR_MAP2_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP2_0];
  REG_DDR_ADR_MAP2_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP2_1];
  REG_DDR_ADR_MAP3_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP3_0];
  REG_DDR_ADR_MAP3_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP3_1];
  REG_DDR_ADR_MAP4_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP4_0];
  REG_DDR_ADR_MAP4_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP4_1];
  REG_DDR_ADR_MAP5_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP5_0];
  REG_DDR_ADR_MAP5_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP5_1];
  REG_DDR_ADR_MAP6_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP6_0];
  REG_DDR_ADR_MAP6_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP6_1];
  REG_DDR_ADR_MAP7_0_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP7_0];
  REG_DDR_ADR_MAP7_1_REG = ATTR[`NOC2_NMU128__REG_DDR_ADR_MAP7_1];
  REG_DDR_DST_MAP0_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP0];
  REG_DDR_DST_MAP10_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP10];
  REG_DDR_DST_MAP11_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP11];
  REG_DDR_DST_MAP12_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP12];
  REG_DDR_DST_MAP13_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP13];
  REG_DDR_DST_MAP14_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP14];
  REG_DDR_DST_MAP15_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP15];
  REG_DDR_DST_MAP1_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP1];
  REG_DDR_DST_MAP2_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP2];
  REG_DDR_DST_MAP3_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP3];
  REG_DDR_DST_MAP4_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP4];
  REG_DDR_DST_MAP5_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP5];
  REG_DDR_DST_MAP6_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP6];
  REG_DDR_DST_MAP7_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP7];
  REG_DDR_DST_MAP8_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP8];
  REG_DDR_DST_MAP9_REG = ATTR[`NOC2_NMU128__REG_DDR_DST_MAP9];
  REG_DWIDTH_REG = ATTR[`NOC2_NMU128__REG_DWIDTH];
  REG_ECC_CHK_EN_REG = ATTR[`NOC2_NMU128__REG_ECC_CHK_EN];
  REG_HBM_MAP_T0_CH0_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH0];
  REG_HBM_MAP_T0_CH10_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH10];
  REG_HBM_MAP_T0_CH11_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH11];
  REG_HBM_MAP_T0_CH12_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH12];
  REG_HBM_MAP_T0_CH13_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH13];
  REG_HBM_MAP_T0_CH14_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH14];
  REG_HBM_MAP_T0_CH15_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH15];
  REG_HBM_MAP_T0_CH1_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH1];
  REG_HBM_MAP_T0_CH2_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH2];
  REG_HBM_MAP_T0_CH3_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH3];
  REG_HBM_MAP_T0_CH4_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH4];
  REG_HBM_MAP_T0_CH5_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH5];
  REG_HBM_MAP_T0_CH6_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH6];
  REG_HBM_MAP_T0_CH7_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH7];
  REG_HBM_MAP_T0_CH8_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH8];
  REG_HBM_MAP_T0_CH9_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T0_CH9];
  REG_HBM_MAP_T1_CH0_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH0];
  REG_HBM_MAP_T1_CH10_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH10];
  REG_HBM_MAP_T1_CH11_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH11];
  REG_HBM_MAP_T1_CH12_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH12];
  REG_HBM_MAP_T1_CH13_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH13];
  REG_HBM_MAP_T1_CH14_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH14];
  REG_HBM_MAP_T1_CH15_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH15];
  REG_HBM_MAP_T1_CH1_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH1];
  REG_HBM_MAP_T1_CH2_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH2];
  REG_HBM_MAP_T1_CH3_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH3];
  REG_HBM_MAP_T1_CH4_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH4];
  REG_HBM_MAP_T1_CH5_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH5];
  REG_HBM_MAP_T1_CH6_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH6];
  REG_HBM_MAP_T1_CH7_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH7];
  REG_HBM_MAP_T1_CH8_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH8];
  REG_HBM_MAP_T1_CH9_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T1_CH9];
  REG_HBM_MAP_T2_CH0_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH0];
  REG_HBM_MAP_T2_CH10_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH10];
  REG_HBM_MAP_T2_CH11_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH11];
  REG_HBM_MAP_T2_CH12_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH12];
  REG_HBM_MAP_T2_CH13_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH13];
  REG_HBM_MAP_T2_CH14_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH14];
  REG_HBM_MAP_T2_CH15_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH15];
  REG_HBM_MAP_T2_CH1_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH1];
  REG_HBM_MAP_T2_CH2_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH2];
  REG_HBM_MAP_T2_CH3_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH3];
  REG_HBM_MAP_T2_CH4_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH4];
  REG_HBM_MAP_T2_CH5_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH5];
  REG_HBM_MAP_T2_CH6_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH6];
  REG_HBM_MAP_T2_CH7_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH7];
  REG_HBM_MAP_T2_CH8_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH8];
  REG_HBM_MAP_T2_CH9_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T2_CH9];
  REG_HBM_MAP_T3_CH0_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH0];
  REG_HBM_MAP_T3_CH10_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH10];
  REG_HBM_MAP_T3_CH11_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH11];
  REG_HBM_MAP_T3_CH12_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH12];
  REG_HBM_MAP_T3_CH13_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH13];
  REG_HBM_MAP_T3_CH14_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH14];
  REG_HBM_MAP_T3_CH15_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH15];
  REG_HBM_MAP_T3_CH1_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH1];
  REG_HBM_MAP_T3_CH2_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH2];
  REG_HBM_MAP_T3_CH3_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH3];
  REG_HBM_MAP_T3_CH4_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH4];
  REG_HBM_MAP_T3_CH5_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH5];
  REG_HBM_MAP_T3_CH6_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH6];
  REG_HBM_MAP_T3_CH7_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH7];
  REG_HBM_MAP_T3_CH8_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH8];
  REG_HBM_MAP_T3_CH9_REG = ATTR[`NOC2_NMU128__REG_HBM_MAP_T3_CH9];
  REG_MODE_SELECT_REG = ATTR[`NOC2_NMU128__REG_MODE_SELECT];
  REG_NMU_BYPASS_EN_REG = ATTR[`NOC2_NMU128__REG_NMU_BYPASS_EN];
  REG_OUTSTANDING_RD_TXN_REG = ATTR[`NOC2_NMU128__REG_OUTSTANDING_RD_TXN];
  REG_OUTSTANDING_WR_TXN_REG = ATTR[`NOC2_NMU128__REG_OUTSTANDING_WR_TXN];
  REG_PRIORITY_REG = ATTR[`NOC2_NMU128__REG_PRIORITY];
  REG_RD_AXPROT_SEL_REG = ATTR[`NOC2_NMU128__REG_RD_AXPROT_SEL];
  REG_RD_RATE_CREDIT_DROP_REG = ATTR[`NOC2_NMU128__REG_RD_RATE_CREDIT_DROP];
  REG_RD_RATE_CREDIT_LIMIT_REG = ATTR[`NOC2_NMU128__REG_RD_RATE_CREDIT_LIMIT];
  REG_RD_VCA_TOKEN0_REG = ATTR[`NOC2_NMU128__REG_RD_VCA_TOKEN0];
  REG_RESP_SRC_ID_MASK_REG = ATTR[`NOC2_NMU128__REG_RESP_SRC_ID_MASK];
  REG_RPOISON_TO_SLVERR_REG = ATTR[`NOC2_NMU128__REG_RPOISON_TO_SLVERR];
  REG_RROB_RAM_SETTING_REG = ATTR[`NOC2_NMU128__REG_RROB_RAM_SETTING];
  REG_SMID_SEL_REG = ATTR[`NOC2_NMU128__REG_SMID_SEL];
  REG_SRC_REG = ATTR[`NOC2_NMU128__REG_SRC];
  REG_TBASE_AXI_TIMEOUT_REG = ATTR[`NOC2_NMU128__REG_TBASE_AXI_TIMEOUT];
  REG_TBASE_MODE_RLIMIT_RD_REG = ATTR[`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_RD];
  REG_TBASE_MODE_RLIMIT_WR_REG = ATTR[`NOC2_NMU128__REG_TBASE_MODE_RLIMIT_WR];
  REG_TBASE_TRK_TIMEOUT_REG = ATTR[`NOC2_NMU128__REG_TBASE_TRK_TIMEOUT];
  REG_USER_DST0_REG = ATTR[`NOC2_NMU128__REG_USER_DST0];
  REG_USER_DST10_REG = ATTR[`NOC2_NMU128__REG_USER_DST10];
  REG_USER_DST11_REG = ATTR[`NOC2_NMU128__REG_USER_DST11];
  REG_USER_DST12_REG = ATTR[`NOC2_NMU128__REG_USER_DST12];
  REG_USER_DST13_REG = ATTR[`NOC2_NMU128__REG_USER_DST13];
  REG_USER_DST14_REG = ATTR[`NOC2_NMU128__REG_USER_DST14];
  REG_USER_DST15_REG = ATTR[`NOC2_NMU128__REG_USER_DST15];
  REG_USER_DST1_REG = ATTR[`NOC2_NMU128__REG_USER_DST1];
  REG_USER_DST2_REG = ATTR[`NOC2_NMU128__REG_USER_DST2];
  REG_USER_DST3_REG = ATTR[`NOC2_NMU128__REG_USER_DST3];
  REG_USER_DST4_REG = ATTR[`NOC2_NMU128__REG_USER_DST4];
  REG_USER_DST5_REG = ATTR[`NOC2_NMU128__REG_USER_DST5];
  REG_USER_DST6_REG = ATTR[`NOC2_NMU128__REG_USER_DST6];
  REG_USER_DST7_REG = ATTR[`NOC2_NMU128__REG_USER_DST7];
  REG_USER_DST8_REG = ATTR[`NOC2_NMU128__REG_USER_DST8];
  REG_USER_DST9_REG = ATTR[`NOC2_NMU128__REG_USER_DST9];
  REG_USER_REMAP_CTRL_REG = ATTR[`NOC2_NMU128__REG_USER_REMAP_CTRL];
  REG_VC_MAP_REG = ATTR[`NOC2_NMU128__REG_VC_MAP];
  REG_WBUF_LAUNCH_SIZE_REG = ATTR[`NOC2_NMU128__REG_WBUF_LAUNCH_SIZE];
  REG_WBUF_RAM_SETTING_REG = ATTR[`NOC2_NMU128__REG_WBUF_RAM_SETTING];
  REG_WR_AXPROT_SEL_REG = ATTR[`NOC2_NMU128__REG_WR_AXPROT_SEL];
  REG_WR_RATE_CREDIT_DROP_REG = ATTR[`NOC2_NMU128__REG_WR_RATE_CREDIT_DROP];
  REG_WR_RATE_CREDIT_LIMIT_REG = ATTR[`NOC2_NMU128__REG_WR_RATE_CREDIT_LIMIT];
  REG_WR_VCA_TOKEN0_REG = ATTR[`NOC2_NMU128__REG_WR_VCA_TOKEN0];
end

// procedures to override, read attribute values

task write_attr;
  input  [`NOC2_NMU128_ADDR_SZ-1:0] addr;
  input  [`NOC2_NMU128_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`NOC2_NMU128_DATA_SZ-1:0] read_attr;
  input  [`NOC2_NMU128_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
