-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n : IN STD_LOGIC;
    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read : OUT STD_LOGIC;
    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n : IN STD_LOGIC;
    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read : OUT STD_LOGIC;
    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n : IN STD_LOGIC;
    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read : OUT STD_LOGIC;
    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n : IN STD_LOGIC;
    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read : OUT STD_LOGIC;
    stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n : IN STD_LOGIC;
    stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write : OUT STD_LOGIC;
    stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n : IN STD_LOGIC;
    stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write : OUT STD_LOGIC );
end;


architecture behav of top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n : STD_LOGIC;
    signal stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n : STD_LOGIC;
    signal stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n : STD_LOGIC;
    signal stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n : STD_LOGIC;
    signal tmp_V_reg_205 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_2_reg_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1558_fu_180_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1558_reg_215 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub_i_i46_i_i_fu_191_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_i46_i_i_reg_222 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_336_fu_199_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_336_reg_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRi_V_ce0 : STD_LOGIC;
    signal RRi_V_we0 : STD_LOGIC;
    signal RRi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRo_V_ce0 : STD_LOGIC;
    signal RRo_V_we0 : STD_LOGIC;
    signal RRo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIi_V_ce0 : STD_LOGIC;
    signal RIi_V_we0 : STD_LOGIC;
    signal RIi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIo_V_ce0 : STD_LOGIC;
    signal RIo_V_we0 : STD_LOGIC;
    signal RIo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_idle : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_idle : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_idle : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_idle : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0 : STD_LOGIC;
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg : STD_LOGIC := '0';
    signal grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal sext_ln232_fu_128_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln232_2_fu_131_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1540_fu_134_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1558_fu_148_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1558_s_fu_154_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1558_8_fu_174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1558_1_fu_164_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i8_i_i40_i_i_fu_188_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read : OUT STD_LOGIC;
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read : OUT STD_LOGIC;
        RRi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_V_ce0 : OUT STD_LOGIC;
        RRi_V_we0 : OUT STD_LOGIC;
        RRi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        RIi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_V_ce0 : OUT STD_LOGIC;
        RIi_V_we0 : OUT STD_LOGIC;
        RIi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_V_ce0 : OUT STD_LOGIC;
        RRi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sub_i_i46_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        RRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_V_ce0 : OUT STD_LOGIC;
        RRo_V_we0 : OUT STD_LOGIC;
        RRo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln1558 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i20_i_i : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RIi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_V_ce0 : OUT STD_LOGIC;
        RIi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sub_i_i46_i_i : IN STD_LOGIC_VECTOR (16 downto 0);
        RIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_V_ce0 : OUT STD_LOGIC;
        RIo_V_we0 : OUT STD_LOGIC;
        RIo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln1558 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_i20_i_i : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n : IN STD_LOGIC;
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write : OUT STD_LOGIC;
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n : IN STD_LOGIC;
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write : OUT STD_LOGIC;
        RRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_V_ce0 : OUT STD_LOGIC;
        RRo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        RIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_V_ce0 : OUT STD_LOGIC;
        RIo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    RRi_V_U : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRi_V_address0,
        ce0 => RRi_V_ce0,
        we0 => RRi_V_we0,
        d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0,
        q0 => RRi_V_q0);

    RRo_V_U : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRo_V_address0,
        ce0 => RRo_V_ce0,
        we0 => RRo_V_we0,
        d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0,
        q0 => RRo_V_q0);

    RIi_V_U : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIi_V_address0,
        ce0 => RIi_V_ce0,
        we0 => RIi_V_we0,
        d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0,
        q0 => RIi_V_q0);

    RIo_V_U : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIo_V_address0,
        ce0 => RIo_V_ce0,
        we0 => RIo_V_we0,
        d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0,
        q0 => RIo_V_q0);

    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90 : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start,
        ap_done => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done,
        ap_idle => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_idle,
        ap_ready => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout => stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n => stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout => stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n => stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read,
        RRi_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0,
        RRi_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0,
        RRi_V_we0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0,
        RRi_V_d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0,
        RIi_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0,
        RIi_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0,
        RIi_V_we0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0,
        RIi_V_d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0);

    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100 : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start,
        ap_done => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done,
        ap_idle => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_idle,
        ap_ready => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready,
        RRi_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0,
        RRi_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0,
        RRi_V_q0 => RRi_V_q0,
        sub_i_i46_i_i => sub_i_i46_i_i_reg_222,
        RRo_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0,
        RRo_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0,
        RRo_V_we0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0,
        RRo_V_d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0,
        select_ln1558 => select_ln1558_reg_215,
        conv_i20_i_i => empty_336_reg_228);

    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109 : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start,
        ap_done => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done,
        ap_idle => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_idle,
        ap_ready => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready,
        RIi_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0,
        RIi_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0,
        RIi_V_q0 => RIi_V_q0,
        sub_i_i46_i_i => sub_i_i46_i_i_reg_222,
        RIo_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0,
        RIo_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0,
        RIo_V_we0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0,
        RIo_V_d0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0,
        select_ln1558 => select_ln1558_reg_215,
        conv_i20_i_i => empty_336_reg_228);

    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118 : component top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start,
        ap_done => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done,
        ap_idle => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_idle,
        ap_ready => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n => stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n => stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write,
        RRo_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0,
        RRo_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0,
        RRo_V_q0 => RRo_V_q0,
        RIo_V_address0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0,
        RIo_V_ce0 => grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0,
        RIo_V_q0 => RIo_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready = ap_const_logic_1)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_336_reg_228 <= empty_336_fu_199_p1;
                sub_i_i46_i_i_reg_222 <= sub_i_i46_i_i_fu_191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                select_ln1558_reg_215 <= select_ln1558_fu_180_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_V_2_reg_210 <= stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout;
                tmp_V_reg_205 <= stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    RIi_V_address0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RIi_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RIi_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0;
        else 
            RIi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIi_V_ce0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RIi_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RIi_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0;
        else 
            RIi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIi_V_we0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RIi_V_we0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0;
        else 
            RIi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_V_address0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            RIo_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RIo_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0;
        else 
            RIo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIo_V_ce0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            RIo_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RIo_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0;
        else 
            RIo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_V_we0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RIo_V_we0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0;
        else 
            RIo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_V_address0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RRi_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RRi_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0;
        else 
            RRi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRi_V_ce0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RRi_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RRi_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0;
        else 
            RRi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_V_we0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            RRi_V_we0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0;
        else 
            RRi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_V_address0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            RRo_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RRo_V_address0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0;
        else 
            RRo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRo_V_ce0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            RRo_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RRo_V_ce0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0;
        else 
            RRo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_V_we0_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            RRo_V_we0 <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0;
        else 
            RRo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1540_fu_134_p2 <= std_logic_vector(signed(sext_ln232_fu_128_p1) + signed(sext_ln232_2_fu_131_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if (((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done)
    begin
        if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done)
    begin
        if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
                ap_block_state1 <= ((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done = ap_const_logic_0) or (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        conv_i8_i_i40_i_i_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1558_reg_215),17));

    empty_336_fu_199_p1 <= sub_i_i46_i_i_fu_191_p2(16 - 1 downto 0);
    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg;
    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg;
    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg;
    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg;
    select_ln1558_fu_180_p3 <= 
        sub_ln1558_8_fu_174_p2 when (tmp_fu_140_p3(0) = '1') else 
        trunc_ln1558_1_fu_164_p4;
        sext_ln232_2_fu_131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_V_reg_205),17));

        sext_ln232_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_V_2_reg_210),17));


    stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read;
        else 
            stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read;
        else 
            stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n <= stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n;
        else 
            stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if ((not(((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read <= ap_const_logic_1;
        else 
            stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n <= stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n;
        else 
            stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if ((not(((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read <= ap_const_logic_1;
        else 
            stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n <= stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n;
        else 
            stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if ((not(((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read <= ap_const_logic_1;
        else 
            stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n <= stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n;
        else 
            stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n)
    begin
        if ((not(((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n = ap_const_logic_0) or (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n = ap_const_logic_0) or (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read <= ap_const_logic_1;
        else 
            stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din;

    stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write;
        else 
            stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write <= ap_const_logic_0;
        end if; 
    end process;

    stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din;

    stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write_assign_proc : process(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write <= grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write;
        else 
            stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_i_i46_i_i_fu_191_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(conv_i8_i_i40_i_i_fu_188_p1));
    sub_ln1558_8_fu_174_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln1558_s_fu_154_p4));
    sub_ln1558_fu_148_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(add_ln1540_fu_134_p2));
    tmp_fu_140_p3 <= add_ln1540_fu_134_p2(16 downto 16);
    trunc_ln1558_1_fu_164_p4 <= add_ln1540_fu_134_p2(16 downto 1);
    trunc_ln1558_s_fu_154_p4 <= sub_ln1558_fu_148_p2(16 downto 1);
end behav;
