Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 14:55:38 2025
| Host         : LAPTOP-9C9D7G8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.025        0.000                      0                  442        0.090        0.000                      0                  442        4.500        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.025        0.000                      0                  442        0.090        0.000                      0                  442        4.500        0.000                       0                   320  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 2.734ns (54.343%)  route 2.297ns (45.657%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.176 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.176    noteGen_00/clk_cnt_2_reg[20]_i_1_n_6
    SLICE_X2Y33          FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  noteGen_00/clk_cnt_2_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.109    15.201    noteGen_00/clk_cnt_2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 2.630ns (53.379%)  route 2.297ns (46.621%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  noteGen_00/clk_cnt_2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    noteGen_00/clk_cnt_2_reg[16]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.072 r  noteGen_00/clk_cnt_2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.072    noteGen_00/clk_cnt_2_reg[20]_i_1_n_7
    SLICE_X2Y33          FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.512    14.853    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  noteGen_00/clk_cnt_2_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.109    15.201    noteGen_00/clk_cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 2.617ns (53.256%)  route 2.297ns (46.744%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.059 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.059    noteGen_00/clk_cnt_2_reg[16]_i_1_n_6
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.109    15.200    noteGen_00/clk_cnt_2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 2.609ns (53.180%)  route 2.297ns (46.820%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.051 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.051    noteGen_00/clk_cnt_2_reg[16]_i_1_n_4
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[19]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.109    15.200    noteGen_00/clk_cnt_2_reg[19]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.533ns (52.443%)  route 2.297ns (47.557%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.975 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.975    noteGen_00/clk_cnt_2_reg[16]_i_1_n_5
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.109    15.200    noteGen_00/clk_cnt_2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 2.513ns (52.245%)  route 2.297ns (47.755%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  noteGen_00/clk_cnt_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    noteGen_00/clk_cnt_2_reg[12]_i_1_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.955 r  noteGen_00/clk_cnt_2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.955    noteGen_00/clk_cnt_2_reg[16]_i_1_n_7
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  noteGen_00/clk_cnt_2_reg[16]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDCE (Setup_fdce_C_D)        0.109    15.200    noteGen_00/clk_cnt_2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 2.500ns (52.116%)  route 2.297ns (47.884%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.942 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.942    noteGen_00/clk_cnt_2_reg[12]_i_1_n_6
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    14.850    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.198    noteGen_00/clk_cnt_2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.492ns (52.036%)  route 2.297ns (47.964%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.934 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.934    noteGen_00/clk_cnt_2_reg[12]_i_1_n_4
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    14.850    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.198    noteGen_00/clk_cnt_2_reg[15]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 2.416ns (51.263%)  route 2.297ns (48.737%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.858 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.858    noteGen_00/clk_cnt_2_reg[12]_i_1_n_5
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    14.850    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.198    noteGen_00/clk_cnt_2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.396ns (51.055%)  route 2.297ns (48.945%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  noteGen_00/clk_cnt_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  noteGen_00/clk_cnt_2_reg[3]/Q
                         net (fo=2, routed)           1.044     6.708    noteGen_00/clk_cnt_2_reg[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.124     6.832 r  noteGen_00/c_clk_i_10/O
                         net (fo=1, routed)           0.000     6.832    noteGen_00/c_clk_i_10_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  noteGen_00/c_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.382    noteGen_00/c_clk_reg_i_3_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 f  noteGen_00/c_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.253     8.748    noteGen_00/c_clk_reg_i_2_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     8.872 r  noteGen_00/clk_cnt_2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.872    noteGen_00/clk_cnt_2[0]_i_6_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.385 r  noteGen_00/clk_cnt_2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    noteGen_00/clk_cnt_2_reg[0]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  noteGen_00/clk_cnt_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    noteGen_00/clk_cnt_2_reg[4]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  noteGen_00/clk_cnt_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    noteGen_00/clk_cnt_2_reg[8]_i_1_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.838 r  noteGen_00/clk_cnt_2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.838    noteGen_00/clk_cnt_2_reg[12]_i_1_n_7
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         1.509    14.850    noteGen_00/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  noteGen_00/clk_cnt_2_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.198    noteGen_00/clk_cnt_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.553     1.436    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  kbd_decoder/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  kbd_decoder/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.255     1.832    kbd_decoder/inst/key_in[1]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  kbd_decoder/inst/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    kbd_decoder/key0_in[1]
    SLICE_X35Y22         FDCE                                         r  kbd_decoder/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.818     1.945    kbd_decoder/clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.091     1.787    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.998%)  route 0.203ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.550     1.433    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=21, routed)          0.203     1.777    kbd_decoder/pulse_been_ready
    SLICE_X37Y27         FDCE                                         r  kbd_decoder/key_down_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.819     1.946    kbd_decoder/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  kbd_decoder/key_down_reg[41]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y27         FDCE (Hold_fdce_C_CE)       -0.039     1.658    kbd_decoder/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.187ns (38.226%)  route 0.302ns (61.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.553     1.436    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  kbd_decoder/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.302     1.879    kbd_decoder/inst/key_in[2]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.046     1.925 r  kbd_decoder/inst/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    kbd_decoder/key0_in[2]
    SLICE_X35Y22         FDCE                                         r  kbd_decoder/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.818     1.945    kbd_decoder/clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.107     1.803    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[35]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.889%)  route 0.212ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.550     1.433    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=21, routed)          0.212     1.787    kbd_decoder/pulse_been_ready
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.816     1.943    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[35]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.655    kbd_decoder/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.889%)  route 0.212ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.550     1.433    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=21, routed)          0.212     1.787    kbd_decoder/pulse_been_ready
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.816     1.943    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[37]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.655    kbd_decoder/key_down_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.889%)  route 0.212ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.550     1.433    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=21, routed)          0.212     1.787    kbd_decoder/pulse_been_ready
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.816     1.943    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[38]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.655    kbd_decoder/key_down_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.889%)  route 0.212ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.550     1.433    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=21, routed)          0.212     1.787    kbd_decoder/pulse_been_ready
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.816     1.943    kbd_decoder/clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  kbd_decoder/key_down_reg[46]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y25         FDCE (Hold_fdce_C_CE)       -0.039     1.655    kbd_decoder/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.916%)  route 0.332ns (64.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.554     1.437    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.332     1.910    kbd_decoder/inst/Ps2Interface_i/data_inter
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.955 r  kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X34Y20         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.820     1.947    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X34Y20         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.121     1.819    kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.778%)  route 0.334ns (64.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.554     1.437    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X37Y20         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.334     1.912    kbd_decoder/inst/Ps2Interface_i/data_inter
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X34Y20         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.820     1.947    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X34Y20         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.120     1.818    kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.553     1.436    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.087     1.664    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.709 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.709    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X34Y20         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=319, routed)         0.820     1.947    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X34Y20         FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X34Y20         FDPE (Hold_fdpe_C_D)         0.121     1.570    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y52   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y52   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y51   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y52   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    B/u1/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y57    B/u1/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    B/u1/trig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   display_inst/clk_divider_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y12   display_inst/clk_divider_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    B/u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    B/u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    B/u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    B/u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    B/u1/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    B/u1/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   db_jump/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   db_jump/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   db_jump/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y22   db_jump/shift_reg_reg[3]/C



