#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 03 23:59:12 2017
# Process ID: 7528
# Current directory: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2
# Command line: vivado.exe -log TOP.vds -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/TOP.vds
# Journal file: Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7z010clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 293.574 ; gain = 87.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:52]
INFO: [Synth 8-113] binding component instance 'b0' to cell 'BUFG' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:284]
INFO: [Synth 8-3491] module 'PLL_9MHz' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:26' bound to instance 'pll' of component 'PLL_9MHz' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:285]
INFO: [Synth 8-638] synthesizing module 'PLL_9MHz' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:32]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 36 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PLL_9MHz' (1#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:32]
INFO: [Synth 8-3491] module 'display_driver' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/display_driver.vhd:27' bound to instance 'disp_drive' of component 'display_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:286]
INFO: [Synth 8-638] synthesizing module 'display_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/display_driver.vhd:60]
INFO: [Synth 8-4471] merging register 'VALID_reg' into 'DISP_EN_reg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/display_driver.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'display_driver' (2#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/display_driver.vhd:60]
INFO: [Synth 8-3491] module 'move_blocks' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:26' bound to instance 'block_mover' of component 'move_blocks' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:287]
INFO: [Synth 8-638] synthesizing module 'move_blocks' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'move_blocks' (3#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:42]
INFO: [Synth 8-3491] module 'draw_blocks' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:5' bound to instance 'block_disp' of component 'draw_blocks' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:288]
INFO: [Synth 8-638] synthesizing module 'draw_blocks' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'draw_blocks' (4#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:25]
INFO: [Synth 8-3491] module 'dual_prt_ram_block_strg' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/realtime/dual_prt_ram_block_strg_stub.vhdl:5' bound to instance 'block_ram' of component 'dual_prt_ram_block_strg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:289]
INFO: [Synth 8-638] synthesizing module 'dual_prt_ram_block_strg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/realtime/dual_prt_ram_block_strg_stub.vhdl:21]
INFO: [Synth 8-3491] module 'block_generator' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:28' bound to instance 'block_gen' of component 'block_generator' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:290]
INFO: [Synth 8-638] synthesizing module 'block_generator' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'block_generator' (5#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:41]
INFO: [Synth 8-3491] module 'background' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:5' bound to instance 'bg1' of component 'background' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:291]
INFO: [Synth 8-638] synthesizing module 'background' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'background' (6#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:14]
INFO: [Synth 8-3491] module 'touch_driver_picoblaze' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:6' bound to instance 'spi_driver' of component 'touch_driver_picoblaze' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:292]
INFO: [Synth 8-638] synthesizing module 'touch_driver_picoblaze' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:21]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:114]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:1249]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (7#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6.vhd:111]
	Parameter C_FAMILY bound to: V6 - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 2 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'touch_driver' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/touch_driver.vhd:69' bound to instance 'program_rom' of component 'touch_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:162]
INFO: [Synth 8-638] synthesizing module 'touch_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/touch_driver.vhd:76]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000010110001001010110100101000101010110001010101010101101000100010101000100010101010101010101010101010101010101000101010100010101010101010101010101010100000000000100110011101000010100010100010101010101000101000101010001010001010 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0101000000000000000000000110101111010000000000010001000000000110000000000110101111010000000000010001000000000100010100000000000000000000011010111101000000000001000100000000001000000000011010111101000000000001000100000000000000100000001000011000000000000000 
	Parameter INIT_01 bound to: 256'b0100000100000111001000000010000001000001000001100010000000011111110100100001000000110010000100001001001000000001000000000110101111010000000000010001000000000000000000000110101111010000000000010001000000000010000000000001001100000000000100100000000000010001 
	Parameter INIT_02 bound to: 256'b0000000001001000000000000100010100000000010000010000000000110100000000000011100100000000010100010000000001001000000000000100010100000000001111010000000000110100000101110000010000010110000000000001010100000000000101000000000000010011000000000101000000000000 
	Parameter INIT_03 bound to: 256'b0000000000001001000000000000001000000000000000100101000000000000000000000110101111010000000000010001000000000001010100000000000000000000000010010000000001101011110100000000000100010000000000000010000000100001000000000101011100000000001110010000000001001011 
	Parameter INIT_04 bound to: 256'b0000000000010000000000110001000000000000000100000001000100000000000000000110001101010000000000000000000000000010000000000000001001010000000000000000000000000010000000000000001001010000000000000000000000001001000000000000001000000000000010010101000000000000 
	Parameter INIT_05 bound to: 256'b0110000000100110110101111111111110010111000000010000011001000000000001010011000001000100000011100100010000001110010000110000111001000011000011100101000000000000000000000001000000000100000100000000000000010000000100010000000000000000011000110101000000000000 
	Parameter INIT_06 bound to: 256'b0101000000000000011000000110110011011111111111111001111100000001000111111000000001010000000000000010000001100011001000000110101011010010000010001001001000000001000000000110101111010000000000010001000000000000010100000000000011010110000001001101010100000010 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'touch_driver' (8#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/touch_driver.vhd:76]
INFO: [Synth 8-4471] merging register 'X_POS_reg[9:0]' into 'x_reg[9:0]' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:278]
INFO: [Synth 8-4471] merging register 'Y_POS_reg[9:0]' into 'y_reg[9:0]' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'touch_driver_picoblaze' (9#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/imports/picoblaze/kcpsm6_design_template.vhd:21]
	Parameter area_width bound to: 10'sb0011000000 
	Parameter area_height bound to: 10'sb0001011000 
	Parameter screen_width bound to: 10'sb0111100000 
	Parameter screen_height bound to: 10'sb0100010000 
	Parameter period_pre bound to: 20'b00110001001011010000 
INFO: [Synth 8-3491] module 'player_driver' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:5' bound to instance 'pd' of component 'player_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:293]
INFO: [Synth 8-638] synthesizing module 'player_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:33]
	Parameter area_width bound to: 10'b0011000000 
	Parameter area_height bound to: 10'b0001011000 
	Parameter screen_width bound to: 10'b0111100000 
	Parameter screen_height bound to: 10'b0100010000 
	Parameter period_pre bound to: 20'b00110001001011010000 
INFO: [Synth 8-3491] module 'blk_mem_player' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/realtime/blk_mem_player_stub.vhdl:5' bound to instance 'b0' of component 'blk_mem_player' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:59]
INFO: [Synth 8-638] synthesizing module 'blk_mem_player' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/realtime/blk_mem_player_stub.vhdl:14]
WARNING: [Synth 8-3919] null assignment ignored [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'player_driver' (10#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:33]
INFO: [Synth 8-3491] module 'rand_driver' declared at 'Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/rand_driver.vhd:5' bound to instance 'rng' of component 'rand_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:294]
INFO: [Synth 8-638] synthesizing module 'rand_driver' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/rand_driver.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'rand_driver' (11#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/rand_driver.vhd:14]
WARNING: [Synth 8-614] signal 'ADDR_B_2' is read in the process but is not in the sensitivity list [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:349]
WARNING: [Synth 8-614] signal 'ADDR_B_1' is read in the process but is not in the sensitivity list [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'TOP' (12#1) [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:52]
WARNING: [Synth 8-3917] design TOP has port BL_EN driven by constant 1
WARNING: [Synth 8-3917] design TOP has port GND driven by constant 0
WARNING: [Synth 8-3331] design player_driver has unconnected port VALID
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 331.949 ; gain = 125.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 331.949 ; gain = 125.563
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_player' instantiated as 'pd/b0' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:59]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dual_prt_ram_block_strg' instantiated as 'block_ram' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/TOP.vhd:289]
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/dcp/dual_prt_ram_block_strg_in_context.xdc] for cell 'block_ram'
Finished Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/dcp/dual_prt_ram_block_strg_in_context.xdc] for cell 'block_ram'
Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/dcp_2/blk_mem_player_in_context.xdc] for cell 'pd/b0'
Finished Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.runs/synth_2/.Xil/Vivado-7528-DESKTOP-I9KA4SE/dcp_2/blk_mem_player_in_context.xdc] for cell 'pd/b0'
Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
Finished Parsing XDC File [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 627.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "H_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ADDR_B_reg[3:0]' into 'addrb_reg[3:0]' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:115]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/move_blocks.vhd:110]
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ADDR_B_reg[3:0]' into 'addrb_reg[3:0]' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:127]
INFO: [Synth 8-5546] ROM "pos_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pos_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'addr_int_reg[13:0]' into 'addr_nxt_reg[13:0]' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:59]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:153]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:153]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:153]
INFO: [Synth 8-5546] ROM "PLAYER_V" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'SHOW_reg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'PLAYER_R_reg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'PLAYER_G_reg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'PLAYER_B_reg' [Z:/Documents/School/2016-2017/Programmable_Logic/vhdl_project_copy/vhdl_project.srcs/sources_1/imports/sources_1/new/player_driver.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   4 Input     29 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module display_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module move_blocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module draw_blocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module block_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 9     
Module touch_driver_picoblaze 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module player_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module rand_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "H_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PLAYER_V" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP has port BL_EN driven by constant 1
WARNING: [Synth 8-3917] design TOP has port GND driven by constant 0
WARNING: [Synth 8-3331] design player_driver has unconnected port VALID
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 627.645 ; gain = 421.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'spi_driver/in_port_reg[6]' (FD) to 'spi_driver/in_port_reg[7]'
INFO: [Synth 8-3886] merging instance 'spi_driver/in_port_reg[7]' (FD) to 'spi_driver/in_port_reg[5]'
INFO: [Synth 8-3886] merging instance 'spi_driver/in_port_reg[5]' (FD) to 'spi_driver/in_port_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_driver/interrupt_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_driver/processor/sync_sleep_flop)
INFO: [Synth 8-3886] merging instance 'pd/new_x_reg[0]' (FDE) to 'pd/new_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'spi_driver/in_port_reg[2]' (FD) to 'spi_driver/in_port_reg[1]'
INFO: [Synth 8-3886] merging instance 'spi_driver/in_port_reg[0]' (FD) to 'spi_driver/in_port_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_driver/\in_port_reg[1] )
INFO: [Synth 8-3886] merging instance 'pd/new_x_reg[1]' (FDE) to 'pd/new_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/x_reg[0]' (FDE) to 'pd/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/new_x_reg[3]' (FDE) to 'pd/new_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/new_x_reg[4]' (FDE) to 'pd/new_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/new_x_reg[5]' (FDE) to 'pd/new_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'spi_driver/x_reg[0]' (FDE) to 'spi_driver/x_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_driver/\x_reg[9] )
INFO: [Synth 8-3886] merging instance 'pd/x_reg[1]' (FDE) to 'pd/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/x_reg[3]' (FDE) to 'pd/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/x_reg[4]' (FDE) to 'pd/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'pd/x_reg[5]' (FDE) to 'pd/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'NEW_Y_reg[8]' (FDE) to 'NEW_Y_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NEW_Y_reg[9] )
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[0]' (FDE) to 'block_gen/DIN_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[1]' (FDE) to 'block_gen/DIN_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[2]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[3]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[4]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[5]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[6]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[7]' (FDE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[8]' (FDE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[9]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[10]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[11]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[12]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[13]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[14]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[15]' (FDE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[16]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[20]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[21]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[22]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[23]' (FDE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_gen/\DIN_A_reg[25] )
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_B_reg[0]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_B_reg[1]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_B_reg[2]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_B_reg[3]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_G_reg[0]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_G_reg[1]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_G_reg[2]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_G_reg[3]' (LD) to 'pd/PLAYER_R_reg[0]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_R_reg[0]' (LD) to 'pd/PLAYER_R_reg[1]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_R_reg[1]' (LD) to 'pd/PLAYER_R_reg[2]'
INFO: [Synth 8-3886] merging instance 'pd/PLAYER_R_reg[2]' (LD) to 'pd/PLAYER_R_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pd/\PLAYER_R_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PRIOR_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spi_driver/processor/sync_interrupt_flop)
INFO: [Synth 8-3886] merging instance 'NEW_Y_reg[9]' (FDE) to 'NEW_X_reg[0]'
INFO: [Synth 8-3886] merging instance 'NEW_X_reg[0]' (FDE) to 'NEW_X_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NEW_X_reg[9] )
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[25]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[23]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[22]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[21]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[20]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[16]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[15]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[14]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[13]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[12]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[11]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[10]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[9]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[8]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[7]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[6]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[5]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[4]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[3]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[2]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[1]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[0]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (sync_sleep_flop) is unused and will be removed from module kcpsm6.
WARNING: [Synth 8-3332] Sequential element (sync_interrupt_flop) is unused and will be removed from module kcpsm6.
WARNING: [Synth 8-3332] Sequential element (interrupt_ack_flop) is unused and will be removed from module kcpsm6.
WARNING: [Synth 8-3332] Sequential element (k_write_strobe_flop) is unused and will be removed from module kcpsm6.
WARNING: [Synth 8-3332] Sequential element (read_strobe_flop) is unused and will be removed from module kcpsm6.
WARNING: [Synth 8-3332] Sequential element (x_reg[9]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (x_reg[0]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (y_reg[2]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (y_reg[1]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (y_reg[0]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[7]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[6]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[5]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[2]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[1]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (in_port_reg[0]) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (interrupt_reg) is unused and will be removed from module touch_driver_picoblaze.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[9]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[8]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[7]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[6]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[5]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[4]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[2]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_X_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (new_x_reg[5]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (new_x_reg[4]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (new_x_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (new_x_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (new_x_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (x_reg[5]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (x_reg[4]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (x_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (x_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (x_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_R_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_B_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_B_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_B_reg[2]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_B_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_G_reg[0]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_G_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_G_reg[2]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_G_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_R_reg[1]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_R_reg[2]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PLAYER_R_reg[3]) is unused and will be removed from module player_driver.
WARNING: [Synth 8-3332] Sequential element (PRIOR_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_Y_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_Y_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_Y_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_Y_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_X_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_Y_reg[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (NEW_X_reg[9]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 627.645 ; gain = 421.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:38 . Memory (MB): peak = 627.645 ; gain = 421.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 633.531 ; gain = 427.145

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |dual_prt_ram_block_strg |         1|
|2     |blk_mem_player          |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |blk_mem_player_bbox          |     1|
|2     |dual_prt_ram_block_strg_bbox |     1|
|3     |BUFG                         |     2|
|4     |CARRY4                       |   299|
|5     |LUT1                         |   450|
|6     |LUT2                         |   465|
|7     |LUT3                         |   208|
|8     |LUT4                         |   225|
|9     |LUT5                         |   219|
|10    |LUT6                         |   263|
|11    |LUT6_2                       |    50|
|12    |MUXCY                        |    29|
|13    |PLLE2_BASE                   |     1|
|14    |RAM32M                       |     4|
|15    |RAM64M                       |     2|
|16    |RAMB18E1                     |     1|
|17    |XORCY                        |    27|
|18    |FD                           |    45|
|19    |FDR                          |    18|
|20    |FDRE                         |   332|
|21    |FDSE                         |    56|
|22    |LD                           |    13|
|23    |IBUF                         |     4|
|24    |OBUF                         |    33|
+------+-----------------------------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       |  2816|
|2     |  pll           |PLL_9MHz               |     1|
|3     |  disp_drive    |display_driver         |   124|
|4     |  block_mover   |move_blocks            |   365|
|5     |  block_disp    |draw_blocks            |   132|
|6     |  block_gen     |block_generator        |   174|
|7     |  bg1           |background             |  1138|
|8     |  spi_driver    |touch_driver_picoblaze |   246|
|9     |    processor   |kcpsm6                 |   218|
|10    |    program_rom |touch_driver           |     1|
|11    |  pd            |player_driver          |   204|
|12    |  rng           |rand_driver            |   116|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 633.531 ; gain = 427.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 633.531 ; gain = 114.391
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 633.531 ; gain = 427.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 45 instances
  FDR => FDRE: 18 instances
  LD => LDCE: 13 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 633.531 ; gain = 414.012
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 633.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 04 00:01:02 2017...
