//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s444(blif_clk_net, blif_reset_net, G0, G1, G2, G118, G167,
     G107, G119, G168, G108);
  input blif_clk_net, blif_reset_net, G0, G1, G2;
  output G118, G167, G107, G119, G168, G108;
  wire blif_clk_net, blif_reset_net, G0, G1, G2;
  wire G118, G167, G107, G119, G168, G108;
  wire G11, G12, G13, G14, G15, G16, G17, G18;
  wire G20, G21, G22, G23, G24, G31, n_0, n_3;
  wire n_6, n_13, n_14, n_17, n_20, n_21, n_27, n_28;
  wire n_29, n_30, n_31, n_32, n_34, n_37, n_42, n_44;
  wire n_45, n_46, n_48, n_50, n_52, n_54, n_55, n_57;
  wire n_58, n_59, n_61, n_64, n_65, n_66, n_67, n_68;
  wire n_70, n_71, n_73, n_74, n_75, n_76, n_77, n_78;
  wire n_79, n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  wire n_87, n_88, n_89, n_90, n_91, n_92, n_93, n_94;
  wire n_95, n_98, n_99, n_100, n_102, n_103, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_110, n_111, n_113, n_115;
  wire n_117, n_119, n_120, n_121, n_122, n_124, n_125, n_126;
  wire n_127, n_129, n_130, n_131, n_133, n_135, n_136, n_137;
  wire n_138, n_139, n_140, n_143, n_144, n_145, n_146, n_148;
  wire n_149, n_150, n_151, n_152, n_153, n_154, n_155, n_157;
  wire n_159, n_161, n_162, n_163, n_164, n_165, n_166, n_167;
  wire n_171, n_185, n_186, n_193, n_194, n_197, n_198, n_199;
  wire n_206, n_214, n_215, n_216, n_217, n_218, n_219, n_220;
  wire n_221, n_222, n_223, n_224, n_225, n_226, n_227, n_228;
  wire n_229, n_230, n_231, n_232;
  DFFSRX1 G22_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_166), .Q (G22), .QN ());
  DFFSRX1 G20_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_164), .Q (G20), .QN ());
  DFFSRX1 G21_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_163), .Q (G21), .QN ());
  DFFSRX1 G19_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_165), .Q (n_57), .QN ());
  NAND2X2 g757(.A (n_157), .B (n_155), .Y (n_166));
  DFFSRX1 G18_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_154), .Q (G18), .QN ());
  INVX1 g769(.A (n_161), .Y (n_165));
  INVX2 g761(.A (n_223), .Y (n_164));
  INVX2 g767(.A (n_162), .Y (n_163));
  NAND3X1 g768(.A (n_152), .B (n_216), .C (n_159), .Y (n_162));
  DFFSRX1 G17_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_153), .Q (G17), .QN ());
  NAND3X1 g770(.A (n_135), .B (n_216), .C (n_159), .Y (n_161));
  NAND4X1 g763(.A (n_148), .B (n_216), .C (n_222), .D (n_149), .Y
       (n_157));
  NAND3X1 g774(.A (n_71), .B (n_216), .C (n_220), .Y (n_155));
  DFFSRX1 G16_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_146), .Q (G16), .QN ());
  DFFSRX1 G15_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_151), .Q (G15), .QN ());
  NAND2X1 g754(.A (n_145), .B (n_144), .Y (n_154));
  NOR2X1 g760(.A (n_150), .B (n_140), .Y (n_153));
  MX2X1 g787(.A (n_30), .B (n_34), .S0 (n_219), .Y (n_152));
  DFFSRX1 G28_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_138), .Q (), .QN (G119));
  DFFSRX1 G29_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_137), .Q (), .QN (G167));
  NOR2X1 g793(.A (n_150), .B (n_113), .Y (n_151));
  NAND2X1 g795(.A (n_220), .B (n_34), .Y (n_148));
  NOR2X1 g773(.A (n_232), .B (n_231), .Y (n_146));
  NAND4X1 g758(.A (n_129), .B (n_127), .C (n_143), .D (G18), .Y
       (n_145));
  DFFSRX1 G14_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_126), .Q (G14), .QN ());
  NAND4X1 g772(.A (n_125), .B (n_0), .C (n_143), .D (n_139), .Y
       (n_144));
  AOI21X1 g777(.A0 (n_124), .A1 (n_139), .B0 (n_122), .Y (n_140));
  DFFSRX1 G25_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_119), .Q (G107), .QN ());
  NAND2X1 g792(.A (n_107), .B (n_136), .Y (n_138));
  OAI21X1 g796(.A0 (n_94), .A1 (n_105), .B0 (n_136), .Y (n_137));
  XOR2X1 g797(.A (n_130), .B (n_131), .Y (n_135));
  NAND2X1 g799(.A (n_127), .B (n_222), .Y (n_150));
  NOR2X1 g807(.A (n_58), .B (n_117), .Y (n_133));
  NAND2X1 g781(.A (n_121), .B (n_139), .Y (n_129));
  OAI21X1 g784(.A0 (n_110), .A1 (G16), .B0 (n_127), .Y (n_231));
  AOI21X1 g771(.A0 (n_42), .A1 (n_59), .B0 (n_115), .Y (n_126));
  NOR2X1 g782(.A (n_131), .B (n_124), .Y (n_125));
  NAND2X1 g783(.A (n_124), .B (n_143), .Y (n_232));
  NOR2X1 g785(.A (n_124), .B (n_139), .Y (n_122));
  DFFSRX1 G24_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_120), .Q (G24), .QN ());
  INVX1 g790(.A (n_124), .Y (n_121));
  NAND2X1 g800(.A (n_120), .B (n_139), .Y (n_136));
  AOI21X1 g808(.A0 (n_79), .A1 (G23), .B0 (n_111), .Y (n_119));
  INVX2 g811(.A (n_131), .Y (n_127));
  INVX1 g814(.A (n_217), .Y (n_117));
  NAND3X1 g786(.A (n_143), .B (n_99), .C (n_171), .Y (n_115));
  DFFSRX1 G12_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_103), .Q (G12), .QN ());
  DFFSRX1 G13_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_106), .Q (G13), .QN ());
  DFFSRX1 G26_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_108), .Q (G108), .QN ());
  NAND3X1 g791(.A (n_186), .B (G16), .C (n_109), .Y (n_124));
  INVX2 g813(.A (n_229), .Y (n_131));
  XOR2X1 g818(.A (n_197), .B (n_185), .Y (n_113));
  DFFSRX1 G27_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_100), .Q (G118), .QN ());
  NAND2X1 g810(.A (n_98), .B (n_143), .Y (n_111));
  NAND2X1 g817(.A (n_80), .B (n_104), .Y (n_120));
  AND2X1 g822(.A (n_185), .B (n_109), .Y (n_110));
  AOI21X1 g834(.A0 (n_85), .A1 (n_222), .B0 (n_84), .Y (n_108));
  DFFSRX1 G30_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_93), .Q (G168), .QN ());
  DFFSRX1 G11_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_95), .Q (G11), .QN ());
  NAND2X1 g847(.A (n_83), .B (n_92), .Y (n_107));
  NOR2X1 g804(.A (n_102), .B (n_90), .Y (n_106));
  INVX1 g823(.A (n_104), .Y (n_105));
  NOR2X1 g825(.A (n_102), .B (n_82), .Y (n_103));
  DFFSRX1 G31_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_88), .Q (G31), .QN ());
  DFFSRX1 G23_reg(.RN (n_167), .SN (1'b1), .CK (blif_clk_net), .D
       (n_87), .Q (G23), .QN ());
  OR2X1 g837(.A (n_86), .B (G0), .Y (n_100));
  INVX1 g805(.A (n_91), .Y (n_99));
  NAND3X1 g824(.A (n_222), .B (n_81), .C (G24), .Y (n_104));
  AOI22X1 g826(.A0 (n_31), .A1 (n_78), .B0 (G23), .B1 (G22), .Y (n_98));
  NAND2X1 g831(.A (n_171), .B (n_222), .Y (n_102));
  AND2X1 g838(.A (n_64), .B (n_171), .Y (n_95));
  NOR2X1 g835(.A (n_61), .B (n_74), .Y (n_94));
  AND2X1 g843(.A (n_70), .B (n_65), .Y (n_93));
  NAND3X1 g857(.A (n_67), .B (n_77), .C (n_222), .Y (n_92));
  AOI21X1 g806(.A0 (n_59), .A1 (n_89), .B0 (G14), .Y (n_91));
  AOI21X1 g827(.A0 (n_75), .A1 (n_89), .B0 (n_76), .Y (n_90));
  AND2X1 g839(.A (n_55), .B (n_159), .Y (n_88));
  AND2X1 g840(.A (n_52), .B (n_159), .Y (n_87));
  AOI21X1 g846(.A0 (n_46), .A1 (n_149), .B0 (n_54), .Y (n_86));
  NAND2X1 g856(.A (n_66), .B (n_224), .Y (n_85));
  INVX1 g859(.A (n_83), .Y (n_84));
  AOI22X1 g862(.A0 (n_29), .A1 (n_32), .B0 (n_44), .B1 (n_37), .Y
       (n_82));
  NAND3X1 g842(.A (n_45), .B (n_73), .C (n_3), .Y (n_81));
  NAND3X1 g844(.A (n_79), .B (n_68), .C (G23), .Y (n_80));
  NAND4X1 g845(.A (n_6), .B (n_57), .C (n_34), .D (n_77), .Y (n_78));
  NOR2X1 g836(.A (n_75), .B (n_89), .Y (n_76));
  AOI22X1 g848(.A0 (n_73), .A1 (G23), .B0 (G22), .B1 (n_30), .Y (n_74));
  NOR2X1 g855(.A (n_50), .B (n_149), .Y (n_71));
  NOR2X1 g858(.A (n_224), .B (n_34), .Y (n_70));
  AOI21X1 g860(.A0 (G24), .A1 (n_159), .B0 (n_68), .Y (n_83));
  INVX1 g865(.A (n_66), .Y (n_67));
  NOR2X1 g874(.A (G24), .B (G0), .Y (n_65));
  NOR2X1 g877(.A (n_32), .B (G0), .Y (n_64));
  NAND2X1 g851(.A (n_79), .B (n_222), .Y (n_61));
  INVX1 g850(.A (n_75), .Y (n_59));
  NOR2X1 g853(.A (n_27), .B (n_57), .Y (n_58));
  XOR2X1 g861(.A (G1), .B (G31), .Y (n_55));
  NAND2X1 g878(.A (n_30), .B (n_17), .Y (n_54));
  XOR2X1 g863(.A (G2), .B (G23), .Y (n_52));
  NAND2X1 g866(.A (G22), .B (n_28), .Y (n_66));
  INVX1 g867(.A (n_68), .Y (n_50));
  NAND3X1 g852(.A (n_13), .B (n_20), .C (n_21), .Y (n_48));
  INVX1 g869(.A (n_45), .Y (n_46));
  NAND2X1 g876(.A (n_44), .B (n_32), .Y (n_75));
  AND2X1 g881(.A (n_89), .B (G14), .Y (n_42));
  INVX1 g888(.A (n_28), .Y (n_130));
  INVX1 g898(.A (G0), .Y (n_143));
  INVX1 g908(.A (n_32), .Y (n_37));
  OR2X1 g864(.A (n_30), .B (G24), .Y (n_31));
  NOR2X1 g868(.A (n_30), .B (G0), .Y (n_68));
  INVX1 g938(.A (n_44), .Y (n_29));
  NOR2X1 g870(.A (n_28), .B (G20), .Y (n_45));
  NOR2X1 g871(.A (G22), .B (n_30), .Y (n_73));
  AND2X1 g872(.A (n_28), .B (n_77), .Y (n_79));
  NAND2X1 g873(.A (n_77), .B (n_30), .Y (n_27));
  INVX1 g897(.A (G0), .Y (n_159));
  INVX1 g883(.A (n_21), .Y (n_89));
  INVX1 g909(.A (n_20), .Y (n_32));
  INVX1 g922(.A (n_198), .Y (n_139));
  INVX1 g930(.A (n_30), .Y (n_34));
  INVX1 g939(.A (n_13), .Y (n_44));
  INVX1 g936(.A (n_14), .Y (n_149));
  INVX1 g916(.A (n_197), .Y (n_109));
  NOR2X1 g882(.A (G23), .B (G22), .Y (n_6));
  INVX1 g886(.A (G24), .Y (n_17));
  INVX1 g884(.A (G13), .Y (n_21));
  INVX1 g940(.A (G12), .Y (n_13));
  INVX2 g891(.A (n_57), .Y (n_28));
  INVX1 g906(.A (blif_reset_net), .Y (n_167));
  INVX2 g931(.A (G21), .Y (n_30));
  INVX1 g910(.A (G11), .Y (n_20));
  INVX1 g937(.A (G22), .Y (n_14));
  INVX1 g914(.A (G23), .Y (n_3));
  INVX1 g919(.A (G20), .Y (n_77));
  INVX1 g924(.A (G18), .Y (n_0));
  CLKBUFX1 g963(.A (n_206), .Y (n_171));
  NAND2X1 g967(.A (n_206), .B (n_230), .Y (n_186));
  CLKBUFX3 g968(.A (n_186), .Y (n_185));
  INVX1 g969(.A (G16), .Y (n_193));
  NOR2X1 g970(.A (G15), .B (G17), .Y (n_194));
  INVX1 g972(.A (G15), .Y (n_197));
  INVX1 g973(.A (G17), .Y (n_198));
  NAND2X1 g22(.A (n_193), .B (n_194), .Y (n_199));
  NAND2X1 g976(.A (G14), .B (n_48), .Y (n_206));
  NAND4X1 g43(.A (n_215), .B (n_216), .C (n_221), .D (n_222), .Y
       (n_223));
  INVX1 g47(.A (n_214), .Y (n_215));
  AOI21X1 g48(.A0 (n_130), .A1 (n_131), .B0 (G20), .Y (n_214));
  NAND2X2 g51(.A (n_133), .B (n_149), .Y (n_216));
  INVX1 g44(.A (n_220), .Y (n_221));
  INVX1 g45(.A (n_219), .Y (n_220));
  NAND2X1 g46(.A (n_217), .B (n_218), .Y (n_219));
  AND2X1 g52(.A (n_228), .B (n_225), .Y (n_217));
  NOR2X1 g50(.A (n_28), .B (n_77), .Y (n_218));
  INVX2 g53(.A (G0), .Y (n_222));
  INVX1 g49(.A (n_218), .Y (n_224));
  NAND2X1 g14(.A (n_225), .B (n_228), .Y (n_229));
  AND2X1 g978(.A (n_199), .B (G18), .Y (n_225));
  NAND2X1 g979(.A (n_226), .B (n_227), .Y (n_228));
  NAND2X1 g980(.A (n_48), .B (G14), .Y (n_226));
  INVX1 g19(.A (G31), .Y (n_227));
  INVX1 g981(.A (G31), .Y (n_230));
endmodule

