Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 16 18:56:26 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu5eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           11 |
| Yes          | No                    | No                     |              48 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                  Enable Signal                                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/int_ier[1]_i_1_n_0                         | ap_rst_n                                              |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/waddr                                      |                                                       |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/ar_hs                                      |                                                       |                4 |              6 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/ar_hs                                      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/rdata[15]_i_1_n_0 |                6 |             10 |         1.67 |
|  ap_clk      |                                                                                |                                                       |                5 |             11 |         2.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                          | ap_rst_n                                              |               10 |             16 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                          |                                                       |                4 |             16 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg                  |                                                       |                8 |             22 |         2.75 |
|  ap_clk      |                                                                                | ap_rst_n                                              |               11 |             28 |         2.55 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/zext_ln48_reg_185_reg[4]_0    |                                                       |                2 |             32 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter1_reg_0 |                                                       |                2 |             32 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/ap_enable_reg_pp0_iter1_reg_1 |                                                       |                2 |             32 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_io_s_axi_U/E[0]                                       | ap_rst_n                                              |                8 |             32 |         4.00 |
+--------------+--------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


