

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_5'
================================================================
* Date:           Tue May 26 00:44:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      604|      687| 1.812 us | 2.061 us |  604|  687|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_2_fu_585  |karastuba_mul_templa_2  |      379|      421| 1.137 us | 1.263 us |  379|  421|   none  |
        |grp_mul_I_O_fu_594                 |mul_I_O                 |      356|      398| 1.068 us | 1.194 us |  356|  398|   none  |
        |grp_mul_I_O_fu_605                 |mul_I_O                 |      356|      398| 1.068 us | 1.194 us |  356|  398|   none  |
        |grp_CAT_I_I_I_O_2_fu_616           |CAT_I_I_I_O_2           |      111|      111| 0.333 us | 0.333 us |  111|  111|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 2  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 5  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 6  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 7  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 8  |       19|       19|         5|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 5, States = { 11 12 13 14 15 }
  Pipeline-1 : II = 1, D = 5, States = { 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 5, States = { 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 5, States = { 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 16 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 
17 --> 22 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 23 
23 --> 29 24 
24 --> 29 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 24 
29 --> 36 30 
30 --> 35 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 30 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 37 'read' 'rhs_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 38 'read' 'lhs_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%lhs0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 39 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%lhs1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 40 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%rhs0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 41 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%rhs1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 42 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%lhs0_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 43 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.70ns)   --->   "%lhs1_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 44 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%rhs0_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 45 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%rhs1_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:244]   --->   Operation 46 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "%z0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:252]   --->   Operation 47 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "%z2_digits_data_V = alloca [16 x i64], align 8" [multest.cc:254]   --->   Operation 48 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "%cross_mul_digits_dat = alloca [16 x i64], align 8"   --->   Operation 49 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "%add2_digits_data_V = alloca [16 x i64], align 8" [multest.cc:261]   --->   Operation 50 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "%z1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:263]   --->   Operation 51 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.82ns)   --->   "%icmp_ln246 = icmp eq i4 %i_0, -8" [multest.cc:246]   --->   Operation 54 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%i = add i4 %i_0, 1" [multest.cc:246]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.preheader270.preheader, label %2" [multest.cc:246]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %i_0 to i64" [multest.cc:246]   --->   Operation 58 'zext' 'zext_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 59 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 60 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln246)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 61 [1/1] (0.95ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 61 'br' <Predicate = (icmp_ln246)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 62 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:246]   --->   Operation 62 'load' 'lhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_1 = getelementptr [8 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 63 'getelementptr' 'lhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_1, align 8" [multest.cc:246]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [8 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln246" [multest.cc:246]   --->   Operation 65 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:246]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:246]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.28>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader270.preheader ]"   --->   Operation 68 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.82ns)   --->   "%icmp_ln247 = icmp eq i4 %i1_0, -8" [multest.cc:247]   --->   Operation 69 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.87ns)   --->   "%i_2 = add i4 %i1_0, 1" [multest.cc:247]   --->   Operation 71 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %.preheader269.preheader, label %3" [multest.cc:247]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.51ns)   --->   "%xor_ln247 = xor i4 %i1_0, -8" [multest.cc:247]   --->   Operation 73 'xor' 'xor_ln247' <Predicate = (!icmp_ln247)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %xor_ln247 to i64" [multest.cc:247]   --->   Operation 74 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_1 = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln247_1" [multest.cc:247]   --->   Operation 75 'getelementptr' 'lhs_digits_data_V_ad_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_1 = load i64* %lhs_digits_data_V_ad_1, align 8" [multest.cc:247]   --->   Operation 76 'load' 'lhs_digits_data_V_lo_1' <Predicate = (!icmp_ln247)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_4 : Operation 77 [1/1] (0.95ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 77 'br' <Predicate = (icmp_ln247)> <Delay = 0.95>

State 5 <SV = 3> <Delay = 2.47>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i4 %i1_0 to i64" [multest.cc:247]   --->   Operation 78 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_1 = load i64* %lhs_digits_data_V_ad_1, align 8" [multest.cc:247]   --->   Operation 79 'load' 'lhs_digits_data_V_lo_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_1 = getelementptr [8 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 80 'getelementptr' 'lhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo_1, i64* %lhs1_tmp_digits_data_1, align 8" [multest.cc:247]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [8 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln247" [multest.cc:247]   --->   Operation 82 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo_1, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:247]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader270" [multest.cc:247]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_3, %4 ], [ 0, %.preheader269.preheader ]"   --->   Operation 85 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.82ns)   --->   "%icmp_ln248 = icmp eq i4 %i2_0, -8" [multest.cc:248]   --->   Operation 86 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 87 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.87ns)   --->   "%i_3 = add i4 %i2_0, 1" [multest.cc:248]   --->   Operation 88 'add' 'i_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %.preheader268.preheader, label %4" [multest.cc:248]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i4 %i2_0 to i64" [multest.cc:248]   --->   Operation 90 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 91 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 92 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln248)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 93 [1/1] (0.95ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 93 'br' <Predicate = (icmp_ln248)> <Delay = 0.95>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 94 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:248]   --->   Operation 94 'load' 'rhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_1 = getelementptr [8 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 95 'getelementptr' 'rhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_1, align 8" [multest.cc:248]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [8 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln248" [multest.cc:248]   --->   Operation 97 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:248]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader269" [multest.cc:248]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.28>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_4, %5 ], [ 0, %.preheader268.preheader ]"   --->   Operation 100 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.82ns)   --->   "%icmp_ln249 = icmp eq i4 %i3_0, -8" [multest.cc:249]   --->   Operation 101 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 102 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.87ns)   --->   "%i_4 = add i4 %i3_0, 1" [multest.cc:249]   --->   Operation 103 'add' 'i_4' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %6, label %5" [multest.cc:249]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.51ns)   --->   "%xor_ln249 = xor i4 %i3_0, -8" [multest.cc:249]   --->   Operation 105 'xor' 'xor_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i4 %xor_ln249 to i64" [multest.cc:249]   --->   Operation 106 'zext' 'zext_ln249_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_1 = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln249_1" [multest.cc:249]   --->   Operation 107 'getelementptr' 'rhs_digits_data_V_ad_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_1 = load i64* %rhs_digits_data_V_ad_1, align 8" [multest.cc:249]   --->   Operation 108 'load' 'rhs_digits_data_V_lo_1' <Predicate = (!icmp_ln249)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 109 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs0_digits_data_V, i2 0, [8 x i64]* %rhs0_digits_data_V, [16 x i64]* %z0_digits_data_V)" [multest.cc:214->multest.cc:253]   --->   Operation 109 'call' 'res_tmp_bits_write_a' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs1_digits_data_V, i2 0, [8 x i64]* %rhs1_digits_data_V, [16 x i64]* %z2_digits_data_V)" [multest.cc:214->multest.cc:255]   --->   Operation 110 'call' 'res_tmp_bits_write_a_1' <Predicate = (icmp_ln249)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.2([8 x i64]* %lhs0_tmp_digits_data, [8 x i64]* %lhs1_tmp_digits_data, [8 x i64]* %rhs0_tmp_digits_data, [8 x i64]* %rhs1_tmp_digits_data, [16 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 111 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln249)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 2.47>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i4 %i3_0 to i64" [multest.cc:249]   --->   Operation 112 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_1 = load i64* %rhs_digits_data_V_ad_1, align 8" [multest.cc:249]   --->   Operation 113 'load' 'rhs_digits_data_V_lo_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_1 = getelementptr [8 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 114 'getelementptr' 'rhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo_1, i64* %rhs1_tmp_digits_data_1, align 8" [multest.cc:249]   --->   Operation 115 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [8 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln249" [multest.cc:249]   --->   Operation 116 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo_1, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:249]   --->   Operation 117 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader268" [multest.cc:249]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 119 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs0_digits_data_V, i2 0, [8 x i64]* %rhs0_digits_data_V, [16 x i64]* %z0_digits_data_V)" [multest.cc:214->multest.cc:253]   --->   Operation 119 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 120 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs1_digits_data_V, i2 0, [8 x i64]* %rhs1_digits_data_V, [16 x i64]* %z2_digits_data_V)" [multest.cc:214->multest.cc:255]   --->   Operation 120 'call' 'res_tmp_bits_write_a_1' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 121 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.2([8 x i64]* %lhs0_tmp_digits_data, [8 x i64]* %lhs1_tmp_digits_data, [8 x i64]* %rhs0_tmp_digits_data, [8 x i64]* %rhs1_tmp_digits_data, [16 x i64]* %cross_mul_digits_dat)" [multest.cc:257]   --->   Operation 121 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:257]   --->   Operation 122 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.95>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_16 ], [ 0, %6 ]" [multest.cc:59->multest.cc:262]   --->   Operation 124 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i_5, %hls_label_16 ], [ 0, %6 ]"   --->   Operation 125 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i5 %i_0_i, -16" [multest.cc:51->multest.cc:262]   --->   Operation 126 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 127 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.94ns)   --->   "%i_5 = add i5 %i_0_i, 1" [multest.cc:51->multest.cc:262]   --->   Operation 128 'add' 'i_5' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit", label %hls_label_16" [multest.cc:51->multest.cc:262]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %i_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 130 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [16 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:262]   --->   Operation 131 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 132 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 132 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [16 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:262]   --->   Operation 133 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 134 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 135 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:56->multest.cc:262]   --->   Operation 135 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_12 : Operation 136 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:57->multest.cc:262]   --->   Operation 136 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 13 <SV = 8> <Delay = 1.64>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:57->multest.cc:262]   --->   Operation 137 'zext' 'zext_ln209' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i65" [multest.cc:56->multest.cc:262]   --->   Operation 138 'zext' 'zext_ln700' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:57->multest.cc:262]   --->   Operation 139 'add' 'add_ln700' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 1.64>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %p_088_0_i to i66" [multest.cc:51->multest.cc:262]   --->   Operation 140 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %p_088_0_i to i64" [multest.cc:56->multest.cc:262]   --->   Operation 141 'zext' 'zext_ln700_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i65 %add_ln700 to i66" [multest.cc:57->multest.cc:262]   --->   Operation 142 'zext' 'zext_ln700_10' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.64ns)   --->   "%tmp_V_2 = add i66 %zext_ln700_10, %zext_ln51" [multest.cc:57->multest.cc:262]   --->   Operation 143 'add' 'tmp_V_2' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i64 %z2_digits_data_V_loa, %zext_ln700_9" [multest.cc:58->multest.cc:262]   --->   Operation 144 'add' 'add_ln209_7' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 145 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_6 = add i64 %add_ln209_7, %z0_digits_data_V_loa" [multest.cc:58->multest.cc:262]   --->   Operation 145 'add' 'add_ln209_6' <Predicate = (!icmp_ln51)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_2, i32 64, i32 65)" [multest.cc:59->multest.cc:262]   --->   Operation 146 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 1.76>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:52->multest.cc:262]   --->   Operation 147 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:262]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [16 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:262]   --->   Operation 149 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (1.76ns)   --->   "store i64 %add_ln209_6, i64* %add2_digits_data_V_a, align 8" [multest.cc:58->multest.cc:262]   --->   Operation 150 'store' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i)" [multest.cc:60->multest.cc:262]   --->   Operation 151 'specregionend' 'empty_18' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:262]   --->   Operation 152 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.81>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %p_088_0_i to i6" [multest.cc:61->multest.cc:262]   --->   Operation 153 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %res_tmp_bits_write_a to i5" [multest.cc:61->multest.cc:262]   --->   Operation 154 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i4 %res_tmp_bits_write_a_1 to i5" [multest.cc:61->multest.cc:262]   --->   Operation 155 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.87ns)   --->   "%add_ln61 = add i5 %zext_ln61_2, %zext_ln61_1" [multest.cc:61->multest.cc:262]   --->   Operation 156 'add' 'add_ln61' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i5 %add_ln61 to i6" [multest.cc:61->multest.cc:262]   --->   Operation 157 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln61, %zext_ln61_3" [multest.cc:61->multest.cc:262]   --->   Operation 158 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i6 %add2_tmp_bits to i7" [multest.cc:61->multest.cc:262]   --->   Operation 159 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.95ns)   --->   "br label %.preheader.i3"   --->   Operation 160 'br' <Predicate = true> <Delay = 0.95>

State 17 <SV = 8> <Delay = 1.76>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp_1, %hls_label_17 ], [ false, %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ]" [multest.cc:81->multest.cc:264]   --->   Operation 161 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i5 [ %i_6, %hls_label_17 ], [ 0, %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ]"   --->   Operation 162 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i5 %i_0_i2, -16" [multest.cc:74->multest.cc:264]   --->   Operation 163 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 164 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.94ns)   --->   "%i_6 = add i5 %i_0_i2, 1" [multest.cc:74->multest.cc:264]   --->   Operation 165 'add' 'i_6' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit", label %hls_label_17" [multest.cc:74->multest.cc:264]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %i_0_i2 to i64" [multest.cc:77->multest.cc:264]   --->   Operation 167 'zext' 'zext_ln77' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_1 = getelementptr [16 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln77" [multest.cc:77->multest.cc:264]   --->   Operation 168 'getelementptr' 'cross_mul_digits_dat_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 169 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_2 = load i64* %cross_mul_digits_dat_1, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 169 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_1 = getelementptr [16 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:78->multest.cc:264]   --->   Operation 170 'getelementptr' 'add2_digits_data_V_a_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_1, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 171 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 18 <SV = 9> <Delay = 1.76>
ST_18 : Operation 172 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_2 = load i64* %cross_mul_digits_dat_1, align 8" [multest.cc:77->multest.cc:264]   --->   Operation 172 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_18 : Operation 173 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_1, align 8" [multest.cc:78->multest.cc:264]   --->   Operation 173 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 19 <SV = 10> <Delay = 1.64>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_2 to i65" [multest.cc:77->multest.cc:264]   --->   Operation 174 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:78->multest.cc:264]   --->   Operation 175 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (1.64ns)   --->   "%tmp_V_3 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:78->multest.cc:264]   --->   Operation 176 'sub' 'tmp_V_3' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 1.64>
ST_20 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_4)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:79->multest.cc:264]   --->   Operation 177 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%select_ln701_1 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:79->multest.cc:264]   --->   Operation 178 'select' 'select_ln701_1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%trunc_ln701 = trunc i65 %tmp_V_3 to i64" [multest.cc:79->multest.cc:264]   --->   Operation 179 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_4 = add i65 %select_ln701, %tmp_V_3" [multest.cc:79->multest.cc:264]   --->   Operation 180 'add' 'tmp_V_4' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_4, i32 64)" [multest.cc:81->multest.cc:264]   --->   Operation 181 'bitselect' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_7 = add i64 %trunc_ln701, %select_ln701_1" [multest.cc:84->multest.cc:264]   --->   Operation 182 'add' 'add_ln700_7' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [multest.cc:75->multest.cc:264]   --->   Operation 183 'specregionbegin' 'tmp_i4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:76->multest.cc:264]   --->   Operation 184 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [16 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln77" [multest.cc:85->multest.cc:264]   --->   Operation 185 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (1.76ns)   --->   "store i64 %add_ln700_7, i64* %z1_digits_data_V_add, align 8" [multest.cc:85->multest.cc:264]   --->   Operation 186 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_i4)" [multest.cc:91->multest.cc:264]   --->   Operation 187 'specregionend' 'empty_20' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader.i3" [multest.cc:74->multest.cc:264]   --->   Operation 188 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 1.97>
ST_22 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln92)   --->   "%empty_21 = select i1 %op2_assign, i5 -1, i5 0" [multest.cc:81->multest.cc:264]   --->   Operation 189 'select' 'empty_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln92 = add i5 %empty_21, %zext_ln257" [multest.cc:92->multest.cc:264]   --->   Operation 190 'add' 'add_ln92' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i5 %add_ln92 to i7" [multest.cc:92->multest.cc:264]   --->   Operation 191 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln92, %zext_ln61_4" [multest.cc:92->multest.cc:264]   --->   Operation 192 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 193 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.2([16 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [16 x i64]* %z1_digits_data_V, [16 x i64]* %z2_digits_data_V, [32 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 1.36>
ST_23 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.2([16 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [16 x i64]* %z1_digits_data_V, [16 x i64]* %z2_digits_data_V, [32 x i64]* %res_digits_data_V)" [multest.cc:266]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 195 [1/1] (0.41ns)   --->   "%icmp_ln269 = icmp eq i2 %rhs_tmp_bits_read_1, 0" [multest.cc:269]   --->   Operation 195 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.95ns)   --->   "br i1 %icmp_ln269, label %._crit_edge, label %.preheader267.preheader" [multest.cc:269]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.95>
ST_23 : Operation 197 [1/1] (0.95ns)   --->   "br label %.preheader267" [multest.cc:273]   --->   Operation 197 'br' <Predicate = (!icmp_ln269)> <Delay = 0.95>

State 24 <SV = 11> <Delay = 1.76>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%p_084_0 = phi i2 [ %trunc_ln858_8, %hls_label_10 ], [ 0, %.preheader267.preheader ]" [multest.cc:279]   --->   Operation 198 'phi' 'p_084_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ %i_7, %hls_label_10 ], [ 0, %.preheader267.preheader ]"   --->   Operation 199 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_10 ], [ 16, %.preheader267.preheader ]"   --->   Operation 200 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.82ns)   --->   "%icmp_ln273 = icmp eq i5 %i4_0, -16" [multest.cc:273]   --->   Operation 201 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 202 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.94ns)   --->   "%i_7 = add i5 %i4_0, 1" [multest.cc:273]   --->   Operation 203 'add' 'i_7' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %._crit_edge.loopexit, label %hls_label_10" [multest.cc:273]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i5 %i4_0 to i64" [multest.cc:276]   --->   Operation 205 'zext' 'zext_ln276' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_2 = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln276" [multest.cc:276]   --->   Operation 206 'getelementptr' 'lhs_digits_data_V_ad_2' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_24 : Operation 207 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:276]   --->   Operation 207 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i6 %j_0 to i64" [multest.cc:277]   --->   Operation 208 'zext' 'zext_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [32 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln277" [multest.cc:277]   --->   Operation 209 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_24 : Operation 210 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:277]   --->   Operation 210 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_24 : Operation 211 [1/1] (1.02ns)   --->   "%j = add i6 %j_0, 1" [multest.cc:273]   --->   Operation 211 'add' 'j' <Predicate = (!icmp_ln273)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 212 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:276]   --->   Operation 212 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_25 : Operation 213 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:277]   --->   Operation 213 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 26 <SV = 13> <Delay = 1.64>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i64 %lhs_digits_data_V_lo_2 to i65" [multest.cc:277]   --->   Operation 214 'zext' 'zext_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i64 %res_digits_data_V_lo to i65" [multest.cc:276]   --->   Operation 215 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (1.64ns)   --->   "%add_ln700_8 = add i65 %zext_ln277_1, %zext_ln700_11" [multest.cc:277]   --->   Operation 216 'add' 'add_ln700_8' <Predicate = (!icmp_ln273)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 1.64>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i2 %p_084_0 to i66" [multest.cc:273]   --->   Operation 217 'zext' 'zext_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %p_084_0 to i64" [multest.cc:276]   --->   Operation 218 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i65 %add_ln700_8 to i66" [multest.cc:277]   --->   Operation 219 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_13, %zext_ln273" [multest.cc:277]   --->   Operation 220 'add' 'tmp_V' <Predicate = (!icmp_ln273)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i64 %res_digits_data_V_lo, %zext_ln700_12" [multest.cc:278]   --->   Operation 221 'add' 'add_ln209_8' <Predicate = (!icmp_ln273)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 222 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_8, %lhs_digits_data_V_lo_2" [multest.cc:278]   --->   Operation 222 'add' 'add_ln209' <Predicate = (!icmp_ln273)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln858_8 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:279]   --->   Operation 223 'partselect' 'trunc_ln858_8' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 1.76>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [multest.cc:274]   --->   Operation 224 'specregionbegin' 'tmp' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:275]   --->   Operation 225 'specpipeline' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %res_digits_data_V_ad, align 8" [multest.cc:278]   --->   Operation 226 'store' <Predicate = (!icmp_ln273)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp)" [multest.cc:280]   --->   Operation 227 'specregionend' 'empty_23' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader267" [multest.cc:273]   --->   Operation 228 'br' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 1.36>
ST_29 : Operation 229 [1/1] (0.95ns)   --->   "br label %._crit_edge"   --->   Operation 229 'br' <Predicate = (!icmp_ln269)> <Delay = 0.95>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%res_tmp_bits_0 = phi i2 [ 0, %"sub_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ], [ %p_084_0, %._crit_edge.loopexit ]" [multest.cc:279]   --->   Operation 230 'phi' 'res_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i2 %res_tmp_bits_0 to i3" [multest.cc:283]   --->   Operation 231 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.41ns)   --->   "%icmp_ln283 = icmp eq i2 %lhs_tmp_bits_read_1, 0" [multest.cc:283]   --->   Operation 232 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.95ns)   --->   "br i1 %icmp_ln283, label %._crit_edge271, label %.preheader.preheader" [multest.cc:283]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.95>
ST_29 : Operation 234 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:287]   --->   Operation 234 'br' <Predicate = (!icmp_ln283)> <Delay = 0.95>

State 30 <SV = 13> <Delay = 1.76>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%p_0160_0 = phi i2 [ %trunc_ln858_9, %hls_label_11 ], [ 0, %.preheader.preheader ]" [multest.cc:293]   --->   Operation 235 'phi' 'p_0160_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%i7_0 = phi i5 [ %i_8, %hls_label_11 ], [ 0, %.preheader.preheader ]"   --->   Operation 236 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%j8_0 = phi i6 [ %j_4, %hls_label_11 ], [ 16, %.preheader.preheader ]"   --->   Operation 237 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.82ns)   --->   "%icmp_ln287 = icmp eq i5 %i7_0, -16" [multest.cc:287]   --->   Operation 238 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 239 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.94ns)   --->   "%i_8 = add i5 %i7_0, 1" [multest.cc:287]   --->   Operation 240 'add' 'i_8' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln287, label %7, label %hls_label_11" [multest.cc:287]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %i7_0 to i64" [multest.cc:290]   --->   Operation 242 'zext' 'zext_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_2 = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln290" [multest.cc:290]   --->   Operation 243 'getelementptr' 'rhs_digits_data_V_ad_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_30 : Operation 244 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:290]   --->   Operation 244 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i6 %j8_0 to i64" [multest.cc:291]   --->   Operation 245 'zext' 'zext_ln291' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad_1 = getelementptr [32 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln291" [multest.cc:291]   --->   Operation 246 'getelementptr' 'res_digits_data_V_ad_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_30 : Operation 247 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo_1 = load i64* %res_digits_data_V_ad_1, align 8" [multest.cc:291]   --->   Operation 247 'load' 'res_digits_data_V_lo_1' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_30 : Operation 248 [1/1] (1.02ns)   --->   "%j_4 = add i6 %j8_0, 1" [multest.cc:287]   --->   Operation 248 'add' 'j_4' <Predicate = (!icmp_ln287)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 1.76>
ST_31 : Operation 249 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:290]   --->   Operation 249 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_31 : Operation 250 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo_1 = load i64* %res_digits_data_V_ad_1, align 8" [multest.cc:291]   --->   Operation 250 'load' 'res_digits_data_V_lo_1' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 32 <SV = 15> <Delay = 1.64>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i64 %rhs_digits_data_V_lo_2 to i65" [multest.cc:291]   --->   Operation 251 'zext' 'zext_ln291_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i64 %res_digits_data_V_lo_1 to i65" [multest.cc:290]   --->   Operation 252 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (1.64ns)   --->   "%add_ln700_10 = add i65 %zext_ln291_1, %zext_ln700_14" [multest.cc:291]   --->   Operation 253 'add' 'add_ln700_10' <Predicate = (!icmp_ln287)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 1.64>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i2 %p_0160_0 to i66" [multest.cc:287]   --->   Operation 254 'zext' 'zext_ln287' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i2 %p_0160_0 to i64" [multest.cc:290]   --->   Operation 255 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i65 %add_ln700_10 to i66" [multest.cc:291]   --->   Operation 256 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (1.64ns)   --->   "%tmp_V_5 = add i66 %zext_ln700_16, %zext_ln287" [multest.cc:291]   --->   Operation 257 'add' 'tmp_V_5' <Predicate = (!icmp_ln287)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_9 = add i64 %res_digits_data_V_lo_1, %zext_ln700_15" [multest.cc:292]   --->   Operation 258 'add' 'add_ln209_9' <Predicate = (!icmp_ln287)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 259 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i64 %add_ln209_9, %rhs_digits_data_V_lo_2" [multest.cc:292]   --->   Operation 259 'add' 'add_ln209_5' <Predicate = (!icmp_ln287)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln858_9 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_5, i32 64, i32 65)" [multest.cc:293]   --->   Operation 260 'partselect' 'trunc_ln858_9' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 34 <SV = 17> <Delay = 1.76>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [multest.cc:288]   --->   Operation 261 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:289]   --->   Operation 262 'specpipeline' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (1.76ns)   --->   "store i64 %add_ln209_5, i64* %res_digits_data_V_ad_1, align 8" [multest.cc:292]   --->   Operation 263 'store' <Predicate = (!icmp_ln287)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_4)" [multest.cc:294]   --->   Operation 264 'specregionend' 'empty_25' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:287]   --->   Operation 265 'br' <Predicate = (!icmp_ln287)> <Delay = 0.00>

State 35 <SV = 14> <Delay = 0.95>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i2 %p_0160_0 to i3" [multest.cc:295]   --->   Operation 266 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.60ns)   --->   "%add_ln295 = add i3 %zext_ln283, %zext_ln295" [multest.cc:295]   --->   Operation 267 'add' 'add_ln295' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 268 [1/1] (0.95ns)   --->   "br label %._crit_edge271" [multest.cc:296]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.95>

State 36 <SV = 15> <Delay = 1.49>
ST_36 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln297)   --->   "%res_tmp_bits_1 = phi i3 [ %zext_ln283, %._crit_edge ], [ %add_ln295, %7 ]" [multest.cc:283]   --->   Operation 269 'phi' 'res_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln297)   --->   "%zext_ln297 = zext i3 %res_tmp_bits_1 to i4" [multest.cc:297]   --->   Operation 270 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i2 %rhs_tmp_bits_read_1 to i4" [multest.cc:297]   --->   Operation 271 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i2 %lhs_tmp_bits_read_1 to i4" [multest.cc:297]   --->   Operation 272 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.62ns)   --->   "%mul_ln297 = mul i4 %zext_ln297_1, %zext_ln297_2" [multest.cc:297]   --->   Operation 273 'mul' 'mul_ln297' <Predicate = true> <Delay = 0.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln297 = add i4 %zext_ln297, %mul_ln297" [multest.cc:297]   --->   Operation 274 'add' 'add_ln297' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "ret i4 %add_ln297" [multest.cc:299]   --->   Operation 275 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rhs_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_tmp_bits_read_1    (read             ) [ 0011111111111111111111111111111111111]
lhs_tmp_bits_read_1    (read             ) [ 0011111111111111111111111111111111111]
lhs0_digits_data_V     (alloca           ) [ 0011111111100000000000000000000000000]
lhs1_digits_data_V     (alloca           ) [ 0011111111100000000000000000000000000]
rhs0_digits_data_V     (alloca           ) [ 0011111111100000000000000000000000000]
rhs1_digits_data_V     (alloca           ) [ 0011111111100000000000000000000000000]
lhs0_tmp_digits_data   (alloca           ) [ 0011111111100000000000000000000000000]
lhs1_tmp_digits_data   (alloca           ) [ 0011111111100000000000000000000000000]
rhs0_tmp_digits_data   (alloca           ) [ 0011111111100000000000000000000000000]
rhs1_tmp_digits_data   (alloca           ) [ 0011111111100000000000000000000000000]
z0_digits_data_V       (alloca           ) [ 0011111111111111111111110000000000000]
z2_digits_data_V       (alloca           ) [ 0011111111111111111111110000000000000]
cross_mul_digits_dat   (alloca           ) [ 0011111111111111111111000000000000000]
add2_digits_data_V     (alloca           ) [ 0011111111111111111111000000000000000]
z1_digits_data_V       (alloca           ) [ 0011111111111111111111110000000000000]
br_ln246               (br               ) [ 0111000000000000000000000000000000000]
i_0                    (phi              ) [ 0010000000000000000000000000000000000]
icmp_ln246             (icmp             ) [ 0011000000000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000]
i                      (add              ) [ 0111000000000000000000000000000000000]
br_ln246               (br               ) [ 0000000000000000000000000000000000000]
zext_ln246             (zext             ) [ 0001000000000000000000000000000000000]
lhs_digits_data_V_ad   (getelementptr    ) [ 0001000000000000000000000000000000000]
br_ln247               (br               ) [ 0011110000000000000000000000000000000]
lhs_digits_data_V_lo   (load             ) [ 0000000000000000000000000000000000000]
lhs0_tmp_digits_data_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln246            (store            ) [ 0000000000000000000000000000000000000]
lhs0_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln246            (store            ) [ 0000000000000000000000000000000000000]
br_ln246               (br               ) [ 0111000000000000000000000000000000000]
i1_0                   (phi              ) [ 0000110000000000000000000000000000000]
icmp_ln247             (icmp             ) [ 0000110000000000000000000000000000000]
empty_14               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_2                    (add              ) [ 0010110000000000000000000000000000000]
br_ln247               (br               ) [ 0000000000000000000000000000000000000]
xor_ln247              (xor              ) [ 0000000000000000000000000000000000000]
zext_ln247_1           (zext             ) [ 0000000000000000000000000000000000000]
lhs_digits_data_V_ad_1 (getelementptr    ) [ 0000010000000000000000000000000000000]
br_ln248               (br               ) [ 0000111100000000000000000000000000000]
zext_ln247             (zext             ) [ 0000000000000000000000000000000000000]
lhs_digits_data_V_lo_1 (load             ) [ 0000000000000000000000000000000000000]
lhs1_tmp_digits_data_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln247            (store            ) [ 0000000000000000000000000000000000000]
lhs1_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln247            (store            ) [ 0000000000000000000000000000000000000]
br_ln247               (br               ) [ 0010110000000000000000000000000000000]
i2_0                   (phi              ) [ 0000001000000000000000000000000000000]
icmp_ln248             (icmp             ) [ 0000001100000000000000000000000000000]
empty_15               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_3                    (add              ) [ 0000101100000000000000000000000000000]
br_ln248               (br               ) [ 0000000000000000000000000000000000000]
zext_ln248             (zext             ) [ 0000000100000000000000000000000000000]
rhs_digits_data_V_ad   (getelementptr    ) [ 0000000100000000000000000000000000000]
br_ln249               (br               ) [ 0000001111000000000000000000000000000]
rhs_digits_data_V_lo   (load             ) [ 0000000000000000000000000000000000000]
rhs0_tmp_digits_data_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln248            (store            ) [ 0000000000000000000000000000000000000]
rhs0_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln248            (store            ) [ 0000000000000000000000000000000000000]
br_ln248               (br               ) [ 0000101100000000000000000000000000000]
i3_0                   (phi              ) [ 0000000011000000000000000000000000000]
icmp_ln249             (icmp             ) [ 0000000011000000000000000000000000000]
empty_16               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_4                    (add              ) [ 0000001011000000000000000000000000000]
br_ln249               (br               ) [ 0000000000000000000000000000000000000]
xor_ln249              (xor              ) [ 0000000000000000000000000000000000000]
zext_ln249_1           (zext             ) [ 0000000000000000000000000000000000000]
rhs_digits_data_V_ad_1 (getelementptr    ) [ 0000000001000000000000000000000000000]
zext_ln249             (zext             ) [ 0000000000000000000000000000000000000]
rhs_digits_data_V_lo_1 (load             ) [ 0000000000000000000000000000000000000]
rhs1_tmp_digits_data_1 (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln249            (store            ) [ 0000000000000000000000000000000000000]
rhs1_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln249            (store            ) [ 0000000000000000000000000000000000000]
br_ln249               (br               ) [ 0000001011000000000000000000000000000]
res_tmp_bits_write_a   (call             ) [ 0000000000011111100000000000000000000]
res_tmp_bits_write_a_1 (call             ) [ 0000000000011111100000000000000000000]
cross_mul_tmp_bits     (call             ) [ 0000000000000000000000000000000000000]
zext_ln257             (zext             ) [ 0000000000011111111111100000000000000]
br_ln51                (br               ) [ 0000000000111111000000000000000000000]
p_088_0_i              (phi              ) [ 0000000000011110100000000000000000000]
i_0_i                  (phi              ) [ 0000000000010000000000000000000000000]
icmp_ln51              (icmp             ) [ 0000000000011111000000000000000000000]
empty_17               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_5                    (add              ) [ 0000000000111111000000000000000000000]
br_ln51                (br               ) [ 0000000000000000000000000000000000000]
zext_ln56              (zext             ) [ 0000000000011111000000000000000000000]
z0_digits_data_V_add   (getelementptr    ) [ 0000000000011000000000000000000000000]
z2_digits_data_V_add   (getelementptr    ) [ 0000000000011000000000000000000000000]
z0_digits_data_V_loa   (load             ) [ 0000000000010110000000000000000000000]
z2_digits_data_V_loa   (load             ) [ 0000000000010110000000000000000000000]
zext_ln209             (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700             (zext             ) [ 0000000000000000000000000000000000000]
add_ln700              (add              ) [ 0000000000010010000000000000000000000]
zext_ln51              (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_9           (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_10          (zext             ) [ 0000000000000000000000000000000000000]
tmp_V_2                (add              ) [ 0000000000000000000000000000000000000]
add_ln209_7            (add              ) [ 0000000000000000000000000000000000000]
add_ln209_6            (add              ) [ 0000000000010001000000000000000000000]
trunc_ln               (partselect       ) [ 0000000000110001000000000000000000000]
tmp_i                  (specregionbegin  ) [ 0000000000000000000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000000000000000000]
add2_digits_data_V_a   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln58             (store            ) [ 0000000000000000000000000000000000000]
empty_18               (specregionend    ) [ 0000000000000000000000000000000000000]
br_ln51                (br               ) [ 0000000000111111000000000000000000000]
zext_ln61              (zext             ) [ 0000000000000000000000000000000000000]
zext_ln61_1            (zext             ) [ 0000000000000000000000000000000000000]
zext_ln61_2            (zext             ) [ 0000000000000000000000000000000000000]
add_ln61               (add              ) [ 0000000000000000000000000000000000000]
zext_ln61_3            (zext             ) [ 0000000000000000000000000000000000000]
add2_tmp_bits          (add              ) [ 0000000000000000000000000000000000000]
zext_ln61_4            (zext             ) [ 0000000000000000011111100000000000000]
br_ln0                 (br               ) [ 0000000000000000111111000000000000000]
op2_assign             (phi              ) [ 0000000000000000011110100000000000000]
i_0_i2                 (phi              ) [ 0000000000000000010000000000000000000]
exitcond_i             (icmp             ) [ 0000000000000000011111000000000000000]
empty_19               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_6                    (add              ) [ 0000000000000000111111000000000000000]
br_ln74                (br               ) [ 0000000000000000000000000000000000000]
zext_ln77              (zext             ) [ 0000000000000000011111000000000000000]
cross_mul_digits_dat_1 (getelementptr    ) [ 0000000000000000011000000000000000000]
add2_digits_data_V_a_1 (getelementptr    ) [ 0000000000000000011000000000000000000]
cross_mul_digits_dat_2 (load             ) [ 0000000000000000010100000000000000000]
add2_digits_data_V_l   (load             ) [ 0000000000000000010100000000000000000]
zext_ln180             (zext             ) [ 0000000000000000000000000000000000000]
zext_ln701             (zext             ) [ 0000000000000000000000000000000000000]
tmp_V_3                (sub              ) [ 0000000000000000010010000000000000000]
select_ln701           (select           ) [ 0000000000000000000000000000000000000]
select_ln701_1         (select           ) [ 0000000000000000000000000000000000000]
trunc_ln701            (trunc            ) [ 0000000000000000000000000000000000000]
tmp_V_4                (add              ) [ 0000000000000000000000000000000000000]
tmp_1                  (bitselect        ) [ 0000000000000000110001000000000000000]
add_ln700_7            (add              ) [ 0000000000000000010001000000000000000]
tmp_i4                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
specpipeline_ln76      (specpipeline     ) [ 0000000000000000000000000000000000000]
z1_digits_data_V_add   (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln85             (store            ) [ 0000000000000000000000000000000000000]
empty_20               (specregionend    ) [ 0000000000000000000000000000000000000]
br_ln74                (br               ) [ 0000000000000000111111000000000000000]
empty_21               (select           ) [ 0000000000000000000000000000000000000]
add_ln92               (add              ) [ 0000000000000000000000000000000000000]
sext_ln92              (sext             ) [ 0000000000000000000000000000000000000]
z1_tmp_bits            (sub              ) [ 0000000000000000000000010000000000000]
call_ln266             (call             ) [ 0000000000000000000000000000000000000]
icmp_ln269             (icmp             ) [ 0000000000000000000000011111110000000]
br_ln269               (br               ) [ 0000000000000000000000011111110000000]
br_ln273               (br               ) [ 0000000000000000000000011111100000000]
p_084_0                (phi              ) [ 0000000000000000000000011111010000000]
i4_0                   (phi              ) [ 0000000000000000000000001000000000000]
j_0                    (phi              ) [ 0000000000000000000000001000000000000]
icmp_ln273             (icmp             ) [ 0000000000000000000000001111100000000]
empty_22               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_7                    (add              ) [ 0000000000000000000000011111100000000]
br_ln273               (br               ) [ 0000000000000000000000000000000000000]
zext_ln276             (zext             ) [ 0000000000000000000000000000000000000]
lhs_digits_data_V_ad_2 (getelementptr    ) [ 0000000000000000000000001100000000000]
zext_ln277             (zext             ) [ 0000000000000000000000000000000000000]
res_digits_data_V_ad   (getelementptr    ) [ 0000000000000000000000001111100000000]
j                      (add              ) [ 0000000000000000000000011111100000000]
lhs_digits_data_V_lo_2 (load             ) [ 0000000000000000000000001011000000000]
res_digits_data_V_lo   (load             ) [ 0000000000000000000000001011000000000]
zext_ln277_1           (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_11          (zext             ) [ 0000000000000000000000000000000000000]
add_ln700_8            (add              ) [ 0000000000000000000000001001000000000]
zext_ln273             (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_12          (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_13          (zext             ) [ 0000000000000000000000000000000000000]
tmp_V                  (add              ) [ 0000000000000000000000000000000000000]
add_ln209_8            (add              ) [ 0000000000000000000000000000000000000]
add_ln209              (add              ) [ 0000000000000000000000001000100000000]
trunc_ln858_8          (partselect       ) [ 0000000000000000000000011000100000000]
tmp                    (specregionbegin  ) [ 0000000000000000000000000000000000000]
specpipeline_ln275     (specpipeline     ) [ 0000000000000000000000000000000000000]
store_ln278            (store            ) [ 0000000000000000000000000000000000000]
empty_23               (specregionend    ) [ 0000000000000000000000000000000000000]
br_ln273               (br               ) [ 0000000000000000000000011111100000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000]
res_tmp_bits_0         (phi              ) [ 0000000000000000000000000000010000000]
zext_ln283             (zext             ) [ 0000000000000000000000000000011111111]
icmp_ln283             (icmp             ) [ 0000000000000000000000000000011111100]
br_ln283               (br               ) [ 0000000000000000000000000000011111111]
br_ln287               (br               ) [ 0000000000000000000000000000011111100]
p_0160_0               (phi              ) [ 0000000000000000000000000000001111010]
i7_0                   (phi              ) [ 0000000000000000000000000000001000000]
j8_0                   (phi              ) [ 0000000000000000000000000000001000000]
icmp_ln287             (icmp             ) [ 0000000000000000000000000000001111100]
empty_24               (speclooptripcount) [ 0000000000000000000000000000000000000]
i_8                    (add              ) [ 0000000000000000000000000000011111100]
br_ln287               (br               ) [ 0000000000000000000000000000000000000]
zext_ln290             (zext             ) [ 0000000000000000000000000000000000000]
rhs_digits_data_V_ad_2 (getelementptr    ) [ 0000000000000000000000000000001100000]
zext_ln291             (zext             ) [ 0000000000000000000000000000000000000]
res_digits_data_V_ad_1 (getelementptr    ) [ 0000000000000000000000000000001111100]
j_4                    (add              ) [ 0000000000000000000000000000011111100]
rhs_digits_data_V_lo_2 (load             ) [ 0000000000000000000000000000001011000]
res_digits_data_V_lo_1 (load             ) [ 0000000000000000000000000000001011000]
zext_ln291_1           (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_14          (zext             ) [ 0000000000000000000000000000000000000]
add_ln700_10           (add              ) [ 0000000000000000000000000000001001000]
zext_ln287             (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_15          (zext             ) [ 0000000000000000000000000000000000000]
zext_ln700_16          (zext             ) [ 0000000000000000000000000000000000000]
tmp_V_5                (add              ) [ 0000000000000000000000000000000000000]
add_ln209_9            (add              ) [ 0000000000000000000000000000000000000]
add_ln209_5            (add              ) [ 0000000000000000000000000000001000100]
trunc_ln858_9          (partselect       ) [ 0000000000000000000000000000011000100]
tmp_4                  (specregionbegin  ) [ 0000000000000000000000000000000000000]
specpipeline_ln289     (specpipeline     ) [ 0000000000000000000000000000000000000]
store_ln292            (store            ) [ 0000000000000000000000000000000000000]
empty_25               (specregionend    ) [ 0000000000000000000000000000000000000]
br_ln287               (br               ) [ 0000000000000000000000000000011111100]
zext_ln295             (zext             ) [ 0000000000000000000000000000000000000]
add_ln295              (add              ) [ 0000000000000000000000000000010000011]
br_ln296               (br               ) [ 0000000000000000000000000000010000011]
res_tmp_bits_1         (phi              ) [ 0000000000000000000000000000000000001]
zext_ln297             (zext             ) [ 0000000000000000000000000000000000000]
zext_ln297_1           (zext             ) [ 0000000000000000000000000000000000000]
zext_ln297_2           (zext             ) [ 0000000000000000000000000000000000000]
mul_ln297              (mul              ) [ 0000000000000000000000000000000000000]
add_ln297              (add              ) [ 0000000000000000000000000000000000000]
ret_ln299              (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs_tmp_bits_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs_tmp_bits_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_I_O"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CAT_I_I_I_O.2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="lhs0_digits_data_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="lhs1_digits_data_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rhs0_digits_data_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="rhs1_digits_data_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="lhs0_tmp_digits_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="lhs1_tmp_digits_data_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rhs0_tmp_digits_data_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs0_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="rhs1_tmp_digits_data_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs1_tmp_digits_data/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="z0_digits_data_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="z2_digits_data_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cross_mul_digits_dat_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cross_mul_digits_dat/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add2_digits_data_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add2_digits_data_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="z1_digits_data_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rhs_tmp_bits_read_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="lhs_tmp_bits_read_1_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lhs_tmp_bits_read_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lhs_digits_data_V_ad_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_digits_data_V_lo/2 lhs_digits_data_V_lo_1/4 lhs_digits_data_V_lo_2/24 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs0_tmp_digits_data_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="1"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln246_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lhs0_digits_data_V_a_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="1"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_digits_data_V_a/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln246_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="lhs_digits_data_V_ad_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_1/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lhs1_tmp_digits_data_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data_1/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln247_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs1_digits_data_V_a_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_digits_data_V_a/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln247_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="rhs_digits_data_V_ad_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_digits_data_V_lo/6 rhs_digits_data_V_lo_1/8 rhs_digits_data_V_lo_2/30 "/>
</bind>
</comp>

<comp id="236" class="1004" name="rhs0_tmp_digits_data_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="1"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data_1/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln248_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="rhs0_digits_data_V_a_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="1"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_digits_data_V_a/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln248_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="rhs_digits_data_V_ad_1_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_1/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="rhs1_tmp_digits_data_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data_1/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln249_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="rhs1_digits_data_V_a_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_digits_data_V_a/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln249_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="z0_digits_data_V_add_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z0_digits_data_V_add/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z0_digits_data_V_loa/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="z2_digits_data_V_add_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z2_digits_data_V_add/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z2_digits_data_V_loa/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add2_digits_data_V_a_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="4"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/15 add2_digits_data_V_l/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="cross_mul_digits_dat_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cross_mul_digits_dat_1/17 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cross_mul_digits_dat_2/17 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add2_digits_data_V_a_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add2_digits_data_V_a_1/17 "/>
</bind>
</comp>

<comp id="351" class="1004" name="z1_digits_data_V_add_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="4"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z1_digits_data_V_add/21 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln85_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="1"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/21 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lhs_digits_data_V_ad_2_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad_2/24 "/>
</bind>
</comp>

<comp id="371" class="1004" name="res_digits_data_V_ad_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad/24 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="4"/>
<pin id="384" dir="0" index="4" bw="5" slack="1"/>
<pin id="385" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="64" slack="1"/>
<pin id="387" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="res_digits_data_V_lo/24 store_ln278/28 res_digits_data_V_lo_1/30 store_ln292/34 "/>
</bind>
</comp>

<comp id="388" class="1004" name="rhs_digits_data_V_ad_2_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad_2/30 "/>
</bind>
</comp>

<comp id="396" class="1004" name="res_digits_data_V_ad_1_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad_1/30 "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_0_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_0_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="i1_0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="i1_0_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="427" class="1005" name="i2_0_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="i2_0_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="1" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="438" class="1005" name="i3_0_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="1"/>
<pin id="440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="i3_0_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/8 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_088_0_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_088_0_i_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="1" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/11 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_0_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_0_i_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="473" class="1005" name="op2_assign_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="op2_assign_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/17 "/>
</bind>
</comp>

<comp id="485" class="1005" name="i_0_i2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="i_0_i2_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="1" slack="1"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/17 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_084_0_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_084_0 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_084_0_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_084_0/24 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i4_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="i4_0_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/24 "/>
</bind>
</comp>

<comp id="519" class="1005" name="j_0_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="j_0_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="6" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/24 "/>
</bind>
</comp>

<comp id="530" class="1005" name="res_tmp_bits_0_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="2"/>
<pin id="532" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_0 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="res_tmp_bits_0_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="2" slack="1"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_tmp_bits_0/29 "/>
</bind>
</comp>

<comp id="542" class="1005" name="p_0160_0_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="1"/>
<pin id="544" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0160_0 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_0160_0_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="1" slack="1"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0160_0/30 "/>
</bind>
</comp>

<comp id="554" class="1005" name="i7_0_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i7_0 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="i7_0_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="1" slack="1"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7_0/30 "/>
</bind>
</comp>

<comp id="565" class="1005" name="j8_0_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="1"/>
<pin id="567" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j8_0 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="j8_0_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="6" slack="1"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8_0/30 "/>
</bind>
</comp>

<comp id="576" class="1005" name="res_tmp_bits_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="578" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="res_tmp_bits_1 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="res_tmp_bits_1_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="3"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="3" slack="1"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_tmp_bits_1/36 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_karastuba_mul_templa_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="589" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="590" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="591" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="592" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cross_mul_tmp_bits/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_mul_I_O_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="598" dir="0" index="3" bw="1" slack="0"/>
<pin id="599" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="600" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="601" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_mul_I_O_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="609" dir="0" index="3" bw="1" slack="0"/>
<pin id="610" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="611" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="612" dir="1" index="6" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res_tmp_bits_write_a_1/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_CAT_I_I_I_O_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="0" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="7" slack="0"/>
<pin id="620" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="621" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="622" dir="0" index="5" bw="64" slack="0"/>
<pin id="623" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln266/22 "/>
</bind>
</comp>

<comp id="626" class="1005" name="reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_lo res_digits_data_V_lo_1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln246_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln246_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln247_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="xor_ln247_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln247/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln247_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln247_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="1"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln248_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="i_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln248_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln249_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="i_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="xor_ln249_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="4" slack="0"/>
<pin id="708" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln249/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln249_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln249_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln257_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln51_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="i_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln56_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln209_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln700_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="1"/>
<pin id="749" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln700_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="0"/>
<pin id="752" dir="0" index="1" bw="64" slack="0"/>
<pin id="753" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln51_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="3"/>
<pin id="758" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln700_9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="3"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_9/14 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln700_10_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="65" slack="1"/>
<pin id="766" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_10/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_V_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="65" slack="0"/>
<pin id="769" dir="0" index="1" bw="2" slack="0"/>
<pin id="770" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_2/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln209_7_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="2"/>
<pin id="775" dir="0" index="1" bw="2" slack="0"/>
<pin id="776" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_7/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln209_6_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="0"/>
<pin id="780" dir="0" index="1" bw="64" slack="2"/>
<pin id="781" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_6/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="0" index="1" bw="66" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="0"/>
<pin id="787" dir="0" index="3" bw="8" slack="0"/>
<pin id="788" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln61_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="1"/>
<pin id="795" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/16 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln61_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="2"/>
<pin id="799" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln61_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="2"/>
<pin id="802" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln61_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="0" index="1" bw="4" slack="0"/>
<pin id="806" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/16 "/>
</bind>
</comp>

<comp id="809" class="1004" name="zext_ln61_3_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/16 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add2_tmp_bits_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="0" index="1" bw="5" slack="0"/>
<pin id="816" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_tmp_bits/16 "/>
</bind>
</comp>

<comp id="819" class="1004" name="zext_ln61_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/16 "/>
</bind>
</comp>

<comp id="823" class="1004" name="exitcond_i_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="0"/>
<pin id="825" dir="0" index="1" bw="5" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/17 "/>
</bind>
</comp>

<comp id="829" class="1004" name="i_6_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/17 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln77_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/17 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln180_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/19 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln701_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln701/19 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_V_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_3/19 "/>
</bind>
</comp>

<comp id="853" class="1004" name="select_ln701_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="3"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701/20 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln701_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="3"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln701_1/20 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln701_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="65" slack="1"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln701/20 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_V_4_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="65" slack="0"/>
<pin id="874" dir="0" index="1" bw="65" slack="1"/>
<pin id="875" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/20 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="65" slack="0"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln700_7_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="0"/>
<pin id="887" dir="0" index="1" bw="64" slack="0"/>
<pin id="888" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/20 "/>
</bind>
</comp>

<comp id="891" class="1004" name="empty_21_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_21/22 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln92_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="0" index="1" bw="4" slack="4"/>
<pin id="902" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/22 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln92_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="0"/>
<pin id="906" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/22 "/>
</bind>
</comp>

<comp id="908" class="1004" name="z1_tmp_bits_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="0"/>
<pin id="910" dir="0" index="1" bw="6" slack="2"/>
<pin id="911" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z1_tmp_bits/22 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln269_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="2" slack="10"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln269/23 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln273_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="0"/>
<pin id="921" dir="0" index="1" bw="5" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/24 "/>
</bind>
</comp>

<comp id="925" class="1004" name="i_7_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/24 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln276_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="5" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln276/24 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln277_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/24 "/>
</bind>
</comp>

<comp id="941" class="1004" name="j_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln277_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="1"/>
<pin id="949" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/26 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln700_11_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="1"/>
<pin id="952" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_11/26 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln700_8_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/26 "/>
</bind>
</comp>

<comp id="960" class="1004" name="zext_ln273_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="2" slack="3"/>
<pin id="962" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/27 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln700_12_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="3"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_12/27 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln700_13_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="65" slack="1"/>
<pin id="970" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_13/27 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_V_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="65" slack="0"/>
<pin id="973" dir="0" index="1" bw="2" slack="0"/>
<pin id="974" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln209_8_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="2"/>
<pin id="979" dir="0" index="1" bw="2" slack="0"/>
<pin id="980" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_8/27 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln209_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="0"/>
<pin id="985" dir="0" index="1" bw="64" slack="2"/>
<pin id="986" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/27 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln858_8_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="0"/>
<pin id="990" dir="0" index="1" bw="66" slack="0"/>
<pin id="991" dir="0" index="2" bw="8" slack="0"/>
<pin id="992" dir="0" index="3" bw="8" slack="0"/>
<pin id="993" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_8/27 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln283_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="2" slack="0"/>
<pin id="1000" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283/29 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln283_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="2" slack="12"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln283/29 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="icmp_ln287_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="0"/>
<pin id="1009" dir="0" index="1" bw="5" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/30 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="i_8_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/30 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln290_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="0"/>
<pin id="1021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/30 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln291_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="0"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/30 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="j_4_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/30 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln291_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="1"/>
<pin id="1037" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/32 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln700_14_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="1"/>
<pin id="1040" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_14/32 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln700_10_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="0"/>
<pin id="1044" dir="0" index="1" bw="64" slack="0"/>
<pin id="1045" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/32 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln287_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="2" slack="3"/>
<pin id="1050" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/33 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln700_15_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="3"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_15/33 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln700_16_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="65" slack="1"/>
<pin id="1058" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_16/33 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_V_5_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="65" slack="0"/>
<pin id="1061" dir="0" index="1" bw="2" slack="0"/>
<pin id="1062" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_5/33 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln209_9_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="2"/>
<pin id="1067" dir="0" index="1" bw="2" slack="0"/>
<pin id="1068" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_9/33 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln209_5_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="0"/>
<pin id="1073" dir="0" index="1" bw="64" slack="2"/>
<pin id="1074" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/33 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="trunc_ln858_9_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="2" slack="0"/>
<pin id="1078" dir="0" index="1" bw="66" slack="0"/>
<pin id="1079" dir="0" index="2" bw="8" slack="0"/>
<pin id="1080" dir="0" index="3" bw="8" slack="0"/>
<pin id="1081" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_9/33 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="zext_ln295_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="2" slack="1"/>
<pin id="1088" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln295/35 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="add_ln295_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="2" slack="2"/>
<pin id="1092" dir="0" index="1" bw="2" slack="0"/>
<pin id="1093" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/35 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln297_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="0"/>
<pin id="1097" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/36 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln297_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="2" slack="15"/>
<pin id="1101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_1/36 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln297_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="2" slack="15"/>
<pin id="1104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_2/36 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="mul_ln297_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="2" slack="0"/>
<pin id="1107" dir="0" index="1" bw="2" slack="0"/>
<pin id="1108" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln297/36 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln297_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="0"/>
<pin id="1113" dir="0" index="1" bw="4" slack="0"/>
<pin id="1114" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/36 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="rhs_tmp_bits_read_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="10"/>
<pin id="1119" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="rhs_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="lhs_tmp_bits_read_1_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="2" slack="12"/>
<pin id="1125" dir="1" index="1" bw="2" slack="12"/>
</pin_list>
<bind>
<opset="lhs_tmp_bits_read_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="i_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="4" slack="0"/>
<pin id="1134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln246_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="1"/>
<pin id="1139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln246 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="lhs_digits_data_V_ad_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="1"/>
<pin id="1145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1151" class="1005" name="i_2_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="4" slack="0"/>
<pin id="1153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="lhs_digits_data_V_ad_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="4" slack="1"/>
<pin id="1158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="i_3_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="0"/>
<pin id="1166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="zext_ln248_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="64" slack="1"/>
<pin id="1171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln248 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="rhs_digits_data_V_ad_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="4" slack="1"/>
<pin id="1177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1183" class="1005" name="i_4_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="0"/>
<pin id="1185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="rhs_digits_data_V_ad_1_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="4" slack="1"/>
<pin id="1190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="res_tmp_bits_write_a_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="4" slack="2"/>
<pin id="1195" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_write_a "/>
</bind>
</comp>

<comp id="1198" class="1005" name="res_tmp_bits_write_a_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="4" slack="2"/>
<pin id="1200" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_tmp_bits_write_a_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="zext_ln257_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="5" slack="4"/>
<pin id="1205" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln51_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="i_5_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="5" slack="0"/>
<pin id="1214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="zext_ln56_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="64" slack="4"/>
<pin id="1219" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="z0_digits_data_V_add_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="4" slack="1"/>
<pin id="1224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_add "/>
</bind>
</comp>

<comp id="1227" class="1005" name="z2_digits_data_V_add_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="4" slack="1"/>
<pin id="1229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_add "/>
</bind>
</comp>

<comp id="1232" class="1005" name="z0_digits_data_V_loa_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="1"/>
<pin id="1234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z0_digits_data_V_loa "/>
</bind>
</comp>

<comp id="1238" class="1005" name="z2_digits_data_V_loa_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="64" slack="1"/>
<pin id="1240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2_digits_data_V_loa "/>
</bind>
</comp>

<comp id="1244" class="1005" name="add_ln700_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="65" slack="1"/>
<pin id="1246" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln209_6_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="64" slack="1"/>
<pin id="1251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_6 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="trunc_ln_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="2" slack="1"/>
<pin id="1256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1259" class="1005" name="zext_ln61_4_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="7" slack="2"/>
<pin id="1261" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln61_4 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="exitcond_i_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="1"/>
<pin id="1266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="1268" class="1005" name="i_6_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="5" slack="0"/>
<pin id="1270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="zext_ln77_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="4"/>
<pin id="1275" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="cross_mul_digits_dat_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="4" slack="1"/>
<pin id="1280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="add2_digits_data_V_a_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="4" slack="1"/>
<pin id="1285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_a_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="cross_mul_digits_dat_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="64" slack="1"/>
<pin id="1290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cross_mul_digits_dat_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add2_digits_data_V_l_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="64" slack="1"/>
<pin id="1295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2_digits_data_V_l "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_V_3_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="65" slack="1"/>
<pin id="1300" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="add_ln700_7_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="1"/>
<pin id="1311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_7 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="z1_tmp_bits_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="1"/>
<pin id="1316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="z1_tmp_bits "/>
</bind>
</comp>

<comp id="1319" class="1005" name="icmp_ln269_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln269 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln273_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln273 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="i_7_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="5" slack="0"/>
<pin id="1329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="lhs_digits_data_V_ad_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="4" slack="1"/>
<pin id="1334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_ad_2 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="res_digits_data_V_ad_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="5" slack="1"/>
<pin id="1339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_ad "/>
</bind>
</comp>

<comp id="1343" class="1005" name="j_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="6" slack="0"/>
<pin id="1345" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1348" class="1005" name="lhs_digits_data_V_lo_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="64" slack="1"/>
<pin id="1350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs_digits_data_V_lo_2 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="add_ln700_8_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="65" slack="1"/>
<pin id="1356" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_8 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="add_ln209_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="64" slack="1"/>
<pin id="1361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="trunc_ln858_8_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="2" slack="1"/>
<pin id="1366" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_8 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="zext_ln283_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="3" slack="2"/>
<pin id="1371" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln283 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="icmp_ln283_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln283 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="icmp_ln287_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln287 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="i_8_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="5" slack="0"/>
<pin id="1385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="rhs_digits_data_V_ad_2_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="4" slack="1"/>
<pin id="1390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_ad_2 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="res_digits_data_V_ad_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="5" slack="1"/>
<pin id="1395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_ad_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="j_4_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="6" slack="0"/>
<pin id="1401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="rhs_digits_data_V_lo_2_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="64" slack="1"/>
<pin id="1406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs_digits_data_V_lo_2 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="add_ln700_10_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="65" slack="1"/>
<pin id="1412" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_10 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="add_ln209_5_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="64" slack="1"/>
<pin id="1417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="trunc_ln858_9_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="2" slack="1"/>
<pin id="1422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_9 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="add_ln295_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="3" slack="1"/>
<pin id="1427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln295 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="157" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="157" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="157" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="157" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="230" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="230" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="230" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="344" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="2" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="363" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="371" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="24" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="14" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="32" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="488"><net_src comp="32" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="32" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="28" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="496" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="553"><net_src comp="546" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="557"><net_src comp="32" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="593"><net_src comp="30" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="602"><net_src comp="26" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="28" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="613"><net_src comp="26" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="624"><net_src comp="76" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="8" pin="0"/><net_sink comp="616" pin=5"/></net>

<net id="629"><net_src comp="378" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="408" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="16" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="408" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="22" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="408" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="651"><net_src comp="419" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="16" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="419" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="22" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="419" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="16" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="673"><net_src comp="415" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="680"><net_src comp="431" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="16" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="431" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="22" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="431" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="697"><net_src comp="442" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="16" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="442" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="22" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="442" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="16" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="719"><net_src comp="438" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="725"><net_src comp="585" pin="6"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="466" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="34" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="466" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="38" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="466" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="450" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="450" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="771"><net_src comp="764" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="756" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="760" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="40" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="767" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="42" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="44" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="796"><net_src comp="450" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="797" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="793" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="489" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="34" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="489" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="38" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="489" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="851"><net_src comp="841" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="473" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="64" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="66" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="866"><net_src comp="473" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="68" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="24" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="876"><net_src comp="853" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="882"><net_src comp="70" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="872" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="42" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="889"><net_src comp="869" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="861" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="473" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="74" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="32" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="891" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="908" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="918"><net_src comp="28" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="512" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="34" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="512" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="38" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="512" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="939"><net_src comp="523" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="945"><net_src comp="523" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="80" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="953"><net_src comp="626" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="496" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="496" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="960" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="626" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="964" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="977" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="994"><net_src comp="40" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="971" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="42" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="997"><net_src comp="44" pin="0"/><net_sink comp="988" pin=3"/></net>

<net id="1001"><net_src comp="534" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="28" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="558" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="34" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="558" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="38" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="558" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1027"><net_src comp="569" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1033"><net_src comp="569" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="80" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1041"><net_src comp="626" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1035" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="542" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="542" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1063"><net_src comp="1056" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1048" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="626" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1052" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1082"><net_src comp="40" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1059" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1084"><net_src comp="42" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1076" pin=3"/></net>

<net id="1089"><net_src comp="542" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="579" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1109"><net_src comp="1099" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1102" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1095" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="138" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1126"><net_src comp="144" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1135"><net_src comp="636" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1140"><net_src comp="642" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1146"><net_src comp="150" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1154"><net_src comp="653" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1159"><net_src comp="189" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1167"><net_src comp="682" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1172"><net_src comp="688" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1178"><net_src comp="223" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1186"><net_src comp="699" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1191"><net_src comp="262" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1196"><net_src comp="594" pin="6"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1201"><net_src comp="605" pin="6"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1206"><net_src comp="722" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1211"><net_src comp="726" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="732" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1220"><net_src comp="738" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1225"><net_src comp="296" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1230"><net_src comp="308" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1235"><net_src comp="302" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1241"><net_src comp="314" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1247"><net_src comp="750" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1252"><net_src comp="778" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1257"><net_src comp="783" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1262"><net_src comp="819" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1267"><net_src comp="823" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1271"><net_src comp="829" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1276"><net_src comp="835" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1281"><net_src comp="332" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1286"><net_src comp="344" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1291"><net_src comp="338" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1296"><net_src comp="326" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1301"><net_src comp="847" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1307"><net_src comp="877" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1312"><net_src comp="885" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1317"><net_src comp="908" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1322"><net_src comp="914" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="919" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="925" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1335"><net_src comp="363" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="1340"><net_src comp="371" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1346"><net_src comp="941" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1351"><net_src comp="157" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1357"><net_src comp="954" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1362"><net_src comp="983" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="1367"><net_src comp="988" pin="4"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1372"><net_src comp="998" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1378"><net_src comp="1002" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="1007" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="1013" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1391"><net_src comp="388" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1396"><net_src comp="396" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1402"><net_src comp="1029" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1407"><net_src comp="230" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1413"><net_src comp="1042" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1418"><net_src comp="1071" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="1423"><net_src comp="1076" pin="4"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1428"><net_src comp="1090" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="579" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_digits_data_V | {22 23 28 34 }
 - Input state : 
	Port: karastuba_mul_templa.5 : lhs_tmp_bits_read | {1 }
	Port: karastuba_mul_templa.5 : lhs_digits_data_V | {2 3 4 5 24 25 }
	Port: karastuba_mul_templa.5 : rhs_tmp_bits_read | {1 }
	Port: karastuba_mul_templa.5 : rhs_digits_data_V | {6 7 8 9 30 31 }
	Port: karastuba_mul_templa.5 : res_digits_data_V | {22 23 24 25 30 31 }
  - Chain level:
	State 1
	State 2
		icmp_ln246 : 1
		i : 1
		br_ln246 : 2
		zext_ln246 : 1
		lhs_digits_data_V_ad : 2
		lhs_digits_data_V_lo : 3
	State 3
		store_ln246 : 1
		store_ln246 : 1
	State 4
		icmp_ln247 : 1
		i_2 : 1
		br_ln247 : 2
		xor_ln247 : 1
		zext_ln247_1 : 1
		lhs_digits_data_V_ad_1 : 2
		lhs_digits_data_V_lo_1 : 3
	State 5
		lhs1_tmp_digits_data_1 : 1
		store_ln247 : 2
		lhs1_digits_data_V_a : 1
		store_ln247 : 2
	State 6
		icmp_ln248 : 1
		i_3 : 1
		br_ln248 : 2
		zext_ln248 : 1
		rhs_digits_data_V_ad : 2
		rhs_digits_data_V_lo : 3
	State 7
		store_ln248 : 1
		store_ln248 : 1
	State 8
		icmp_ln249 : 1
		i_4 : 1
		br_ln249 : 2
		xor_ln249 : 1
		zext_ln249_1 : 1
		rhs_digits_data_V_ad_1 : 2
		rhs_digits_data_V_lo_1 : 3
	State 9
		rhs1_tmp_digits_data_1 : 1
		store_ln249 : 2
		rhs1_digits_data_V_a : 1
		store_ln249 : 2
	State 10
		zext_ln257 : 1
	State 11
		icmp_ln51 : 1
		i_5 : 1
		br_ln51 : 2
		zext_ln56 : 1
		z0_digits_data_V_add : 2
		z0_digits_data_V_loa : 3
		z2_digits_data_V_add : 2
		z2_digits_data_V_loa : 3
	State 12
	State 13
		add_ln700 : 1
	State 14
		tmp_V_2 : 1
		add_ln209_7 : 1
		add_ln209_6 : 2
		trunc_ln : 2
	State 15
		store_ln58 : 1
		empty_18 : 1
	State 16
		add_ln61 : 1
		zext_ln61_3 : 2
		add2_tmp_bits : 3
		zext_ln61_4 : 4
	State 17
		exitcond_i : 1
		i_6 : 1
		br_ln74 : 2
		zext_ln77 : 1
		cross_mul_digits_dat_1 : 2
		cross_mul_digits_dat_2 : 3
		add2_digits_data_V_a_1 : 2
		add2_digits_data_V_l : 3
	State 18
	State 19
		tmp_V_3 : 1
	State 20
		tmp_V_4 : 1
		tmp_1 : 2
		add_ln700_7 : 1
	State 21
		store_ln85 : 1
		empty_20 : 1
	State 22
		add_ln92 : 1
		sext_ln92 : 2
		z1_tmp_bits : 3
		call_ln266 : 4
	State 23
		br_ln269 : 1
	State 24
		icmp_ln273 : 1
		i_7 : 1
		br_ln273 : 2
		zext_ln276 : 1
		lhs_digits_data_V_ad_2 : 2
		lhs_digits_data_V_lo_2 : 3
		zext_ln277 : 1
		res_digits_data_V_ad : 2
		res_digits_data_V_lo : 3
		j : 1
	State 25
	State 26
		add_ln700_8 : 1
	State 27
		tmp_V : 1
		add_ln209_8 : 1
		add_ln209 : 2
		trunc_ln858_8 : 2
	State 28
		empty_23 : 1
	State 29
		res_tmp_bits_0 : 1
		zext_ln283 : 2
		br_ln283 : 1
	State 30
		icmp_ln287 : 1
		i_8 : 1
		br_ln287 : 2
		zext_ln290 : 1
		rhs_digits_data_V_ad_2 : 2
		rhs_digits_data_V_lo_2 : 3
		zext_ln291 : 1
		res_digits_data_V_ad_1 : 2
		res_digits_data_V_lo_1 : 3
		j_4 : 1
	State 31
	State 32
		add_ln700_10 : 1
	State 33
		tmp_V_5 : 1
		add_ln209_9 : 1
		add_ln209_5 : 2
		trunc_ln858_9 : 2
	State 34
		empty_25 : 1
	State 35
		add_ln295 : 1
	State 36
		zext_ln297 : 1
		mul_ln297 : 1
		add_ln297 : 2
		ret_ln299 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_karastuba_mul_templa_2_fu_585 |    0    |    1    | 19.5119 |   2741  |   2210  |    0    |
|   call   |         grp_mul_I_O_fu_594        |    0    |    1    | 13.7999 |   1933  |   1556  |    0    |
|          |         grp_mul_I_O_fu_605        |    0    |    1    | 13.7999 |   1933  |   1556  |    0    |
|          |      grp_CAT_I_I_I_O_2_fu_616     |    0    |    0    | 9.81575 |   809   |   918   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_636             |    0    |    0    |    0    |    0    |    12   |    0    |
|          |             i_2_fu_653            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |             i_3_fu_682            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |             i_4_fu_699            |    0    |    0    |    0    |    0    |    12   |    0    |
|          |             i_5_fu_732            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          add_ln700_fu_750         |    0    |    0    |    0    |    0    |    71   |    0    |
|          |           tmp_V_2_fu_767          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |         add_ln209_7_fu_773        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |         add_ln209_6_fu_778        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln61_fu_803          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add2_tmp_bits_fu_813       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |             i_6_fu_829            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           tmp_V_4_fu_872          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |         add_ln700_7_fu_885        |    0    |    0    |    0    |    0    |    71   |    0    |
|    add   |          add_ln92_fu_899          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |             i_7_fu_925            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |              j_fu_941             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln700_8_fu_954        |    0    |    0    |    0    |    0    |    71   |    0    |
|          |            tmp_V_fu_971           |    0    |    0    |    0    |    0    |    72   |    0    |
|          |         add_ln209_8_fu_977        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |          add_ln209_fu_983         |    0    |    0    |    0    |    0    |    64   |    0    |
|          |            i_8_fu_1013            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            j_4_fu_1029            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_10_fu_1042       |    0    |    0    |    0    |    0    |    71   |    0    |
|          |          tmp_V_5_fu_1059          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln209_9_fu_1065        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |        add_ln209_5_fu_1071        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |         add_ln295_fu_1090         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         add_ln297_fu_1111         |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln246_fu_630         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln247_fu_647         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln248_fu_676         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln249_fu_693         |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |          icmp_ln51_fu_726         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         exitcond_i_fu_823         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln269_fu_914         |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln273_fu_919         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln283_fu_1002        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |         icmp_ln287_fu_1007        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |           tmp_V_3_fu_847          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |         z1_tmp_bits_fu_908        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |          xor_ln247_fu_659         |    0    |    0    |    0    |    0    |    4    |    0    |
|          |          xor_ln249_fu_705         |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |         mul_ln297_fu_1105         |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        select_ln701_fu_853        |    0    |    0    |    0    |    0    |    2    |    0    |
|  select  |       select_ln701_1_fu_861       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |          empty_21_fu_891          |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |  rhs_tmp_bits_read_1_read_fu_138  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  lhs_tmp_bits_read_1_read_fu_144  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln246_fu_642         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln247_1_fu_665        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln247_fu_670         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln248_fu_688         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln249_1_fu_711        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln249_fu_716         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln257_fu_722         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln56_fu_738         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln209_fu_744         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln700_fu_747         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln51_fu_756         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_9_fu_760        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_10_fu_764       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln61_fu_793         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_1_fu_797        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_2_fu_800        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_3_fu_809        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln61_4_fu_819        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln77_fu_835         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln180_fu_841         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln701_fu_844         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln276_fu_931         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln277_fu_936         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln277_1_fu_947        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_11_fu_950       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln273_fu_960         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_12_fu_964       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_13_fu_968       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln283_fu_998         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln290_fu_1019        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln291_fu_1024        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln291_1_fu_1035       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_14_fu_1038       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln287_fu_1048        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_15_fu_1052       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln700_16_fu_1056       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln295_fu_1086        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln297_fu_1095        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln297_1_fu_1099       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln297_2_fu_1102       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          trunc_ln_fu_783          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        trunc_ln858_8_fu_988       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln858_9_fu_1076       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |         trunc_ln701_fu_869        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|            tmp_1_fu_877           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |          sext_ln92_fu_904         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    0    |    3    | 56.9275 |   7416  |   7600  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| add2_digits_data_V |    2   |    0   |    0   |    0   |
|cross_mul_digits_dat|    4   |    0   |    0   |    0   |
| lhs0_digits_data_V |    0   |   128  |    8   |    0   |
|lhs0_tmp_digits_data|    0   |   128  |    8   |    0   |
| lhs1_digits_data_V |    0   |   128  |    8   |    0   |
|lhs1_tmp_digits_data|    0   |   128  |    8   |    0   |
| rhs0_digits_data_V |    0   |   128  |    8   |    0   |
|rhs0_tmp_digits_data|    0   |   128  |    8   |    0   |
| rhs1_digits_data_V |    0   |   128  |    8   |    0   |
|rhs1_tmp_digits_data|    0   |   128  |    8   |    0   |
|  z0_digits_data_V  |    4   |    0   |    0   |    0   |
|  z1_digits_data_V  |    2   |    0   |    0   |    0   |
|  z2_digits_data_V  |    4   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   16   |  1024  |   64   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|add2_digits_data_V_a_1_reg_1283|    4   |
| add2_digits_data_V_l_reg_1293 |   64   |
|      add_ln209_5_reg_1415     |   64   |
|      add_ln209_6_reg_1249     |   64   |
|       add_ln209_reg_1359      |   64   |
|       add_ln295_reg_1425      |    3   |
|     add_ln700_10_reg_1410     |   65   |
|      add_ln700_7_reg_1309     |   64   |
|      add_ln700_8_reg_1354     |   65   |
|       add_ln700_reg_1244      |   65   |
|cross_mul_digits_dat_1_reg_1278|    4   |
|cross_mul_digits_dat_2_reg_1288|   64   |
|      exitcond_i_reg_1264      |    1   |
|          i1_0_reg_415         |    4   |
|          i2_0_reg_427         |    4   |
|          i3_0_reg_438         |    4   |
|          i4_0_reg_508         |    5   |
|          i7_0_reg_554         |    5   |
|         i_0_i2_reg_485        |    5   |
|         i_0_i_reg_462         |    5   |
|          i_0_reg_404          |    4   |
|          i_2_reg_1151         |    4   |
|          i_3_reg_1164         |    4   |
|          i_4_reg_1183         |    4   |
|          i_5_reg_1212         |    5   |
|          i_6_reg_1268         |    5   |
|          i_7_reg_1327         |    5   |
|          i_8_reg_1383         |    5   |
|           i_reg_1132          |    4   |
|      icmp_ln269_reg_1319      |    1   |
|      icmp_ln273_reg_1323      |    1   |
|      icmp_ln283_reg_1375      |    1   |
|      icmp_ln287_reg_1379      |    1   |
|       icmp_ln51_reg_1208      |    1   |
|          j8_0_reg_565         |    6   |
|          j_0_reg_519          |    6   |
|          j_4_reg_1399         |    6   |
|           j_reg_1343          |    6   |
|lhs_digits_data_V_ad_1_reg_1156|    4   |
|lhs_digits_data_V_ad_2_reg_1332|    4   |
| lhs_digits_data_V_ad_reg_1143 |    4   |
|lhs_digits_data_V_lo_2_reg_1348|   64   |
|  lhs_tmp_bits_read_1_reg_1123 |    2   |
|       op2_assign_reg_473      |    1   |
|        p_0160_0_reg_542       |    2   |
|        p_084_0_reg_496        |    2   |
|       p_088_0_i_reg_450       |    2   |
|            reg_626            |   64   |
|res_digits_data_V_ad_1_reg_1393|    5   |
| res_digits_data_V_ad_reg_1337 |    5   |
|     res_tmp_bits_0_reg_530    |    2   |
|     res_tmp_bits_1_reg_576    |    3   |
|res_tmp_bits_write_a_1_reg_1198|    4   |
| res_tmp_bits_write_a_reg_1193 |    4   |
|rhs_digits_data_V_ad_1_reg_1188|    4   |
|rhs_digits_data_V_ad_2_reg_1388|    4   |
| rhs_digits_data_V_ad_reg_1175 |    4   |
|rhs_digits_data_V_lo_2_reg_1404|   64   |
|  rhs_tmp_bits_read_1_reg_1117 |    2   |
|         tmp_1_reg_1304        |    1   |
|        tmp_V_3_reg_1298       |   65   |
|     trunc_ln858_8_reg_1364    |    2   |
|     trunc_ln858_9_reg_1420    |    2   |
|       trunc_ln_reg_1254       |    2   |
| z0_digits_data_V_add_reg_1222 |    4   |
| z0_digits_data_V_loa_reg_1232 |   64   |
|      z1_tmp_bits_reg_1314     |    7   |
| z2_digits_data_V_add_reg_1227 |    4   |
| z2_digits_data_V_loa_reg_1238 |   64   |
|      zext_ln246_reg_1137      |   64   |
|      zext_ln248_reg_1169      |   64   |
|      zext_ln257_reg_1203      |    5   |
|      zext_ln283_reg_1369      |    3   |
|       zext_ln56_reg_1217      |   64   |
|      zext_ln61_4_reg_1259     |    7   |
|       zext_ln77_reg_1273      |   64   |
+-------------------------------+--------+
|             Total             |  1428  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_157    |  p0  |   6  |   4  |   24   ||    33   |
|     grp_access_fu_230    |  p0  |   6  |   4  |   24   ||    33   |
|     grp_access_fu_302    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_314    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_326    |  p0  |   3  |   4  |   12   ||    15   |
|     grp_access_fu_338    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_378    |  p0  |   4  |   5  |   20   ||    21   |
|     grp_access_fu_378    |  p2  |   2  |   0  |    0   ||    9    |
|     grp_access_fu_378    |  p4  |   2  |   5  |   10   ||    9    |
|       i1_0_reg_415       |  p0  |   2  |   4  |    8   ||    9    |
|       i3_0_reg_438       |  p0  |   2  |   4  |    8   ||    9    |
|     p_088_0_i_reg_450    |  p0  |   2  |   2  |    4   ||    9    |
|    op2_assign_reg_473    |  p0  |   2  |   1  |    2   ||    9    |
|      p_084_0_reg_496     |  p0  |   2  |   2  |    4   ||    9    |
|     p_0160_0_reg_542     |  p0  |   2  |   2  |    4   ||    9    |
| grp_CAT_I_I_I_O_2_fu_616 |  p2  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   158  || 15.6967 ||   210   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    3   |   56   |  7416  |  7600  |    0   |
|   Memory  |   16   |    -   |    -   |  1024  |   64   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   210  |    -   |
|  Register |    -   |    -   |    -   |  1428  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   72   |  9868  |  7874  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
