0.7
2020.1
May 27 2020
20:09:33
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sim_1/new/defines.sv,1672226995,verilog,,,,,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sim_1/new/mips_pipline_sopc_tb.sv,1672226393,systemVerilog,,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sim_1/new/defines.sv,mips_pipline_sopc_tb,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,1672226995,verilog,,,,,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/ex.sv,1672231372,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/ex_mem.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,ex,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/ex_mem.sv,1672224421,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/id_ex.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,ex_mem_reg,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/id_ex.sv,1672231490,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_decoder.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,id_ex_reg,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_decoder.sv,1672230443,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_reg.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,id,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_reg.sv,1672219961,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_rom.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,if_id_reg,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/inst_rom.sv,1672226667,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mem.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,inst_rom,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mem.sv,1671541391,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mem_wb.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,mem,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mem_wb.sv,1671541337,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mips_pipline.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,mem_wb_reg,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mips_pipline.sv,1672229159,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mips_pipline_sopc.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,mips_pipline,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/mips_pipline_sopc.sv,1672227094,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/pc_reg.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,mips_pipline_sopc,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/pc_reg.sv,1672216399,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/regfile.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,pc_reg,,,,,,,,
C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/regfile.sv,1672223412,systemVerilog,,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sim_1/new/mips_pipline_sopc_tb.sv,C:/Users/hhw/fpga/DDCA_2022/MIPS_pipline_sv/MIPS_pipline_sv.srcs/sources_1/new/defines.sv,regfile,,,,,,,,
