

================================================================
== Vitis HLS Report for 'xfMat2Array_512_0_1080_1920_1_2_1_s'
================================================================
* Date:           Wed Mar 20 05:12:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       17|  2073610|  0.170 us|  20.736 ms|   17|  2073610|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+-----------+-----+---------+----------+
        |                   |         |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +-------------------+---------+---------+---------+----------+-----------+-----+---------+----------+
        |grp_Mat2Axi_fu_60  |Mat2Axi  |       15|  2073608|  0.150 us|  20.736 ms|   13|  2073608|  dataflow|
        +-------------------+---------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    2721|   9214|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    2808|   9294|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+---------+---------+----+------+------+-----+
    |grp_Mat2Axi_fu_60  |Mat2Axi  |        0|   2|  2721|  9214|    0|
    +-------------------+---------+---------+----+------+------+-----+
    |Total              |         |        0|   2|  2721|  9214|    0|
    +-------------------+---------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_60_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_60_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   6|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |dstPtr_blk_n          |   9|          2|    1|          2|
    |imgOutput0_data_read  |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID   |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY    |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  74|         16|    7|         16|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_60_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready  |   1|   0|    1|          0|
    |dstPtr_read_reg_80                      |  64|   0|   64|          0|
    |grp_Mat2Axi_fu_60_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln1557_reg_85                     |  16|   0|   16|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  87|   0|   87|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>|  return value|
|p_read                          |   in|   32|     ap_none|                                    p_read|        scalar|
|p_read1                         |   in|   32|     ap_none|                                   p_read1|        scalar|
|imgOutput0_data_dout            |   in|    8|     ap_fifo|                           imgOutput0_data|       pointer|
|imgOutput0_data_num_data_valid  |   in|    3|     ap_fifo|                           imgOutput0_data|       pointer|
|imgOutput0_data_fifo_cap        |   in|    3|     ap_fifo|                           imgOutput0_data|       pointer|
|imgOutput0_data_empty_n         |   in|    1|     ap_fifo|                           imgOutput0_data|       pointer|
|imgOutput0_data_read            |  out|    1|     ap_fifo|                           imgOutput0_data|       pointer|
|m_axi_gmem2_AWVALID             |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWREADY             |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWADDR              |  out|   64|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWID                |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWLEN               |  out|   32|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWSIZE              |  out|    3|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWBURST             |  out|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWLOCK              |  out|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWCACHE             |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWPROT              |  out|    3|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWQOS               |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWREGION            |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_AWUSER              |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WVALID              |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WREADY              |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WDATA               |  out|  512|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WSTRB               |  out|   64|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WLAST               |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WID                 |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_WUSER               |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARVALID             |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARREADY             |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARADDR              |  out|   64|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARID                |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARLEN               |  out|   32|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARSIZE              |  out|    3|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARBURST             |  out|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARLOCK              |  out|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARCACHE             |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARPROT              |  out|    3|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARQOS               |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARREGION            |  out|    4|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_ARUSER              |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RVALID              |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RREADY              |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RDATA               |   in|  512|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RLAST               |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RID                 |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RFIFONUM            |   in|    9|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RUSER               |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_RRESP               |   in|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_BVALID              |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_BREADY              |  out|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_BRESP               |   in|    2|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_BID                 |   in|    1|       m_axi|                                     gmem2|       pointer|
|m_axi_gmem2_BUSER               |   in|    1|       m_axi|                                     gmem2|       pointer|
|dstPtr_dout                     |   in|   64|     ap_fifo|                                    dstPtr|       pointer|
|dstPtr_num_data_valid           |   in|    4|     ap_fifo|                                    dstPtr|       pointer|
|dstPtr_fifo_cap                 |   in|    4|     ap_fifo|                                    dstPtr|       pointer|
|dstPtr_empty_n                  |   in|    1|     ap_fifo|                                    dstPtr|       pointer|
|dstPtr_read                     |  out|    1|     ap_fifo|                                    dstPtr|       pointer|
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (3.61ns)   --->   "%dstPtr_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstPtr"   --->   Operation 6 'read' 'dstPtr_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1557 = trunc i32 %p_read_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1557->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:826]   --->   Operation 7 'trunc' 'trunc_ln1557' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 8 [2/2] (6.73ns)   --->   "%call_ln1557 = call void @Mat2Axi, i8 %imgOutput0_data, i512 %gmem2, i64 %dstPtr_read, i16 %trunc_ln1557, i32 %p_read_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1557->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:826]   --->   Operation 8 'call' 'call_ln1557' <Predicate = true> <Delay = 6.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstPtr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln1557 = call void @Mat2Axi, i8 %imgOutput0_data, i512 %gmem2, i64 %dstPtr_read, i16 %trunc_ln1557, i32 %p_read_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1557->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:826]   --->   Operation 12 'call' 'call_ln1557' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln831 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:831]   --->   Operation 13 'ret' 'ret_ln831' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgOutput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dstPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 0011]
p_read_2          (read         ) [ 0000]
dstPtr_read       (read         ) [ 0011]
trunc_ln1557      (trunc        ) [ 0011]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln1557       (call         ) [ 0000]
ret_ln831         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgOutput0_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstPtr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="dstPtr_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstPtr_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_Mat2Axi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="512" slack="0"/>
<pin id="64" dir="0" index="3" bw="64" slack="1"/>
<pin id="65" dir="0" index="4" bw="16" slack="1"/>
<pin id="66" dir="0" index="5" bw="32" slack="1"/>
<pin id="67" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1557/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="trunc_ln1557_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1557/1 "/>
</bind>
</comp>

<comp id="75" class="1005" name="p_read_1_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="dstPtr_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstPtr_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="trunc_ln1557_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="1"/>
<pin id="87" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1557 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="74"><net_src comp="48" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="42" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="60" pin=5"/></net>

<net id="83"><net_src comp="54" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="88"><net_src comp="71" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="60" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 }
 - Input state : 
	Port: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> : p_read | {1 }
	Port: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> : p_read1 | {1 }
	Port: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> : imgOutput0_data | {2 3 }
	Port: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> : gmem2 | {}
	Port: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> : dstPtr | {1 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |    grp_Mat2Axi_fu_60   |    2    |  17.468 |   4407  |   1598  |
|----------|------------------------|---------|---------|---------|---------|
|          |   p_read_1_read_fu_42  |    0    |    0    |    0    |    0    |
|   read   |   p_read_2_read_fu_48  |    0    |    0    |    0    |    0    |
|          | dstPtr_read_read_fu_54 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |   trunc_ln1557_fu_71   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    2    |  17.468 |   4407  |   1598  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| dstPtr_read_reg_80|   64   |
|  p_read_1_reg_75  |   32   |
|trunc_ln1557_reg_85|   16   |
+-------------------+--------+
|       Total       |   112  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   17   |  4407  |  1598  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   17   |  4519  |  1598  |
+-----------+--------+--------+--------+--------+
