# Hardware Design
## Prerequisite 
   1) yosys
   2) iverilog
   3) gtkwave

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Prerequisite/Readme.md
## Week1 -- In Progress
  1) _iverilog_ and _gtkwave_ Execution
  2) _yosys_ using sky130 lib
  3) Hierarchical - Flat Synthesis
     
https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week1/Readme.md
## Week2
## Week3
## Week4
## Week5
