// Seed: 1597356072
module module_0 (
    output wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output uwire id_8,
    input wor id_9
);
  tri1 id_11 = id_5 == 1;
  logic [-1 : -1] id_12;
  assign module_1._id_0 = 0;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_2 = 32'd60
) (
    input supply0 _id_0,
    output tri0 id_1,
    input wand _id_2,
    input tri1 id_3
    , id_6,
    output tri0 id_4
);
  always @(negedge 1) begin : LABEL_0
    id_6[id_2!=id_0] <= 1'b0;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
