<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Aug  9 09:56:02 2017" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="pll" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="a_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="alpha" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_alpha_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="alpha_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="cordic_0" PORT="aclk"/>
        <CONNECTION INSTANCE="pll_int_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="b_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="beta" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_beta_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="beta_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="c" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="c_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="d" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_d_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="d_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="pll_int_0_ap_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pll_int_0" PORT="ap_done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="q" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_q_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="q_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="pll_int_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="start" SIGIS="undef" SIGNAME="External_Ports_start">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_phase_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="theta_fb" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_theta_fb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_phase_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="theta_out" RIGHT="0" SIGIS="data" SIGNAME="pll_int_0_theta_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pll_int_0" PORT="theta_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="w_out" RIGHT="0" SIGIS="data" SIGNAME="pll_int_0_w_V">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pll_int_0" PORT="w_V"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="pll_AXILiteS_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="pll_AXILiteS_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="pll_AXILiteS_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="pll_AXILiteS_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="pll_AXILiteS_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="pll_AXILiteS_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="pll_AXILiteS_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="pll_AXILiteS_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="pll_AXILiteS_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="pll_AXILiteS_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="5" NAME="pll_AXILiteS_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="pll_AXILiteS_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="pll_AXILiteS_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="pll_AXILiteS_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="pll_AXILiteS_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="pll_AXILiteS_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="pll_AXILiteS_rready" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_pll_AXILiteS" DATAWIDTH="32" NAME="pll_AXILiteS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="top_bd_processing_system7_0_1_FCLK_CLK0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="pll_AXILiteS_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="pll_AXILiteS_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="pll_AXILiteS_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="pll_AXILiteS_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="pll_AXILiteS_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="pll_AXILiteS_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="pll_AXILiteS_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="pll_AXILiteS_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="pll_AXILiteS_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="pll_AXILiteS_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="pll_AXILiteS_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="pll_AXILiteS_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="pll_AXILiteS_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="pll_AXILiteS_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="pll_AXILiteS_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="pll_AXILiteS_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="pll_AXILiteS_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_AXILITES_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_AXILITES_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="pll_int_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="pll_AXILiteS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_AXILiteS"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="pll_int_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/abc2alphaBeta2dq_0" HWVERSION="1.0" INSTANCE="abc2alphaBeta2dq_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="abc2alphaBeta2dq" VLNV="PSC:hls:abc2alphaBeta2dq:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="pll_abc2alphaBeta2dq_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="8"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="abc2alphaBeta2dq_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pll_int_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="a_V" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b_V" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="c_V" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="cosTh_V" RIGHT="0" SIGIS="data" SIGNAME="xlslice_cos_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_cos" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sinTh_V" RIGHT="0" SIGIS="data" SIGNAME="xlslice_sin_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_sin" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="alpha_V" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_alpha_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="alpha"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="beta_V" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_beta_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="beta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="d_V" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_d_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="q_V" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_q_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="q"/>
            <CONNECTION INSTANCE="pll_int_0" PORT="input_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/cordic_0" HWVERSION="6.0" INSTANCE="cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="2"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pll_cordic_0_0"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Sin_and_Cos"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Word_Serial"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Phase_Format" VALUE="Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="16"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="External_Ports_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_phase_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_theta_fb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="theta_fb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_cos" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_sin" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_bd_processing_system7_0_1_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_phase_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_bd_processing_system7_0_1_FCLK_CLK0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/pll_int_0" HWVERSION="1.0" INSTANCE="pll_int_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pll_int" VLNV="PSC:hls:pll_int:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXILITES_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pll_pll_int_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="9"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_AXILiteS_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_AXILiteS_AWVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_AXILiteS_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXILiteS_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_AXILiteS_WVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_AXILiteS_WREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_AXILiteS_BVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_AXILiteS_BREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="s_axi_AXILiteS_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_AXILiteS_ARVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_AXILiteS_ARREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXILiteS_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_AXILiteS_RVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_AXILiteS_RREADY" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="abc2alphaBeta2dq_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="ap_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef" SIGNAME="pll_int_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="input_V" RIGHT="0" SIGIS="data" SIGNAME="abc2alphaBeta2dq_0_q_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="q_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="w_V" RIGHT="0" SIGIS="data" SIGNAME="pll_int_0_w_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="w_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="theta_V" RIGHT="0" SIGIS="data" SIGNAME="pll_int_0_theta_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="theta_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_pll_AXILiteS" DATAWIDTH="32" NAME="s_axi_AXILiteS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_bd_processing_system7_0_1_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXILiteS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXILiteS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXILiteS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXILiteS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXILiteS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXILiteS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXILiteS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXILiteS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXILiteS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXILiteS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXILiteS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXILiteS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXILiteS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXILiteS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXILiteS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXILiteS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXILiteS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlslice_cos" HWVERSION="1.0" INSTANCE="xlslice_cos" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pll_xlslice_cos_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_cos_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="cosTh_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_sin" HWVERSION="1.0" INSTANCE="xlslice_sin" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="pll_xlslice_sin_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_sin_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="abc2alphaBeta2dq_0" PORT="sinTh_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
