[N
23
18
8 iInstExt
14
8 onescomp
11
10 ADDR_WIDTH
2
8 mux2t1_n
12
5 reg_n
13
6 nadder
4
1 N
5
7 adder_n
21
5 mixed
16
6 addsub
9
3 rtl
1
158 /home/rcook/Documents/cpre381/project 1/cpre381-toolflow(1)/cpre381-toolflow/381_project_1/Project 2/Hardware/cpre381-toolflow/containers/sim_container_0/work
7
8 mux2t1_5
3
8 dataflow
6
9 structure
17
14 mips_processor
23
12 OUTPUT_TRACE
20
2 tb
10
10 DATA_WIDTH
15
10 structural
8
3 mem
22
9 gCLK_HPER
19
9 iInstAddr
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
6
2
4
1
0
2
0
0 0
0
0
]
[G
1
12
6
3
4
1
0
4
0
0 0
0
0
]
[G
1
12
6
4
4
1
0
5
0
0 0
0
0
]
[G
1
5
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
3
1
4
1
0
5
0
0 0
0
0
]
[G
1
20
21
1
22
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
9
1
10
1
0
32
0
0 0
0
0
]
[G
1
14
15
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
21
1
23
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
8
9
1
11
1
0
10
0
0 0
0
0
]
[P
1
17
6
18
19
1
0
0
]
