ARM GAS  /tmp/cceXOahS.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"fsmc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	HAL_FSMC_MspInit:
  23              	.LFB67:
  24              		.file 1 "Src/fsmc.c"
   1:Src/fsmc.c    **** /**
   2:Src/fsmc.c    ****   ******************************************************************************
   3:Src/fsmc.c    ****   * File Name          : FSMC.c
   4:Src/fsmc.c    ****   * Description        : This file provides code for the configuration
   5:Src/fsmc.c    ****   *                      of the FSMC peripheral.
   6:Src/fsmc.c    ****   ******************************************************************************
   7:Src/fsmc.c    ****   * @attention
   8:Src/fsmc.c    ****   *
   9:Src/fsmc.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/fsmc.c    ****   * All rights reserved.</center></h2>
  11:Src/fsmc.c    ****   *
  12:Src/fsmc.c    ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/fsmc.c    ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/fsmc.c    ****   * the License. You may obtain a copy of the License at:
  15:Src/fsmc.c    ****   *                             www.st.com/SLA0044
  16:Src/fsmc.c    ****   *
  17:Src/fsmc.c    ****   ******************************************************************************
  18:Src/fsmc.c    ****   */
  19:Src/fsmc.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/fsmc.c    **** #include "fsmc.h"
  21:Src/fsmc.c    **** 
  22:Src/fsmc.c    **** /* USER CODE BEGIN 0 */
  23:Src/fsmc.c    **** 
  24:Src/fsmc.c    **** /* USER CODE END 0 */
  25:Src/fsmc.c    **** 
  26:Src/fsmc.c    **** SRAM_HandleTypeDef hsram1;
  27:Src/fsmc.c    **** 
  28:Src/fsmc.c    **** /* FSMC initialization function */
  29:Src/fsmc.c    **** void MX_FSMC_Init(void)
  30:Src/fsmc.c    **** {
  31:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  32:Src/fsmc.c    **** 
  33:Src/fsmc.c    ****   /** Perform the SRAM1 memory initialization sequence
  34:Src/fsmc.c    ****   */
ARM GAS  /tmp/cceXOahS.s 			page 2


  35:Src/fsmc.c    ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  36:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  37:Src/fsmc.c    ****   /* hsram1.Init */
  38:Src/fsmc.c    ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
  39:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  40:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  41:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  42:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  43:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  44:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  45:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  46:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  47:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  48:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
  49:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  50:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  51:Src/fsmc.c    ****   /* Timing */
  52:Src/fsmc.c    ****   Timing.AddressSetupTime = 2;
  53:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
  54:Src/fsmc.c    ****   Timing.DataSetupTime = 2;
  55:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 0;
  56:Src/fsmc.c    ****   Timing.CLKDivision = 16;
  57:Src/fsmc.c    ****   Timing.DataLatency = 17;
  58:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  59:Src/fsmc.c    ****   /* ExtTiming */
  60:Src/fsmc.c    **** 
  61:Src/fsmc.c    ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
  62:Src/fsmc.c    ****   {
  63:Src/fsmc.c    ****     Error_Handler( );
  64:Src/fsmc.c    ****   }
  65:Src/fsmc.c    **** 
  66:Src/fsmc.c    ****   /** Disconnect NADV
  67:Src/fsmc.c    ****   */
  68:Src/fsmc.c    **** 
  69:Src/fsmc.c    ****   __HAL_AFIO_FSMCNADV_DISCONNECTED();
  70:Src/fsmc.c    **** 
  71:Src/fsmc.c    **** }
  72:Src/fsmc.c    **** 
  73:Src/fsmc.c    **** static uint32_t FSMC_Initialized = 0;
  74:Src/fsmc.c    **** 
  75:Src/fsmc.c    **** static void HAL_FSMC_MspInit(void){
  25              		.loc 1 75 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 24
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29 0000 30B5     		push	{r4, r5, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
  76:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  77:Src/fsmc.c    **** 
  78:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 0 */
ARM GAS  /tmp/cceXOahS.s 			page 3


  79:Src/fsmc.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 79 0
  39 0004 0023     		movs	r3, #0
  40 0006 0293     		str	r3, [sp, #8]
  41 0008 0393     		str	r3, [sp, #12]
  42 000a 0493     		str	r3, [sp, #16]
  43 000c 0593     		str	r3, [sp, #20]
  80:Src/fsmc.c    ****   if (FSMC_Initialized) {
  44              		.loc 1 80 0
  45 000e 134B     		ldr	r3, .L6
  46 0010 1B68     		ldr	r3, [r3]
  47 0012 0BB1     		cbz	r3, .L5
  48              	.L1:
  81:Src/fsmc.c    ****     return;
  82:Src/fsmc.c    ****   }
  83:Src/fsmc.c    ****   FSMC_Initialized = 1;
  84:Src/fsmc.c    ****   /* Peripheral clock enable */
  85:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_ENABLE();
  86:Src/fsmc.c    ****   
  87:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
  88:Src/fsmc.c    ****   PE7   ------> FSMC_D4
  89:Src/fsmc.c    ****   PE8   ------> FSMC_D5
  90:Src/fsmc.c    ****   PE9   ------> FSMC_D6
  91:Src/fsmc.c    ****   PE10   ------> FSMC_D7
  92:Src/fsmc.c    ****   PE11   ------> FSMC_D8
  93:Src/fsmc.c    ****   PE12   ------> FSMC_D9
  94:Src/fsmc.c    ****   PE13   ------> FSMC_D10
  95:Src/fsmc.c    ****   PE14   ------> FSMC_D11
  96:Src/fsmc.c    ****   PE15   ------> FSMC_D12
  97:Src/fsmc.c    ****   PD8   ------> FSMC_D13
  98:Src/fsmc.c    ****   PD9   ------> FSMC_D14
  99:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 100:Src/fsmc.c    ****   PD11   ------> FSMC_A16
 101:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 102:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 103:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 104:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 105:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 106:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
 107:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 108:Src/fsmc.c    ****   */
 109:Src/fsmc.c    ****   /* GPIO_InitStruct */
 110:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 111:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 112:Src/fsmc.c    ****                           |GPIO_PIN_15;
 113:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 115:Src/fsmc.c    **** 
 116:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 117:Src/fsmc.c    **** 
 118:Src/fsmc.c    ****   /* GPIO_InitStruct */
 119:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 120:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 121:Src/fsmc.c    ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 122:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 124:Src/fsmc.c    **** 
ARM GAS  /tmp/cceXOahS.s 			page 4


 125:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 126:Src/fsmc.c    **** 
 127:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 128:Src/fsmc.c    **** 
 129:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 1 */
 130:Src/fsmc.c    **** }
  49              		.loc 1 130 0
  50 0014 07B0     		add	sp, sp, #28
  51              	.LCFI2:
  52              		.cfi_remember_state
  53              		.cfi_def_cfa_offset 12
  54              		@ sp needed
  55 0016 30BD     		pop	{r4, r5, pc}
  56              	.L5:
  57              	.LCFI3:
  58              		.cfi_restore_state
  83:Src/fsmc.c    ****   /* Peripheral clock enable */
  59              		.loc 1 83 0
  60 0018 104B     		ldr	r3, .L6
  61 001a 0122     		movs	r2, #1
  62 001c 1A60     		str	r2, [r3]
  63              	.LBB2:
  85:Src/fsmc.c    ****   
  64              		.loc 1 85 0
  65 001e 104B     		ldr	r3, .L6+4
  66 0020 5A69     		ldr	r2, [r3, #20]
  67 0022 42F48072 		orr	r2, r2, #256
  68 0026 5A61     		str	r2, [r3, #20]
  69 0028 5B69     		ldr	r3, [r3, #20]
  70 002a 03F48073 		and	r3, r3, #256
  71 002e 0193     		str	r3, [sp, #4]
  72 0030 019B     		ldr	r3, [sp, #4]
  73              	.LBE2:
 110:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
  74              		.loc 1 110 0
  75 0032 4FF68073 		movw	r3, #65408
  76 0036 0293     		str	r3, [sp, #8]
 113:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  77              		.loc 1 113 0
  78 0038 0225     		movs	r5, #2
  79 003a 0395     		str	r5, [sp, #12]
 114:Src/fsmc.c    **** 
  80              		.loc 1 114 0
  81 003c 0324     		movs	r4, #3
  82 003e 0594     		str	r4, [sp, #20]
 116:Src/fsmc.c    **** 
  83              		.loc 1 116 0
  84 0040 02A9     		add	r1, sp, #8
  85 0042 0848     		ldr	r0, .L6+8
  86 0044 FFF7FEFF 		bl	HAL_GPIO_Init
  87              	.LVL0:
 119:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
  88              		.loc 1 119 0
  89 0048 4CF6B373 		movw	r3, #53171
  90 004c 0293     		str	r3, [sp, #8]
 122:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  91              		.loc 1 122 0
ARM GAS  /tmp/cceXOahS.s 			page 5


  92 004e 0395     		str	r5, [sp, #12]
 123:Src/fsmc.c    **** 
  93              		.loc 1 123 0
  94 0050 0594     		str	r4, [sp, #20]
 125:Src/fsmc.c    **** 
  95              		.loc 1 125 0
  96 0052 02A9     		add	r1, sp, #8
  97 0054 0448     		ldr	r0, .L6+12
  98 0056 FFF7FEFF 		bl	HAL_GPIO_Init
  99              	.LVL1:
 100 005a DBE7     		b	.L1
 101              	.L7:
 102              		.align	2
 103              	.L6:
 104 005c 00000000 		.word	.LANCHOR0
 105 0060 00100240 		.word	1073876992
 106 0064 00180140 		.word	1073813504
 107 0068 00140140 		.word	1073812480
 108              		.cfi_endproc
 109              	.LFE67:
 111              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 112              		.align	1
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu softvfp
 118              	HAL_FSMC_MspDeInit:
 119              	.LFB69:
 131:Src/fsmc.c    **** 
 132:Src/fsmc.c    **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 133:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 134:Src/fsmc.c    **** 
 135:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 0 */
 136:Src/fsmc.c    ****   HAL_FSMC_MspInit();
 137:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 138:Src/fsmc.c    **** 
 139:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 1 */
 140:Src/fsmc.c    **** }
 141:Src/fsmc.c    **** 
 142:Src/fsmc.c    **** static uint32_t FSMC_DeInitialized = 0;
 143:Src/fsmc.c    **** 
 144:Src/fsmc.c    **** static void HAL_FSMC_MspDeInit(void){
 120              		.loc 1 144 0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124 0000 08B5     		push	{r3, lr}
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 8
 127              		.cfi_offset 3, -8
 128              		.cfi_offset 14, -4
 145:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 146:Src/fsmc.c    **** 
 147:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 0 */
 148:Src/fsmc.c    ****   if (FSMC_DeInitialized) {
 129              		.loc 1 148 0
 130 0002 0B4B     		ldr	r3, .L12
ARM GAS  /tmp/cceXOahS.s 			page 6


 131 0004 1B68     		ldr	r3, [r3]
 132 0006 03B1     		cbz	r3, .L11
 133              	.L8:
 149:Src/fsmc.c    ****     return;
 150:Src/fsmc.c    ****   }
 151:Src/fsmc.c    ****   FSMC_DeInitialized = 1;
 152:Src/fsmc.c    ****   /* Peripheral clock enable */
 153:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_DISABLE();
 154:Src/fsmc.c    ****   
 155:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
 156:Src/fsmc.c    ****   PE7   ------> FSMC_D4
 157:Src/fsmc.c    ****   PE8   ------> FSMC_D5
 158:Src/fsmc.c    ****   PE9   ------> FSMC_D6
 159:Src/fsmc.c    ****   PE10   ------> FSMC_D7
 160:Src/fsmc.c    ****   PE11   ------> FSMC_D8
 161:Src/fsmc.c    ****   PE12   ------> FSMC_D9
 162:Src/fsmc.c    ****   PE13   ------> FSMC_D10
 163:Src/fsmc.c    ****   PE14   ------> FSMC_D11
 164:Src/fsmc.c    ****   PE15   ------> FSMC_D12
 165:Src/fsmc.c    ****   PD8   ------> FSMC_D13
 166:Src/fsmc.c    ****   PD9   ------> FSMC_D14
 167:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 168:Src/fsmc.c    ****   PD11   ------> FSMC_A16
 169:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 170:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 171:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 172:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 173:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 174:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
 175:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 176:Src/fsmc.c    ****   */
 177:Src/fsmc.c    **** 
 178:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 179:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 180:Src/fsmc.c    ****                           |GPIO_PIN_15);
 181:Src/fsmc.c    **** 
 182:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 183:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 184:Src/fsmc.c    ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 185:Src/fsmc.c    **** 
 186:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 187:Src/fsmc.c    **** 
 188:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 1 */
 189:Src/fsmc.c    **** }
 134              		.loc 1 189 0
 135 0008 08BD     		pop	{r3, pc}
 136              	.L11:
 151:Src/fsmc.c    ****   /* Peripheral clock enable */
 137              		.loc 1 151 0
 138 000a 094B     		ldr	r3, .L12
 139 000c 0122     		movs	r2, #1
 140 000e 1A60     		str	r2, [r3]
 153:Src/fsmc.c    ****   
 141              		.loc 1 153 0
 142 0010 084A     		ldr	r2, .L12+4
 143 0012 5369     		ldr	r3, [r2, #20]
 144 0014 23F48073 		bic	r3, r3, #256
ARM GAS  /tmp/cceXOahS.s 			page 7


 145 0018 5361     		str	r3, [r2, #20]
 178:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 146              		.loc 1 178 0
 147 001a 4FF68071 		movw	r1, #65408
 148 001e 0648     		ldr	r0, .L12+8
 149 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 150              	.LVL2:
 182:Src/fsmc.c    ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1 
 151              		.loc 1 182 0
 152 0024 4CF6B371 		movw	r1, #53171
 153 0028 0448     		ldr	r0, .L12+12
 154 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 155              	.LVL3:
 156 002e EBE7     		b	.L8
 157              	.L13:
 158              		.align	2
 159              	.L12:
 160 0030 00000000 		.word	.LANCHOR1
 161 0034 00100240 		.word	1073876992
 162 0038 00180140 		.word	1073813504
 163 003c 00140140 		.word	1073812480
 164              		.cfi_endproc
 165              	.LFE69:
 167              		.section	.text.MX_FSMC_Init,"ax",%progbits
 168              		.align	1
 169              		.global	MX_FSMC_Init
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 173              		.fpu softvfp
 175              	MX_FSMC_Init:
 176              	.LFB66:
  30:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
 177              		.loc 1 30 0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 32
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 10B5     		push	{r4, lr}
 182              	.LCFI5:
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 4, -8
 185              		.cfi_offset 14, -4
 186 0002 88B0     		sub	sp, sp, #32
 187              	.LCFI6:
 188              		.cfi_def_cfa_offset 40
  31:Src/fsmc.c    **** 
 189              		.loc 1 31 0
 190 0004 0022     		movs	r2, #0
 191 0006 0492     		str	r2, [sp, #16]
 192 0008 0792     		str	r2, [sp, #28]
  35:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 193              		.loc 1 35 0
 194 000a 1648     		ldr	r0, .L18
 195 000c 4FF02043 		mov	r3, #-1610612736
 196 0010 0360     		str	r3, [r0]
  36:Src/fsmc.c    ****   /* hsram1.Init */
 197              		.loc 1 36 0
ARM GAS  /tmp/cceXOahS.s 			page 8


 198 0012 03F58273 		add	r3, r3, #260
 199 0016 4360     		str	r3, [r0, #4]
  38:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 200              		.loc 1 38 0
 201 0018 8260     		str	r2, [r0, #8]
  39:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 202              		.loc 1 39 0
 203 001a C260     		str	r2, [r0, #12]
  40:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 204              		.loc 1 40 0
 205 001c 0261     		str	r2, [r0, #16]
  41:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 206              		.loc 1 41 0
 207 001e 1023     		movs	r3, #16
 208 0020 4361     		str	r3, [r0, #20]
  42:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 209              		.loc 1 42 0
 210 0022 8261     		str	r2, [r0, #24]
  43:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 211              		.loc 1 43 0
 212 0024 C261     		str	r2, [r0, #28]
  44:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 213              		.loc 1 44 0
 214 0026 0262     		str	r2, [r0, #32]
  45:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 215              		.loc 1 45 0
 216 0028 4262     		str	r2, [r0, #36]
  46:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 217              		.loc 1 46 0
 218 002a 4FF48051 		mov	r1, #4096
 219 002e 8162     		str	r1, [r0, #40]
  47:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 220              		.loc 1 47 0
 221 0030 C262     		str	r2, [r0, #44]
  48:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 222              		.loc 1 48 0
 223 0032 0263     		str	r2, [r0, #48]
  49:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 224              		.loc 1 49 0
 225 0034 4263     		str	r2, [r0, #52]
  50:Src/fsmc.c    ****   /* Timing */
 226              		.loc 1 50 0
 227 0036 8263     		str	r2, [r0, #56]
  52:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
 228              		.loc 1 52 0
 229 0038 0221     		movs	r1, #2
 230 003a 0191     		str	r1, [sp, #4]
  53:Src/fsmc.c    ****   Timing.DataSetupTime = 2;
 231              		.loc 1 53 0
 232 003c 0F24     		movs	r4, #15
 233 003e 0294     		str	r4, [sp, #8]
  54:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 0;
 234              		.loc 1 54 0
 235 0040 0391     		str	r1, [sp, #12]
  56:Src/fsmc.c    ****   Timing.DataLatency = 17;
 236              		.loc 1 56 0
 237 0042 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cceXOahS.s 			page 9


  57:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 238              		.loc 1 57 0
 239 0044 1123     		movs	r3, #17
 240 0046 0693     		str	r3, [sp, #24]
  61:Src/fsmc.c    ****   {
 241              		.loc 1 61 0
 242 0048 01A9     		add	r1, sp, #4
 243 004a FFF7FEFF 		bl	HAL_SRAM_Init
 244              	.LVL4:
 245 004e 30B9     		cbnz	r0, .L17
 246              	.L15:
  69:Src/fsmc.c    **** 
 247              		.loc 1 69 0
 248 0050 054A     		ldr	r2, .L18+4
 249 0052 D369     		ldr	r3, [r2, #28]
 250 0054 43F48063 		orr	r3, r3, #1024
 251 0058 D361     		str	r3, [r2, #28]
  71:Src/fsmc.c    **** 
 252              		.loc 1 71 0
 253 005a 08B0     		add	sp, sp, #32
 254              	.LCFI7:
 255              		.cfi_remember_state
 256              		.cfi_def_cfa_offset 8
 257              		@ sp needed
 258 005c 10BD     		pop	{r4, pc}
 259              	.L17:
 260              	.LCFI8:
 261              		.cfi_restore_state
  63:Src/fsmc.c    ****   }
 262              		.loc 1 63 0
 263 005e FFF7FEFF 		bl	Error_Handler
 264              	.LVL5:
 265 0062 F5E7     		b	.L15
 266              	.L19:
 267              		.align	2
 268              	.L18:
 269 0064 00000000 		.word	hsram1
 270 0068 00000140 		.word	1073807360
 271              		.cfi_endproc
 272              	.LFE66:
 274              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_SRAM_MspInit
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu softvfp
 282              	HAL_SRAM_MspInit:
 283              	.LFB68:
 132:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 284              		.loc 1 132 0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              	.LVL6:
 289 0000 08B5     		push	{r3, lr}
 290              	.LCFI9:
ARM GAS  /tmp/cceXOahS.s 			page 10


 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 3, -8
 293              		.cfi_offset 14, -4
 136:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 294              		.loc 1 136 0
 295 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
 296              	.LVL7:
 140:Src/fsmc.c    **** 
 297              		.loc 1 140 0
 298 0006 08BD     		pop	{r3, pc}
 299              		.cfi_endproc
 300              	.LFE68:
 302              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_SRAM_MspDeInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu softvfp
 310              	HAL_SRAM_MspDeInit:
 311              	.LFB70:
 190:Src/fsmc.c    **** 
 191:Src/fsmc.c    **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 312              		.loc 1 191 0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              	.LVL8:
 317 0000 08B5     		push	{r3, lr}
 318              	.LCFI10:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 3, -8
 321              		.cfi_offset 14, -4
 192:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 193:Src/fsmc.c    **** 
 194:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 0 */
 195:Src/fsmc.c    ****   HAL_FSMC_MspDeInit();
 322              		.loc 1 195 0
 323 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 324              	.LVL9:
 196:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 197:Src/fsmc.c    **** 
 198:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 1 */
 199:Src/fsmc.c    **** }
 325              		.loc 1 199 0
 326 0006 08BD     		pop	{r3, pc}
 327              		.cfi_endproc
 328              	.LFE70:
 330              		.comm	hsram1,68,4
 331              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 332              		.align	2
 333              		.set	.LANCHOR1,. + 0
 336              	FSMC_DeInitialized:
 337 0000 00000000 		.space	4
 338              		.section	.bss.FSMC_Initialized,"aw",%nobits
 339              		.align	2
 340              		.set	.LANCHOR0,. + 0
ARM GAS  /tmp/cceXOahS.s 			page 11


 343              	FSMC_Initialized:
 344 0000 00000000 		.space	4
 345              		.text
 346              	.Letext0:
 347              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 348              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 349              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 350              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 351              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 352              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 353              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 354              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 355              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 356              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 357              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 358              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 359              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_fsmc.h"
 360              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_sram.h"
 361              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 362              		.file 17 "Inc/fsmc.h"
 363              		.file 18 "Inc/main.h"
ARM GAS  /tmp/cceXOahS.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 fsmc.c
     /tmp/cceXOahS.s:16     .text.HAL_FSMC_MspInit:0000000000000000 $t
     /tmp/cceXOahS.s:22     .text.HAL_FSMC_MspInit:0000000000000000 HAL_FSMC_MspInit
     /tmp/cceXOahS.s:104    .text.HAL_FSMC_MspInit:000000000000005c $d
     /tmp/cceXOahS.s:112    .text.HAL_FSMC_MspDeInit:0000000000000000 $t
     /tmp/cceXOahS.s:118    .text.HAL_FSMC_MspDeInit:0000000000000000 HAL_FSMC_MspDeInit
     /tmp/cceXOahS.s:160    .text.HAL_FSMC_MspDeInit:0000000000000030 $d
     /tmp/cceXOahS.s:168    .text.MX_FSMC_Init:0000000000000000 $t
     /tmp/cceXOahS.s:175    .text.MX_FSMC_Init:0000000000000000 MX_FSMC_Init
     /tmp/cceXOahS.s:269    .text.MX_FSMC_Init:0000000000000064 $d
                            *COM*:0000000000000044 hsram1
     /tmp/cceXOahS.s:275    .text.HAL_SRAM_MspInit:0000000000000000 $t
     /tmp/cceXOahS.s:282    .text.HAL_SRAM_MspInit:0000000000000000 HAL_SRAM_MspInit
     /tmp/cceXOahS.s:303    .text.HAL_SRAM_MspDeInit:0000000000000000 $t
     /tmp/cceXOahS.s:310    .text.HAL_SRAM_MspDeInit:0000000000000000 HAL_SRAM_MspDeInit
     /tmp/cceXOahS.s:332    .bss.FSMC_DeInitialized:0000000000000000 $d
     /tmp/cceXOahS.s:336    .bss.FSMC_DeInitialized:0000000000000000 FSMC_DeInitialized
     /tmp/cceXOahS.s:339    .bss.FSMC_Initialized:0000000000000000 $d
     /tmp/cceXOahS.s:343    .bss.FSMC_Initialized:0000000000000000 FSMC_Initialized

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
