└Root     | FIRDecimatorRAMInputs | [34:0]  | 35 | [34:0] 
 ├WR_ADDR | RTLBitArray           | [34:27] | 8  | [34:0][34:27]
 ├WR      | Boolean               | [26]    | 1  | [34:0][26]
 ├RD_ADDR | RTLBitArray           | [25:18] | 8  | [34:0][25:18]
 ├RD      | Boolean               | [17]    | 1  | [34:0][17]
 ├DIN     | RTLBitArray           | [16:1]  | 16 | [34:0][16:1]
 └CE      | Boolean               | [0]     | 1  | [34:0][0]