#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 19 10:37:47 2021
# Process ID: 8324
# Current directory: D:/jiedan/cortex_m0_c_prog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15292 D:\jiedan\cortex_m0_c_prog\cortex_m0.xpr
# Log file: D:/jiedan/cortex_m0_c_prog/vivado.log
# Journal file: D:/jiedan/cortex_m0_c_prog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/jiedan/cortex_m0_c_prog/cortex_m0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2020/az/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.746 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2020/az/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/code_led.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHB2BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHB2MEM
INFO: [VRFC 10-2458] undeclared symbol zeroth_location, assumed default net type wire [D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHB2BRAM.v:120]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHB2LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHB2LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHB7SEGDEC_V1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHB7SEGDEC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBDCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBDCD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBLITE_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBLITE_SYS
INFO: [VRFC 10-2458] undeclared symbol HSEL_NOMAP, assumed default net type wire [D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBLITE_SYS.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBTIMER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBTIMER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/AHBUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBUART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/CORTEXM0DS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORTEXM0DS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/baudgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAUDGEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/cortexm0ds_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cortexm0ds_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/pb_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pb_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sources_1/imports/source/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
"xelab -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2020/az/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'RESET' on this module [D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sim_1/new/test.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.746 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2020/az/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/code_led.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim'
"xelab -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2020/az/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'RESET' on this module [D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sim_1/new/test.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1287.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2056.582 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2056.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2056.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1028 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2199.270 ; gain = 1121.523
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_k7'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/test_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/test_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2020/az/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/code_led.hex'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/test_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHB2LED
INFO: [VRFC 10-311] analyzing module AHB2MEM
INFO: [VRFC 10-311] analyzing module AHB7SEGDEC
INFO: [VRFC 10-311] analyzing module AHBDCD
INFO: [VRFC 10-311] analyzing module AHBLITE_SYS
INFO: [VRFC 10-311] analyzing module AHBMUX
INFO: [VRFC 10-311] analyzing module AHBTIMER
INFO: [VRFC 10-311] analyzing module AHBUART
INFO: [VRFC 10-311] analyzing module BAUDGEN
INFO: [VRFC 10-311] analyzing module CORTEXM0DS
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module FIFO__1
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module cortexm0ds_logic
INFO: [VRFC 10-311] analyzing module pb_debounce
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module prescaler__1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim'
"xelab -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_func_impl xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2020/az/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 370e047d86104c4887e7b1ae0d65f394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_func_impl xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'RESET' on this module [D:/jiedan/cortex_m0_c_prog/cortex_m0.srcs/sim_1/new/test.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/jiedan/cortex_m0_c_prog/cortex_m0.sim/sim_1/impl/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2217.191 ; gain = 1139.445
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 10:43:48 2021...
