{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 03:08:41 2025 " "Info: Processing started: Fri Mar 28 03:08:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "148 " "Warning: Found 148 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 619 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 619 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 454 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 455 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 451 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 460 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 461 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 463 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 465 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 452 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 459 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 458 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite71 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite71\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 470 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 451 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~26 " "Info: Detected gated clock \"tdc_vme:inst57\|_~26\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 464 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite70 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite70\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 469 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 452 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 455 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite71~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite71~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 470 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite71~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~16 " "Info: Detected gated clock \"tdc_vme:inst57\|_~16\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 466 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~57 " "Info: Detected gated clock \"tdc_vme:inst57\|_~57\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~27 " "Info: Detected gated clock \"tdc_vme:inst57\|_~27\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite70~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite70~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 469 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 454 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~17 " "Info: Detected gated clock \"tdc_vme:inst57\|_~17\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 462 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err 2.69 ns " "Info: Slack time is 2.69 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "188.32 MHz 5.31 ns " "Info: Fmax is 188.32 MHz (period= 5.31 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.881 ns + Largest register register " "Info: + Largest register to register requirement is 7.881 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns + Largest " "Info: + Largest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.006 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.378 ns) 2.006 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X78_Y20_N1 2 " "Info: 3: + IC(0.738 ns) + CELL(0.378 ns) = 2.006 ns; Loc. = LCFF_X78_Y20_N1; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.116 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.84 % ) " "Info: Total cell delay = 0.378 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 81.16 % ) " "Info: Total interconnect delay = 1.628 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.016 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.378 ns) 2.016 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X75_Y31_N27 2054 " "Info: 3: + IC(0.748 ns) + CELL(0.378 ns) = 2.016 ns; Loc. = LCFF_X75_Y31_N27; Fanout = 2054; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.75 % ) " "Info: Total cell delay = 0.378 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 81.25 % ) " "Info: Total interconnect delay = 1.638 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.191 ns - Longest register register " "Info: - Longest register to register delay is 5.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X75_Y31_N27 2054 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y31_N27; Fanout = 2054; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.018 ns) 0.629 ns lv1a_pipeline:inst116\|pipeline~106 2 COMB LCCOMB_X79_Y28_N4 7 " "Info: 2: + IC(0.611 ns) + CELL(0.018 ns) = 0.629 ns; Loc. = LCCOMB_X79_Y28_N4; Fanout = 7; COMB Node = 'lv1a_pipeline:inst116\|pipeline~106'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.629 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~106 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.018 ns) 1.109 ns lv1a_pipeline:inst116\|Mux1~19DUPLICATE 3 COMB LCCOMB_X83_Y27_N10 1 " "Info: 3: + IC(0.462 ns) + CELL(0.018 ns) = 1.109 ns; Loc. = LCCOMB_X83_Y27_N10; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux1~19DUPLICATE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.480 ns" { lv1a_pipeline:inst116|pipeline~106 lv1a_pipeline:inst116|Mux1~19DUPLICATE } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.077 ns) 1.538 ns lv1a_pipeline:inst116\|Mux1~71 4 COMB LCCOMB_X83_Y30_N22 1 " "Info: 4: + IC(0.352 ns) + CELL(0.077 ns) = 1.538 ns; Loc. = LCCOMB_X83_Y30_N22; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux1~71'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.429 ns" { lv1a_pipeline:inst116|Mux1~19DUPLICATE lv1a_pipeline:inst116|Mux1~71 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.120 ns) 1.799 ns lv1a_pipeline:inst116\|Mux1~73 5 COMB LCCOMB_X83_Y30_N6 2 " "Info: 5: + IC(0.141 ns) + CELL(0.120 ns) = 1.799 ns; Loc. = LCCOMB_X83_Y30_N6; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux1~73'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.120 ns) 2.540 ns lv1a_pipeline:inst116\|Mux1~84 6 COMB LCCOMB_X79_Y24_N28 104 " "Info: 6: + IC(0.621 ns) + CELL(0.120 ns) = 2.540 ns; Loc. = LCCOMB_X79_Y24_N28; Fanout = 104; COMB Node = 'lv1a_pipeline:inst116\|Mux1~84'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.741 ns" { lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.170 ns) 3.158 ns lv1a_pipeline:inst116\|raddr~2 7 COMB LCCOMB_X79_Y20_N24 53 " "Info: 7: + IC(0.448 ns) + CELL(0.170 ns) = 3.158 ns; Loc. = LCCOMB_X79_Y20_N24; Fanout = 53; COMB Node = 'lv1a_pipeline:inst116\|raddr~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.618 ns" { lv1a_pipeline:inst116|Mux1~84 lv1a_pipeline:inst116|raddr~2 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.167 ns) 3.952 ns lv1a_pipeline:inst116\|Mux6~264 8 COMB LCCOMB_X79_Y13_N4 1 " "Info: 8: + IC(0.627 ns) + CELL(0.167 ns) = 3.952 ns; Loc. = LCCOMB_X79_Y13_N4; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~264'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.794 ns" { lv1a_pipeline:inst116|raddr~2 lv1a_pipeline:inst116|Mux6~264 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.126 ns) 4.223 ns lv1a_pipeline:inst116\|Mux6~275 9 COMB LCCOMB_X79_Y13_N28 1 " "Info: 9: + IC(0.145 ns) + CELL(0.126 ns) = 4.223 ns; Loc. = LCCOMB_X79_Y13_N28; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~275'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { lv1a_pipeline:inst116|Mux6~264 lv1a_pipeline:inst116|Mux6~275 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.077 ns) 4.811 ns lv1a_pipeline:inst116\|Mux6~339 10 COMB LCCOMB_X78_Y20_N26 1 " "Info: 10: + IC(0.511 ns) + CELL(0.077 ns) = 4.811 ns; Loc. = LCCOMB_X78_Y20_N26; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.588 ns" { lv1a_pipeline:inst116|Mux6~275 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.018 ns) 4.950 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X78_Y20_N20 1 " "Info: 11: + IC(0.121 ns) + CELL(0.018 ns) = 4.950 ns; Loc. = LCCOMB_X78_Y20_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.126 ns) + CELL(0.018 ns) 5.094 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X78_Y20_N0 1 " "Info: 12: + IC(0.126 ns) + CELL(0.018 ns) = 5.094 ns; Loc. = LCCOMB_X78_Y20_N0; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.144 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.191 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X78_Y20_N1 2 " "Info: 13: + IC(0.000 ns) + CELL(0.097 ns) = 5.191 ns; Loc. = LCFF_X78_Y20_N1; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.026 ns ( 19.76 % ) " "Info: Total cell delay = 1.026 ns ( 19.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.165 ns ( 80.24 % ) " "Info: Total interconnect delay = 4.165 ns ( 80.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.191 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~106 lv1a_pipeline:inst116|Mux1~19DUPLICATE lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84 lv1a_pipeline:inst116|raddr~2 lv1a_pipeline:inst116|Mux6~264 lv1a_pipeline:inst116|Mux6~275 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.191 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~106 {} lv1a_pipeline:inst116|Mux1~19DUPLICATE {} lv1a_pipeline:inst116|Mux1~71 {} lv1a_pipeline:inst116|Mux1~73 {} lv1a_pipeline:inst116|Mux1~84 {} lv1a_pipeline:inst116|raddr~2 {} lv1a_pipeline:inst116|Mux6~264 {} lv1a_pipeline:inst116|Mux6~275 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.611ns 0.462ns 0.352ns 0.141ns 0.621ns 0.448ns 0.627ns 0.145ns 0.511ns 0.121ns 0.126ns 0.000ns } { 0.000ns 0.018ns 0.018ns 0.077ns 0.120ns 0.120ns 0.170ns 0.167ns 0.126ns 0.077ns 0.018ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.006 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.738ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.016 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.191 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~106 lv1a_pipeline:inst116|Mux1~19DUPLICATE lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84 lv1a_pipeline:inst116|raddr~2 lv1a_pipeline:inst116|Mux6~264 lv1a_pipeline:inst116|Mux6~275 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.191 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~106 {} lv1a_pipeline:inst116|Mux1~19DUPLICATE {} lv1a_pipeline:inst116|Mux1~71 {} lv1a_pipeline:inst116|Mux1~73 {} lv1a_pipeline:inst116|Mux1~84 {} lv1a_pipeline:inst116|raddr~2 {} lv1a_pipeline:inst116|Mux6~264 {} lv1a_pipeline:inst116|Mux6~275 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.611ns 0.462ns 0.352ns 0.141ns 0.621ns 0.448ns 0.627ns 0.145ns 0.511ns 0.121ns 0.126ns 0.000ns } { 0.000ns 0.018ns 0.018ns 0.077ns 0.120ns 0.120ns 0.170ns 0.167ns 0.126ns 0.077ns 0.018ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg24\[16\] register VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 24.516 ns " "Info: Slack time is 24.516 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg24\[16\]\" and destination register \"VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "133.62 MHz 7.484 ns " "Info: Fmax is 133.62 MHz (period= 7.484 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "26.526 ns + Largest register register " "Info: + Largest register to register requirement is 26.526 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.365 ns + Largest " "Info: + Largest clock skew is -5.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.039 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.378 ns) 2.039 ns VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X40_Y18_N15 1 " "Info: 3: + IC(0.771 ns) + CELL(0.378 ns) = 2.039 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.149 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.54 % ) " "Info: Total cell delay = 0.378 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 81.46 % ) " "Info: Total interconnect delay = 1.661 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 7.404 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 7.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.440 ns) 2.072 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X44_Y41_N13 6 " "Info: 3: + IC(0.742 ns) + CELL(0.440 ns) = 2.072 ns; Loc. = LCFF_X44_Y41_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.182 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.440 ns) 2.627 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] 4 REG LCFF_X44_Y41_N7 1513 " "Info: 4: + IC(0.115 ns) + CELL(0.440 ns) = 2.627 ns; Loc. = LCFF_X44_Y41_N7; Fanout = 1513; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.555 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.158 ns) 3.220 ns tdc_vme:inst57\|_~26 5 COMB LCCOMB_X44_Y40_N20 1 " "Info: 5: + IC(0.435 ns) + CELL(0.158 ns) = 3.220 ns; Loc. = LCCOMB_X44_Y40_N20; Fanout = 1; COMB Node = 'tdc_vme:inst57\|_~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.593 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.170 ns) 3.540 ns tdc_vme:inst57\|_~27 6 COMB LCCOMB_X44_Y40_N26 303 " "Info: 6: + IC(0.150 ns) + CELL(0.170 ns) = 3.540 ns; Loc. = LCCOMB_X44_Y40_N26; Fanout = 303; COMB Node = 'tdc_vme:inst57\|_~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.320 ns" { tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.126 ns) 4.913 ns tdc_vme:inst57\|m_ctrlwrite24 7 COMB LCCOMB_X47_Y41_N24 1 " "Info: 7: + IC(1.247 ns) + CELL(0.126 ns) = 4.913 ns; Loc. = LCCOMB_X47_Y41_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.000 ns) 6.294 ns tdc_vme:inst57\|m_ctrlwrite24~clkctrl 8 COMB CLKCTRL_G14 32 " "Info: 8: + IC(1.381 ns) + CELL(0.000 ns) = 6.294 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.381 ns" { tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.378 ns) 7.404 ns tdc_vme:inst57\|m_ctrlreg24\[16\] 9 REG LCFF_X47_Y46_N7 2 " "Info: 9: + IC(0.732 ns) + CELL(0.378 ns) = 7.404 ns; Loc. = LCFF_X47_Y46_N7; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 23.12 % ) " "Info: Total cell delay = 1.712 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.692 ns ( 76.88 % ) " "Info: Total interconnect delay = 5.692 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 0.890ns 0.742ns 0.115ns 0.435ns 0.150ns 1.247ns 1.381ns 0.732ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.158ns 0.170ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 0.890ns 0.742ns 0.115ns 0.435ns 0.150ns 1.247ns 1.381ns 0.732ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.158ns 0.170ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 0.890ns 0.742ns 0.115ns 0.435ns 0.150ns 1.247ns 1.381ns 0.732ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.158ns 0.170ns 0.126ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.010 ns - Longest register register " "Info: - Longest register to register delay is 2.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg24\[16\] 1 REG LCFF_X47_Y46_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y46_N7; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.194 ns) 2.010 ns VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 2 REG LCFF_X40_Y18_N15 1 " "Info: 2: + IC(1.816 ns) + CELL(0.194 ns) = 2.010 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.010 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 9.65 % ) " "Info: Total cell delay = 0.194 ns ( 9.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 90.35 % ) " "Info: Total interconnect delay = 1.816 ns ( 90.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.010 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.010 ns" { tdc_vme:inst57|m_ctrlreg24[16] {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.816ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.039 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 0.890ns 0.771ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.404 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 0.890ns 0.742ns 0.115ns 0.435ns 0.150ns 1.247ns 1.381ns 0.732ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.158ns 0.170ns 0.126ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.010 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.010 ns" { tdc_vme:inst57|m_ctrlreg24[16] {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.816ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 7.341 ns " "Info: Slack time is 7.341 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "793.65 MHz " "Info: Fmax is restricted to 793.65 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.892 ns + Largest register register " "Info: + Largest register to register requirement is 7.892 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Largest " "Info: + Largest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination -0.040 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N11 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X60_Y33_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.041 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.378 ns) -0.041 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y35_N1 6 " "Info: 3: + IC(0.748 ns) + CELL(0.378 ns) = -0.041 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.75 % ) " "Info: Total cell delay = 0.378 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 81.25 % ) " "Info: Total interconnect delay = 1.638 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.551 ns - Longest register register " "Info: - Longest register to register delay is 0.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y35_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.194 ns) 0.551 ns fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y33_N11 1 " "Info: 2: + IC(0.357 ns) + CELL(0.194 ns) = 0.551 ns; Loc. = LCFF_X60_Y33_N11; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.551 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 35.21 % ) " "Info: Total cell delay = 0.194 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.357 ns ( 64.79 % ) " "Info: Total interconnect delay = 0.357 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.551 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.551 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.357ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.551 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.551 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.357ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 846 ps " "Info: Slack time is 846 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.228 ns + Largest register register " "Info: + Largest register to register requirement is 1.228 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination -0.036 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is -0.036 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.378 ns) -0.036 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N19 1 " "Info: 3: + IC(0.753 ns) + CELL(0.378 ns) = -0.036 ns; Loc. = LCFF_X61_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.131 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.70 % ) " "Info: Total cell delay = 0.378 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 81.30 % ) " "Info: Total interconnect delay = 1.643 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.040 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.382 ns - Longest register register " "Info: - Longest register to register delay is 0.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.018 ns) 0.285 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N18 1 " "Info: 2: + IC(0.267 ns) + CELL(0.018 ns) = 0.285 ns; Loc. = LCCOMB_X61_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.285 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.382 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.382 ns; Loc. = LCFF_X61_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 30.10 % ) " "Info: Total cell delay = 0.115 ns ( 30.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.267 ns ( 69.90 % ) " "Info: Total interconnect delay = 0.267 ns ( 69.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.382 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.382 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.267ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.036 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.382 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.382 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.267ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.893 ns " "Info: Slack time is 1.893 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.412 ns + Largest register register " "Info: + Largest register to register requirement is 2.412 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.146 ns + Largest " "Info: + Largest clock skew is -0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.186 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.186 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.378 ns) -0.186 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N9 1 " "Info: 3: + IC(0.604 ns) + CELL(0.378 ns) = -0.186 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.982 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.20 % ) " "Info: Total cell delay = 0.378 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 79.80 % ) " "Info: Total interconnect delay = 1.493 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.040 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.519 ns - Longest register register " "Info: - Longest register to register delay is 0.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.018 ns) 0.422 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y33_N8 1 " "Info: 2: + IC(0.404 ns) + CELL(0.018 ns) = 0.422 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.422 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.519 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.519 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 22.16 % ) " "Info: Total cell delay = 0.115 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 77.84 % ) " "Info: Total interconnect delay = 0.404 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.519 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.186 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.519 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.404ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3.216 ns " "Info: Slack time is 3.216 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.734 ns + Largest register register " "Info: + Largest register to register requirement is 3.734 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.157 ns + Largest " "Info: + Largest clock skew is -0.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.197 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.197 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.378 ns) -0.197 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N13 1 " "Info: 3: + IC(0.593 ns) + CELL(0.378 ns) = -0.197 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.32 % ) " "Info: Total cell delay = 0.378 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 79.68 % ) " "Info: Total interconnect delay = 1.482 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.040 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.518 ns - Longest register register " "Info: - Longest register to register delay is 0.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.018 ns) 0.421 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y33_N12 1 " "Info: 2: + IC(0.403 ns) + CELL(0.018 ns) = 0.421 ns; Loc. = LCCOMB_X61_Y33_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.421 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.518 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.518 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 22.20 % ) " "Info: Total cell delay = 0.115 ns ( 22.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.403 ns ( 77.80 % ) " "Info: Total interconnect delay = 0.403 ns ( 77.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.518 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.403ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.197 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.518 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.518 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.403ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.561 ns " "Info: Slack time is 4.561 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.082 ns + Largest register register " "Info: + Largest register to register requirement is 5.082 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.142 ns + Largest " "Info: + Largest clock skew is -0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.183 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.183 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) -0.183 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = -0.183 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.041 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.378 ns) -0.041 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y35_N1 6 " "Info: 3: + IC(0.748 ns) + CELL(0.378 ns) = -0.041 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.75 % ) " "Info: Total cell delay = 0.378 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 81.25 % ) " "Info: Total interconnect delay = 1.638 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.521 ns - Longest register register " "Info: - Longest register to register delay is 0.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y35_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.194 ns) 0.521 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y34_N23 1 " "Info: 2: + IC(0.327 ns) + CELL(0.194 ns) = 0.521 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.521 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 37.24 % ) " "Info: Total cell delay = 0.194 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.327 ns ( 62.76 % ) " "Info: Total interconnect delay = 0.327 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.521 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.521 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.327ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.183 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.521 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.521 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.327ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.847 ns " "Info: Slack time is 5.847 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.401 ns + Largest register register " "Info: + Largest register to register requirement is 6.401 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.157 ns + Largest " "Info: + Largest clock skew is -0.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.198 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.198 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) -1.168 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = -1.168 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.378 ns) -0.198 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N31 1 " "Info: 3: + IC(0.592 ns) + CELL(0.378 ns) = -0.198 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.33 % ) " "Info: Total cell delay = 0.378 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 79.67 % ) " "Info: Total interconnect delay = 1.481 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.041 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.378 ns) -0.041 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y35_N1 6 " "Info: 3: + IC(0.748 ns) + CELL(0.378 ns) = -0.041 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.126 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.75 % ) " "Info: Total cell delay = 0.378 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 81.25 % ) " "Info: Total interconnect delay = 1.638 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.554 ns - Longest register register " "Info: - Longest register to register delay is 0.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y35_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.194 ns) 0.554 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y33_N31 1 " "Info: 2: + IC(0.360 ns) + CELL(0.194 ns) = 0.554 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.554 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 35.02 % ) " "Info: Total cell delay = 0.194 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.360 ns ( 64.98 % ) " "Info: Total interconnect delay = 0.360 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.554 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.554 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.360ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.198 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.041 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.748ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.554 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.554 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.360ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "3_RX_CLK memory memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"3_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X8_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X8_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 1.439 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 1.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.310 ns) 1.439 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y8 0 " "Info: 2: + IC(0.681 ns) + CELL(0.310 ns) = 1.439 ns; Loc. = M4K_X8_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.991 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 52.68 % ) " "Info: Total cell delay = 0.758 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.681 ns ( 47.32 % ) " "Info: Total interconnect delay = 0.681 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.439 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 1.446 ns - Longest memory " "Info: - Longest clock path from clock \"3_RX_CLK\" to source memory is 1.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.317 ns) 1.446 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X8_Y8 1 " "Info: 2: + IC(0.681 ns) + CELL(0.317 ns) = 1.446 ns; Loc. = M4K_X8_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.998 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 52.90 % ) " "Info: Total cell delay = 0.765 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.681 ns ( 47.10 % ) " "Info: Total interconnect delay = 0.681 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.446 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.446 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.439 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.446 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.446 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.439 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.446 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.446 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.681ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "0_RX_CLK memory memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"0_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X8_Y66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y66 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X8_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 1.395 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 1.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.310 ns) 1.395 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y66 0 " "Info: 2: + IC(0.627 ns) + CELL(0.310 ns) = 1.395 ns; Loc. = M4K_X8_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.937 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.768 ns ( 55.05 % ) " "Info: Total cell delay = 0.768 ns ( 55.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.627 ns ( 44.95 % ) " "Info: Total interconnect delay = 0.627 ns ( 44.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.395 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.395 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 1.402 ns - Longest memory " "Info: - Longest clock path from clock \"0_RX_CLK\" to source memory is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.317 ns) 1.402 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X8_Y66 1 " "Info: 2: + IC(0.627 ns) + CELL(0.317 ns) = 1.402 ns; Loc. = M4K_X8_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.944 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.775 ns ( 55.28 % ) " "Info: Total cell delay = 0.775 ns ( 55.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.627 ns ( 44.72 % ) " "Info: Total interconnect delay = 0.627 ns ( 44.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.402 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.402 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.395 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.395 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.402 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.402 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.395 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.395 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.402 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.402 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.627ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "1_RX_CLK memory memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"1_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X54_Y66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X54_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X54_Y66 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X54_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 1.885 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 1.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.310 ns) 1.885 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X54_Y66 0 " "Info: 2: + IC(1.077 ns) + CELL(0.310 ns) = 1.885 ns; Loc. = M4K_X54_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.387 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 42.86 % ) " "Info: Total cell delay = 0.808 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 57.14 % ) " "Info: Total interconnect delay = 1.077 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.885 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.885 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 1.892 ns - Longest memory " "Info: - Longest clock path from clock \"1_RX_CLK\" to source memory is 1.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.317 ns) 1.892 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X54_Y66 1 " "Info: 2: + IC(1.077 ns) + CELL(0.317 ns) = 1.892 ns; Loc. = M4K_X54_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.394 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 43.08 % ) " "Info: Total cell delay = 0.815 ns ( 43.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 56.92 % ) " "Info: Total interconnect delay = 1.077 ns ( 56.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.892 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.892 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.885 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.885 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.892 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.892 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.885 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.885 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.892 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.892 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.077ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X81_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 1.571 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 1.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.310 ns) 1.571 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y8 0 " "Info: 2: + IC(0.773 ns) + CELL(0.310 ns) = 1.571 ns; Loc. = M4K_X81_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.083 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.798 ns ( 50.80 % ) " "Info: Total cell delay = 0.798 ns ( 50.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 49.20 % ) " "Info: Total interconnect delay = 0.773 ns ( 49.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.571 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.571 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 1.578 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 1.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.317 ns) 1.578 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y8 1 " "Info: 2: + IC(0.773 ns) + CELL(0.317 ns) = 1.578 ns; Loc. = M4K_X81_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.090 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.805 ns ( 51.01 % ) " "Info: Total cell delay = 0.805 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 48.99 % ) " "Info: Total interconnect delay = 0.773 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.578 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.571 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.571 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.578 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.571 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.571 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.578 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.578 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\] register timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\]\" and destination register \"timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\] 1 REG LCFF_X53_Y28_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y28_N17; Fanout = 1; REG Node = 'timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\]~feeder 2 COMB LCCOMB_X53_Y28_N18 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X53_Y28_N18; Fanout = 1; COMB Node = 'timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\] 3 REG LCFF_X53_Y28_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X53_Y28_N19; Fanout = 1; REG Node = 'timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.002 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) 2.002 ns timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\] 3 REG LCFF_X53_Y28_N19 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = 2.002 ns; Loc. = LCFF_X53_Y28_N19; Fanout = 1; REG Node = 'timestamp_dff:inst325\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.002 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) 2.002 ns timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\] 3 REG LCFF_X53_Y28_N17 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = 2.002 ns; Loc. = LCFF_X53_Y28_N17; Fanout = 1; REG Node = 'timestamp_dff:inst92\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17]~feeder {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst325|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} timestamp_dff:inst92|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] memory rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4 329 ps " "Info: Minimum slack time is 329 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" and destination memory \"rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.293 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] 1 REG LCFF_X44_Y41_N9 1047 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y41_N9; Fanout = 1047; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.228 ns) + CELL(0.065 ns) 3.293 ns rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4 2 MEM M4K_X54_Y44 4 " "Info: 2: + IC(3.228 ns) + CELL(0.065 ns) = 3.293 ns; Loc. = M4K_X54_Y44; Fanout = 4; MEM Node = 'rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.293 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 258 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.065 ns ( 1.97 % ) " "Info: Total cell delay = 0.065 ns ( 1.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.228 ns ( 98.03 % ) " "Info: Total interconnect delay = 3.228 ns ( 98.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.293 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.293 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 3.228ns } { 0.000ns 0.065ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.964 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 2.964 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.914 ns + Smallest " "Info: + Smallest clock skew is 2.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 5.479 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination memory is 5.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.440 ns) 2.070 ns tapdel10:inst13\|del1 3 REG LCFF_X42_Y41_N29 2 " "Info: 3: + IC(0.740 ns) + CELL(0.440 ns) = 2.070 ns; Loc. = LCFF_X42_Y41_N29; Fanout = 2; REG Node = 'tapdel10:inst13\|del1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.180 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.177 ns) + CELL(0.440 ns) 2.687 ns vme_interface:inst2\|del80 4 REG LCFF_X43_Y41_N19 8 " "Info: 4: + IC(0.177 ns) + CELL(0.440 ns) = 2.687 ns; Loc. = LCFF_X43_Y41_N19; Fanout = 8; REG Node = 'vme_interface:inst2\|del80'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.617 ns" { tapdel10:inst13|del1 vme_interface:inst2|del80 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.000 ns) 4.422 ns vme_interface:inst2\|del80~clkctrl 5 COMB CLKCTRL_G3 3139 " "Info: 5: + IC(1.735 ns) + CELL(0.000 ns) = 4.422 ns; Loc. = CLKCTRL_G3; Fanout = 3139; COMB Node = 'vme_interface:inst2\|del80~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.735 ns" { vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.303 ns) 5.479 ns rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4 6 MEM M4K_X54_Y44 4 " "Info: 6: + IC(0.754 ns) + CELL(0.303 ns) = 5.479 ns; Loc. = M4K_X54_Y44; Fanout = 4; MEM Node = 'rawmem:inst493\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\|ram_block1a7~portb_address_reg4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.057 ns" { vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 258 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 21.59 % ) " "Info: Total cell delay = 1.183 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 78.41 % ) " "Info: Total interconnect delay = 4.296 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 0.890ns 0.740ns 0.177ns 1.735ns 0.754ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 2.565 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 2.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.440 ns) 2.072 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X44_Y41_N13 6 " "Info: 3: + IC(0.742 ns) + CELL(0.440 ns) = 2.072 ns; Loc. = LCFF_X44_Y41_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.182 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.378 ns) 2.565 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] 4 REG LCFF_X44_Y41_N9 1047 " "Info: 4: + IC(0.115 ns) + CELL(0.378 ns) = 2.565 ns; Loc. = LCFF_X44_Y41_N9; Fanout = 1047; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.493 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 31.89 % ) " "Info: Total cell delay = 0.818 ns ( 31.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 68.11 % ) " "Info: Total interconnect delay = 1.747 ns ( 68.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.742ns 0.115ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 0.890ns 0.740ns 0.177ns 1.735ns 0.754ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.742ns 0.115ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.112 ns + " "Info: + Micro hold delay of destination is 0.112 ns" {  } { { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 258 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 0.890ns 0.740ns 0.177ns 1.735ns 0.754ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.742ns 0.115ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.293 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.293 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 3.228ns } { 0.000ns 0.065ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 vme_interface:inst2|del80~clkctrl rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.479 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} vme_interface:inst2|del80~clkctrl {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} } { 0.000ns 0.890ns 0.740ns 0.177ns 1.735ns 0.754ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.000ns 0.303ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.565 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } { 0.000ns 0.890ns 0.742ns 0.115ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 215 ps " "Info: Minimum slack time is 215 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.228 ns + Shortest register register " "Info: + Shortest register to register delay is 0.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.018 ns) 0.131 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N18 1 " "Info: 2: + IC(0.113 ns) + CELL(0.018 ns) = 0.131 ns; Loc. = LCCOMB_X60_Y33_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.228 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.228 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.44 % ) " "Info: Total cell delay = 0.115 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.113 ns ( 49.56 % ) " "Info: Total interconnect delay = 0.113 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 2.017 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N19 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 2.017 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.228 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.113ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y34_N6 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X61_Y34_N6; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y34_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X61_Y34_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 2.021 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 2.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.378 ns) 2.021 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y34_N7 1 " "Info: 3: + IC(0.753 ns) + CELL(0.378 ns) = 2.021 ns; Loc. = LCFF_X61_Y34_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.131 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.70 % ) " "Info: Total cell delay = 0.378 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 81.30 % ) " "Info: Total interconnect delay = 1.643 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 2.021 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 2.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.378 ns) 2.021 ns fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N5 1 " "Info: 3: + IC(0.753 ns) + CELL(0.378 ns) = 2.021 ns; Loc. = LCFF_X61_Y34_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.131 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.70 % ) " "Info: Total cell delay = 0.378 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 81.30 % ) " "Info: Total interconnect delay = 1.643 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.021 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.753ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 212 ps " "Info: Minimum slack time is 212 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.225 ns + Shortest register register " "Info: + Shortest register to register delay is 0.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X61_Y33_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.110 ns) + CELL(0.018 ns) 0.128 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y33_N2 1 " "Info: 2: + IC(0.110 ns) + CELL(0.018 ns) = 0.128 ns; Loc. = LCCOMB_X61_Y33_N2; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.128 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.225 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.225 ns; Loc. = LCFF_X61_Y33_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 51.11 % ) " "Info: Total cell delay = 0.115 ns ( 51.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.110 ns ( 48.89 % ) " "Info: Total interconnect delay = 0.110 ns ( 48.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.225 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.225 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.110ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 1.871 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 1.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.378 ns) 1.871 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N3 1 " "Info: 3: + IC(0.604 ns) + CELL(0.378 ns) = 1.871 ns; Loc. = LCFF_X61_Y33_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.982 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.20 % ) " "Info: Total cell delay = 0.378 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 79.80 % ) " "Info: Total interconnect delay = 1.493 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 1.871 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 1.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.378 ns) 1.871 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N1 1 " "Info: 3: + IC(0.604 ns) + CELL(0.378 ns) = 1.871 ns; Loc. = LCFF_X61_Y33_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.982 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.20 % ) " "Info: Total cell delay = 0.378 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 79.80 % ) " "Info: Total interconnect delay = 1.493 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.225 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.225 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.110ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.871 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.604ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 217 ps " "Info: Minimum slack time is 217 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.230 ns + Shortest register register " "Info: + Shortest register to register delay is 0.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y33_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.115 ns) + CELL(0.018 ns) 0.133 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y33_N22 1 " "Info: 2: + IC(0.115 ns) + CELL(0.018 ns) = 0.133 ns; Loc. = LCCOMB_X61_Y33_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.133 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.230 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.230 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total cell delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.115 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.115 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 1.860 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 1.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.378 ns) 1.860 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N23 1 " "Info: 3: + IC(0.593 ns) + CELL(0.378 ns) = 1.860 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.32 % ) " "Info: Total cell delay = 0.378 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 79.68 % ) " "Info: Total interconnect delay = 1.482 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 1.860 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 1.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.378 ns) 1.860 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N31 1 " "Info: 3: + IC(0.593 ns) + CELL(0.378 ns) = 1.860 ns; Loc. = LCFF_X61_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.32 % ) " "Info: Total cell delay = 0.378 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 79.68 % ) " "Info: Total interconnect delay = 1.482 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.230 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.230 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.115ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.860 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.593ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X60_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X60_Y34_N18 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X60_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 1.874 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 1.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) 1.874 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = 1.874 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 1.874 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 1.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.378 ns) 1.874 ns fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.607 ns) + CELL(0.378 ns) = 1.874 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.985 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.17 % ) " "Info: Total cell delay = 0.378 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 79.83 % ) " "Info: Total interconnect delay = 1.496 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.889ns 0.607ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 216 ps " "Info: Minimum slack time is 216 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.229 ns + Shortest register register " "Info: + Shortest register to register delay is 0.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.018 ns) 0.132 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N28 1 " "Info: 2: + IC(0.114 ns) + CELL(0.018 ns) = 0.132 ns; Loc. = LCCOMB_X60_Y33_N28; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.132 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.229 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.229 ns; Loc. = LCFF_X60_Y33_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.22 % ) " "Info: Total cell delay = 0.115 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.114 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.114 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 1.859 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 1.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.378 ns) 1.859 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N29 1 " "Info: 3: + IC(0.592 ns) + CELL(0.378 ns) = 1.859 ns; Loc. = LCFF_X60_Y33_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.33 % ) " "Info: Total cell delay = 0.378 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 79.67 % ) " "Info: Total interconnect delay = 1.481 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 1.859 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 1.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.000 ns) 0.889 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(0.889 ns) + CELL(0.000 ns) = 0.889 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.889 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.378 ns) 1.859 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N31 1 " "Info: 3: + IC(0.592 ns) + CELL(0.378 ns) = 1.859 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 20.33 % ) " "Info: Total cell delay = 0.378 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 79.67 % ) " "Info: Total interconnect delay = 1.481 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.859 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.889ns 0.592ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tapdel10:inst13\|del0 _ds\[1\] LocalClock 4.975 ns register " "Info: tsu for register \"tapdel10:inst13\|del0\" (data pin = \"_ds\[1\]\", clock pin = \"LocalClock\") is 4.975 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.883 ns + Longest pin register " "Info: + Longest pin to register delay is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.508 ns) 0.508 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.508 ns) = 0.508 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.870 ns) 4.378 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X43_Y41_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(3.870 ns) = 4.378 ns; Loc. = LCCOMB_X43_Y41_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X43_Y41_N8 " "Info: Loc. = LCCOMB_X43_Y41_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.870 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.018 ns) 4.786 ns tapdel10:inst13\|del0~0 3 COMB LCCOMB_X38_Y41_N0 1 " "Info: 3: + IC(0.390 ns) + CELL(0.018 ns) = 4.786 ns; Loc. = LCCOMB_X38_Y41_N0; Fanout = 1; COMB Node = 'tapdel10:inst13\|del0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { vme_interface:inst2|_vme_data_str~2 tapdel10:inst13|del0~0 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 17 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 4.883 ns tapdel10:inst13\|del0 4 REG LCFF_X38_Y41_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 4.883 ns; Loc. = LCFF_X38_Y41_N1; Fanout = 1; REG Node = 'tapdel10:inst13\|del0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { tapdel10:inst13|del0~0 tapdel10:inst13|del0 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 17 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.493 ns ( 92.01 % ) " "Info: Total cell delay = 4.493 ns ( 92.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 7.99 % ) " "Info: Total interconnect delay = 0.390 ns ( 7.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 tapdel10:inst13|del0~0 tapdel10:inst13|del0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} tapdel10:inst13|del0~0 {} tapdel10:inst13|del0 {} } { 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.508ns 3.870ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 17 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "LocalClock PLL_VME:inst22\|altpll:altpll_component\|_clk2 -2.047 ns - " "Info: - Offset between input clock \"LocalClock\" and output clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is -2.047 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1024 -512 -344 -1008 "LocalClock" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.002 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.378 ns) 2.002 ns tapdel10:inst13\|del0 3 REG LCFF_X38_Y41_N1 1 " "Info: 3: + IC(0.734 ns) + CELL(0.378 ns) = 2.002 ns; Loc. = LCFF_X38_Y41_N1; Fanout = 1; REG Node = 'tapdel10:inst13\|del0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del0 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 17 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.88 % ) " "Info: Total cell delay = 0.378 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.624 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del0 {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 tapdel10:inst13|del0~0 tapdel10:inst13|del0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} tapdel10:inst13|del0~0 {} tapdel10:inst13|del0 {} } { 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.508ns 3.870ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.002 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.002 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del0 {} } { 0.000ns 0.890ns 0.734ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_as vme_data\[12\] tdc_vme:inst57\|m_ctrlreg24\[12\] 14.662 ns register " "Info: tco from clock \"_as\" to destination pin \"vme_data\[12\]\" through register \"tdc_vme:inst57\|m_ctrlreg24\[12\]\" is 14.662 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as source 8.216 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to source register is 8.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.440 ns) 2.629 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X42_Y40_N19 2 " "Info: 2: + IC(1.671 ns) + CELL(0.440 ns) = 2.629 ns; Loc. = LCFF_X42_Y40_N19; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.111 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.140 ns) 2.769 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X42_Y40_N18 25 " "Info: 3: + IC(0.000 ns) + CELL(0.140 ns) = 2.769 ns; Loc. = LCCOMB_X42_Y40_N18; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.140 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.440 ns) 3.402 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X43_Y40_N9 832 " "Info: 4: + IC(0.193 ns) + CELL(0.440 ns) = 3.402 ns; Loc. = LCFF_X43_Y40_N9; Fanout = 832; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.094 ns) 4.026 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X35_Y41_N2 37 " "Info: 5: + IC(0.530 ns) + CELL(0.094 ns) = 4.026 ns; Loc. = LCCOMB_X35_Y41_N2; Fanout = 37; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.018 ns) 4.424 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X43_Y41_N26 1 " "Info: 6: + IC(0.380 ns) + CELL(0.018 ns) = 4.424 ns; Loc. = LCCOMB_X43_Y41_N26; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.398 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.189 ns) + CELL(0.440 ns) 5.053 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X43_Y41_N27 6 " "Info: 7: + IC(0.189 ns) + CELL(0.440 ns) = 5.053 ns; Loc. = LCFF_X43_Y41_N27; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.629 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.018 ns) 5.195 ns tdc_vme:inst57\|m_ctrlwrite59~1 8 COMB LCCOMB_X43_Y41_N22 44 " "Info: 8: + IC(0.124 ns) + CELL(0.018 ns) = 5.195 ns; Loc. = LCCOMB_X43_Y41_N22; Fanout = 44; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite59~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.142 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.170 ns) 5.714 ns tdc_vme:inst57\|m_ctrlwrite24 9 COMB LCCOMB_X47_Y41_N24 1 " "Info: 9: + IC(0.349 ns) + CELL(0.170 ns) = 5.714 ns; Loc. = LCCOMB_X47_Y41_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.519 ns" { tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.000 ns) 7.095 ns tdc_vme:inst57\|m_ctrlwrite24~clkctrl 10 COMB CLKCTRL_G14 32 " "Info: 10: + IC(1.381 ns) + CELL(0.000 ns) = 7.095 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.381 ns" { tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.378 ns) 8.216 ns tdc_vme:inst57\|m_ctrlreg24\[12\] 11 REG LCFF_X44_Y26_N17 2 " "Info: 11: + IC(0.743 ns) + CELL(0.378 ns) = 8.216 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.121 ns" { tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 32.33 % ) " "Info: Total cell delay = 2.656 ns ( 32.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 67.67 % ) " "Info: Total interconnect delay = 5.560 ns ( 67.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.216 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.216 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[12] {} } { 0.000ns 0.000ns 1.671ns 0.000ns 0.193ns 0.530ns 0.380ns 0.189ns 0.124ns 0.349ns 1.381ns 0.743ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.094ns 0.018ns 0.440ns 0.018ns 0.170ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.384 ns + Longest register pin " "Info: + Longest register to pin delay is 6.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg24\[12\] 1 REG LCFF_X44_Y26_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.094 ns) 1.400 ns tdc_vme:inst57\|dataout\[12\]~1163 2 COMB LCCOMB_X47_Y46_N16 1 " "Info: 2: + IC(1.306 ns) + CELL(0.094 ns) = 1.400 ns; Loc. = LCCOMB_X47_Y46_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1163'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.400 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.167 ns) 2.450 ns tdc_vme:inst57\|dataout\[12\]~1170 3 COMB LCCOMB_X36_Y39_N0 1 " "Info: 3: + IC(0.883 ns) + CELL(0.167 ns) = 2.450 ns; Loc. = LCCOMB_X36_Y39_N0; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1170'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.050 ns" { tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.126 ns) 2.958 ns tdc_vme:inst57\|dataout\[12\]~1178 4 COMB LCCOMB_X44_Y39_N2 1 " "Info: 4: + IC(0.382 ns) + CELL(0.126 ns) = 2.958 ns; Loc. = LCCOMB_X44_Y39_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1178'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.508 ns" { tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.120 ns) 3.733 ns tdc_vme:inst57\|dataout\[12\]~1216 5 COMB LCCOMB_X33_Y43_N2 1 " "Info: 5: + IC(0.655 ns) + CELL(0.120 ns) = 3.733 ns; Loc. = LCCOMB_X33_Y43_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1216'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.775 ns" { tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(1.065 ns) 6.384 ns vme_data\[12\] 6 PIN PIN_L18 0 " "Info: 6: + IC(1.586 ns) + CELL(1.065 ns) = 6.384 ns; Loc. = PIN_L18; Fanout = 0; PIN Node = 'vme_data\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.651 ns" { tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 24.62 % ) " "Info: Total cell delay = 1.572 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.812 ns ( 75.38 % ) " "Info: Total interconnect delay = 4.812 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.384 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.384 ns" { tdc_vme:inst57|m_ctrlreg24[12] {} tdc_vme:inst57|dataout[12]~1163 {} tdc_vme:inst57|dataout[12]~1170 {} tdc_vme:inst57|dataout[12]~1178 {} tdc_vme:inst57|dataout[12]~1216 {} vme_data[12] {} } { 0.000ns 1.306ns 0.883ns 0.382ns 0.655ns 1.586ns } { 0.000ns 0.094ns 0.167ns 0.126ns 0.120ns 1.065ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.216 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.216 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[12] {} } { 0.000ns 0.000ns 1.671ns 0.000ns 0.193ns 0.530ns 0.380ns 0.189ns 0.124ns 0.349ns 1.381ns 0.743ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.094ns 0.018ns 0.440ns 0.018ns 0.170ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.384 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.384 ns" { tdc_vme:inst57|m_ctrlreg24[12] {} tdc_vme:inst57|dataout[12]~1163 {} tdc_vme:inst57|dataout[12]~1170 {} tdc_vme:inst57|dataout[12]~1178 {} tdc_vme:inst57|dataout[12]~1216 {} vme_data[12] {} } { 0.000ns 1.306ns 0.883ns 0.382ns 0.655ns 1.586ns } { 0.000ns 0.094ns 0.167ns 0.126ns 0.120ns 1.065ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] _dtack 7.951 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"_dtack\" is 7.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.508 ns) 0.508 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.508 ns) = 0.508 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.870 ns) 4.378 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X43_Y41_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(3.870 ns) = 4.378 ns; Loc. = LCCOMB_X43_Y41_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X43_Y41_N8 " "Info: Loc. = LCCOMB_X43_Y41_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.870 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.126 ns) 5.349 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X32_Y42_N2 1 " "Info: 3: + IC(0.845 ns) + CELL(0.126 ns) = 5.349 ns; Loc. = LCCOMB_X32_Y42_N2; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.971 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(1.045 ns) 7.951 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(1.557 ns) + CELL(1.045 ns) = 7.951 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.602 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.549 ns ( 69.79 % ) " "Info: Total cell delay = 5.549 ns ( 69.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.402 ns ( 30.21 % ) " "Info: Total interconnect delay = 2.402 ns ( 30.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.951 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.951 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 0.845ns 1.557ns } { 0.000ns 0.508ns 3.870ns 0.126ns 1.045ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg26\[21\] vme_data\[21\] _as 5.344 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg26\[21\]\" (data pin = \"vme_data\[21\]\", clock pin = \"_as\") is 5.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 8.391 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to destination register is 8.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.440 ns) 2.629 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X42_Y40_N19 2 " "Info: 2: + IC(1.671 ns) + CELL(0.440 ns) = 2.629 ns; Loc. = LCFF_X42_Y40_N19; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.111 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.140 ns) 2.769 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X42_Y40_N18 25 " "Info: 3: + IC(0.000 ns) + CELL(0.140 ns) = 2.769 ns; Loc. = LCCOMB_X42_Y40_N18; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.140 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.193 ns) + CELL(0.440 ns) 3.402 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X43_Y40_N9 832 " "Info: 4: + IC(0.193 ns) + CELL(0.440 ns) = 3.402 ns; Loc. = LCFF_X43_Y40_N9; Fanout = 832; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.633 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.094 ns) 4.026 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X35_Y41_N2 37 " "Info: 5: + IC(0.530 ns) + CELL(0.094 ns) = 4.026 ns; Loc. = LCCOMB_X35_Y41_N2; Fanout = 37; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.624 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.018 ns) 4.424 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X43_Y41_N26 1 " "Info: 6: + IC(0.380 ns) + CELL(0.018 ns) = 4.424 ns; Loc. = LCCOMB_X43_Y41_N26; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.398 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.189 ns) + CELL(0.440 ns) 5.053 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X43_Y41_N27 6 " "Info: 7: + IC(0.189 ns) + CELL(0.440 ns) = 5.053 ns; Loc. = LCFF_X43_Y41_N27; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.629 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.018 ns) 5.195 ns tdc_vme:inst57\|m_ctrlwrite59~1 8 COMB LCCOMB_X43_Y41_N22 44 " "Info: 8: + IC(0.124 ns) + CELL(0.018 ns) = 5.195 ns; Loc. = LCCOMB_X43_Y41_N22; Fanout = 44; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite59~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.142 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.077 ns) 5.569 ns tdc_vme:inst57\|m_ctrlwrite26 9 COMB LCCOMB_X45_Y41_N28 1 " "Info: 9: + IC(0.297 ns) + CELL(0.077 ns) = 5.569 ns; Loc. = LCCOMB_X45_Y41_N28; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.374 ns" { tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.000 ns) 7.261 ns tdc_vme:inst57\|m_ctrlwrite26~clkctrl 10 COMB CLKCTRL_G10 32 " "Info: 10: + IC(1.692 ns) + CELL(0.000 ns) = 7.261 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite26~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.692 ns" { tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.378 ns) 8.391 ns tdc_vme:inst57\|m_ctrlreg26\[21\] 11 REG LCFF_X43_Y8_N17 2 " "Info: 11: + IC(0.752 ns) + CELL(0.378 ns) = 8.391 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.130 ns" { tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.563 ns ( 30.54 % ) " "Info: Total cell delay = 2.563 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.828 ns ( 69.46 % ) " "Info: Total interconnect delay = 5.828 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.391 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.391 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite26 {} tdc_vme:inst57|m_ctrlwrite26~clkctrl {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 1.671ns 0.000ns 0.193ns 0.530ns 0.380ns 0.189ns 0.124ns 0.297ns 1.692ns 0.752ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.094ns 0.018ns 0.440ns 0.018ns 0.077ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[21\] 1 PIN PIN_AG17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AG17; Fanout = 1; PIN Node = 'vme_data\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[21] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 0.468 ns vme_data~10 2 COMB IOC_X35_Y0_N2 63 " "Info: 2: + IC(0.000 ns) + CELL(0.468 ns) = 0.468 ns; Loc. = IOC_X35_Y0_N2; Fanout = 63; COMB Node = 'vme_data~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.468 ns" { vme_data[21] vme_data~10 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.018 ns) 3.025 ns tdc_vme:inst57\|m_ctrlreg26\[21\]~feeder 3 COMB LCCOMB_X43_Y8_N16 1 " "Info: 3: + IC(2.539 ns) + CELL(0.018 ns) = 3.025 ns; Loc. = LCCOMB_X43_Y8_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.557 ns" { vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.122 ns tdc_vme:inst57\|m_ctrlreg26\[21\] 4 REG LCFF_X43_Y8_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 3.122 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.583 ns ( 18.67 % ) " "Info: Total cell delay = 0.583 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 81.33 % ) " "Info: Total interconnect delay = 2.539 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.122 ns" { vme_data[21] vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.122 ns" { vme_data[21] {} vme_data~10 {} tdc_vme:inst57|m_ctrlreg26[21]~feeder {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 2.539ns 0.000ns } { 0.000ns 0.468ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.391 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.391 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite26 {} tdc_vme:inst57|m_ctrlwrite26~clkctrl {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 1.671ns 0.000ns 0.193ns 0.530ns 0.380ns 0.189ns 0.124ns 0.297ns 1.692ns 0.752ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.094ns 0.018ns 0.440ns 0.018ns 0.077ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.122 ns" { vme_data[21] vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.122 ns" { vme_data[21] {} vme_data~10 {} tdc_vme:inst57|m_ctrlreg26[21]~feeder {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 2.539ns 0.000ns } { 0.000ns 0.468ns 0.018ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.340 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.340 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -5.390 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -5.390 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.050 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 2.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(1.111 ns) 2.050 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(0.939 ns) + CELL(1.111 ns) = 2.050 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 54.20 % ) " "Info: Total cell delay = 1.111 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 45.80 % ) " "Info: Total interconnect delay = 0.939 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_vme_write dir_trans 2.203 ns Shortest " "Info: Shortest tpd from source pin \"_vme_write\" to destination pin \"dir_trans\" is 2.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns _vme_write 1 PIN PIN_AK23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AK23; Fanout = 8; PIN Node = '_vme_write'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _vme_write } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 560 728 -808 "_vme_write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(1.095 ns) 2.203 ns dir_trans 2 PIN PIN_AL23 0 " "Info: 2: + IC(0.620 ns) + CELL(1.095 ns) = 2.203 ns; Loc. = PIN_AL23; Fanout = 0; PIN Node = 'dir_trans'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.715 ns" { _vme_write dir_trans } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 1064 1240 -776 "dir_trans" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 71.86 % ) " "Info: Total cell delay = 1.583 ns ( 71.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.620 ns ( 28.14 % ) " "Info: Total interconnect delay = 0.620 ns ( 28.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.203 ns" { _vme_write dir_trans } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.203 ns" { _vme_write {} _vme_write~combout {} dir_trans {} } { 0.000ns 0.000ns 0.620ns } { 0.000ns 0.488ns 1.095ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_FAST" "" "Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for fast timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "148 " "Warning: Found 148 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 619 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 619 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 454 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 455 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 451 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 460 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 461 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 463 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 465 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 452 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 459 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 458 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite71 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite71\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 470 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 451 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~26 " "Info: Detected gated clock \"tdc_vme:inst57\|_~26\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite73~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite73~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 472 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite73~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 464 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite70 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite70\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 469 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 452 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 455 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite71~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite71~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 470 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite71~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~16 " "Info: Detected gated clock \"tdc_vme:inst57\|_~16\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 466 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~57 " "Info: Detected gated clock \"tdc_vme:inst57\|_~57\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~27 " "Info: Detected gated clock \"tdc_vme:inst57\|_~27\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite72~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite72~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 471 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite72~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite70~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite70~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 469 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 456 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 453 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 454 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~3 " "Info: Detected gated clock \"tdc_vme:inst57\|_~3\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 388 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~17 " "Info: Detected gated clock \"tdc_vme:inst57\|_~17\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 467 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite74~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite74~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 473 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite74~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 462 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err -1.844 ns " "Info: Slack time is -1.844 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "101.58 MHz 9.844 ns " "Info: Fmax is 101.58 MHz (period= 9.844 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.807 ns + Largest register register " "Info: + Largest register to register requirement is 7.807 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.158 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.618 ns) 3.158 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X78_Y20_N1 2 " "Info: 3: + IC(1.237 ns) + CELL(0.618 ns) = 3.158 ns; Loc. = LCFF_X78_Y20_N1; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.57 % ) " "Info: Total cell delay = 0.618 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 80.43 % ) " "Info: Total interconnect delay = 2.540 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.167 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 3.167 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X75_Y31_N27 2054 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 3.167 ns; Loc. = LCFF_X75_Y31_N27; Fanout = 2054; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.651 ns - Longest register register " "Info: - Longest register to register delay is 9.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X75_Y31_N27 2054 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X75_Y31_N27; Fanout = 2054; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.053 ns) 1.434 ns lv1a_pipeline:inst116\|pipeline~116 2 COMB LCCOMB_X83_Y28_N4 6 " "Info: 2: + IC(1.381 ns) + CELL(0.053 ns) = 1.434 ns; Loc. = LCCOMB_X83_Y28_N4; Fanout = 6; COMB Node = 'lv1a_pipeline:inst116\|pipeline~116'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.434 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~116 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 1.960 ns lv1a_pipeline:inst116\|Mux1~18 3 COMB LCCOMB_X83_Y28_N28 2 " "Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 1.960 ns; Loc. = LCCOMB_X83_Y28_N28; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux1~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.526 ns" { lv1a_pipeline:inst116|pipeline~116 lv1a_pipeline:inst116|Mux1~18 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.272 ns) 2.861 ns lv1a_pipeline:inst116\|Mux1~71 4 COMB LCCOMB_X83_Y30_N22 1 " "Info: 4: + IC(0.629 ns) + CELL(0.272 ns) = 2.861 ns; Loc. = LCCOMB_X83_Y30_N22; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux1~71'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.901 ns" { lv1a_pipeline:inst116|Mux1~18 lv1a_pipeline:inst116|Mux1~71 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.272 ns) 3.370 ns lv1a_pipeline:inst116\|Mux1~73 5 COMB LCCOMB_X83_Y30_N6 2 " "Info: 5: + IC(0.237 ns) + CELL(0.272 ns) = 3.370 ns; Loc. = LCCOMB_X83_Y30_N6; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux1~73'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.509 ns" { lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.272 ns) 4.778 ns lv1a_pipeline:inst116\|Mux1~84DUPLICATE 6 COMB LCCOMB_X79_Y24_N30 163 " "Info: 6: + IC(1.136 ns) + CELL(0.272 ns) = 4.778 ns; Loc. = LCCOMB_X79_Y24_N30; Fanout = 163; COMB Node = 'lv1a_pipeline:inst116\|Mux1~84DUPLICATE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.408 ns" { lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84DUPLICATE } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.272 ns) 5.710 ns lv1a_pipeline:inst116\|raddr~3 7 COMB LCCOMB_X79_Y22_N26 53 " "Info: 7: + IC(0.660 ns) + CELL(0.272 ns) = 5.710 ns; Loc. = LCCOMB_X79_Y22_N26; Fanout = 53; COMB Node = 'lv1a_pipeline:inst116\|raddr~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { lv1a_pipeline:inst116|Mux1~84DUPLICATE lv1a_pipeline:inst116|raddr~3 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.357 ns) 7.294 ns lv1a_pipeline:inst116\|Mux6~332 8 COMB LCCOMB_X83_Y14_N14 1 " "Info: 8: + IC(1.227 ns) + CELL(0.357 ns) = 7.294 ns; Loc. = LCCOMB_X83_Y14_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~332'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.584 ns" { lv1a_pipeline:inst116|raddr~3 lv1a_pipeline:inst116|Mux6~332 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.272 ns) 7.807 ns lv1a_pipeline:inst116\|Mux6~338 9 COMB LCCOMB_X83_Y14_N20 1 " "Info: 9: + IC(0.241 ns) + CELL(0.272 ns) = 7.807 ns; Loc. = LCCOMB_X83_Y14_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~338'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.513 ns" { lv1a_pipeline:inst116|Mux6~332 lv1a_pipeline:inst116|Mux6~338 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.053 ns) 8.975 ns lv1a_pipeline:inst116\|Mux6~339 10 COMB LCCOMB_X78_Y20_N26 1 " "Info: 10: + IC(1.115 ns) + CELL(0.053 ns) = 8.975 ns; Loc. = LCCOMB_X78_Y20_N26; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.168 ns" { lv1a_pipeline:inst116|Mux6~338 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 9.232 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X78_Y20_N20 1 " "Info: 11: + IC(0.204 ns) + CELL(0.053 ns) = 9.232 ns; Loc. = LCCOMB_X78_Y20_N20; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.257 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 369 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 9.496 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X78_Y20_N0 1 " "Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 9.496 ns; Loc. = LCCOMB_X78_Y20_N0; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.264 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.651 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X78_Y20_N1 2 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 9.651 ns; Loc. = LCFF_X78_Y20_N1; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.356 ns ( 24.41 % ) " "Info: Total cell delay = 2.356 ns ( 24.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.295 ns ( 75.59 % ) " "Info: Total interconnect delay = 7.295 ns ( 75.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.651 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~116 lv1a_pipeline:inst116|Mux1~18 lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84DUPLICATE lv1a_pipeline:inst116|raddr~3 lv1a_pipeline:inst116|Mux6~332 lv1a_pipeline:inst116|Mux6~338 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.651 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~116 {} lv1a_pipeline:inst116|Mux1~18 {} lv1a_pipeline:inst116|Mux1~71 {} lv1a_pipeline:inst116|Mux1~73 {} lv1a_pipeline:inst116|Mux1~84DUPLICATE {} lv1a_pipeline:inst116|raddr~3 {} lv1a_pipeline:inst116|Mux6~332 {} lv1a_pipeline:inst116|Mux6~338 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.381ns 0.254ns 0.629ns 0.237ns 1.136ns 0.660ns 1.227ns 0.241ns 1.115ns 0.204ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.272ns 0.272ns 0.272ns 0.357ns 0.272ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.651 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~116 lv1a_pipeline:inst116|Mux1~18 lv1a_pipeline:inst116|Mux1~71 lv1a_pipeline:inst116|Mux1~73 lv1a_pipeline:inst116|Mux1~84DUPLICATE lv1a_pipeline:inst116|raddr~3 lv1a_pipeline:inst116|Mux6~332 lv1a_pipeline:inst116|Mux6~338 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.651 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|pipeline~116 {} lv1a_pipeline:inst116|Mux1~18 {} lv1a_pipeline:inst116|Mux1~71 {} lv1a_pipeline:inst116|Mux1~73 {} lv1a_pipeline:inst116|Mux1~84DUPLICATE {} lv1a_pipeline:inst116|raddr~3 {} lv1a_pipeline:inst116|Mux6~332 {} lv1a_pipeline:inst116|Mux6~338 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.381ns 0.254ns 0.629ns 0.237ns 1.136ns 0.660ns 1.227ns 0.241ns 1.115ns 0.204ns 0.211ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.272ns 0.272ns 0.272ns 0.272ns 0.357ns 0.272ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' 6712 " "Warning: Can't achieve timing requirement Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' along 6712 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg24\[16\] register VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 18.648 ns " "Info: Slack time is 18.648 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg24\[16\]\" and destination register \"VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "74.9 MHz 13.352 ns " "Info: Fmax is 74.9 MHz (period= 13.352 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "22.295 ns + Largest register register " "Info: + Largest register to register requirement is 22.295 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.521 ns + Largest " "Info: + Largest clock skew is -9.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 3.210 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 3.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.618 ns) 3.210 ns VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 3 REG LCFF_X40_Y18_N15 1 " "Info: 3: + IC(1.289 ns) + CELL(0.618 ns) = 3.210 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.907 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.25 % ) " "Info: Total cell delay = 0.618 ns ( 19.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 80.75 % ) " "Info: Total interconnect delay = 2.592 ns ( 80.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 12.731 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 12.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 3.277 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X44_Y41_N13 6 " "Info: 3: + IC(1.262 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X44_Y41_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.974 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.712 ns) 4.207 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] 4 REG LCFF_X44_Y41_N7 1513 " "Info: 4: + IC(0.218 ns) + CELL(0.712 ns) = 4.207 ns; Loc. = LCFF_X44_Y41_N7; Fanout = 1513; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.930 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.346 ns) 5.398 ns tdc_vme:inst57\|_~26 5 COMB LCCOMB_X44_Y40_N20 1 " "Info: 5: + IC(0.845 ns) + CELL(0.346 ns) = 5.398 ns; Loc. = LCCOMB_X44_Y40_N20; Fanout = 1; COMB Node = 'tdc_vme:inst57\|_~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.191 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.378 ns) 6.037 ns tdc_vme:inst57\|_~27 6 COMB LCCOMB_X44_Y40_N26 303 " "Info: 6: + IC(0.261 ns) + CELL(0.378 ns) = 6.037 ns; Loc. = LCCOMB_X44_Y40_N26; Fanout = 303; COMB Node = 'tdc_vme:inst57\|_~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.639 ns" { tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.272 ns) 8.755 ns tdc_vme:inst57\|m_ctrlwrite24 7 COMB LCCOMB_X47_Y41_N24 1 " "Info: 7: + IC(2.446 ns) + CELL(0.272 ns) = 8.755 ns; Loc. = LCCOMB_X47_Y41_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.718 ns" { tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.000 ns) 10.882 ns tdc_vme:inst57\|m_ctrlwrite24~clkctrl 8 COMB CLKCTRL_G14 32 " "Info: 8: + IC(2.127 ns) + CELL(0.000 ns) = 10.882 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.127 ns" { tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.618 ns) 12.731 ns tdc_vme:inst57\|m_ctrlreg24\[16\] 9 REG LCFF_X47_Y46_N7 2 " "Info: 9: + IC(1.231 ns) + CELL(0.618 ns) = 12.731 ns; Loc. = LCFF_X47_Y46_N7; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.849 ns" { tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 23.86 % ) " "Info: Total cell delay = 3.038 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.693 ns ( 76.14 % ) " "Info: Total interconnect delay = 9.693 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 1.303ns 1.262ns 0.218ns 0.845ns 0.261ns 2.446ns 2.127ns 1.231ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 1.303ns 1.262ns 0.218ns 0.845ns 0.261ns 2.446ns 2.127ns 1.231ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 1.303ns 1.262ns 0.218ns 0.845ns 0.261ns 2.446ns 2.127ns 1.231ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.647 ns - Longest register register " "Info: - Longest register to register delay is 3.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg24\[16\] 1 REG LCFF_X47_Y46_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y46_N7; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.338 ns) + CELL(0.309 ns) 3.647 ns VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\] 2 REG LCFF_X40_Y18_N15 1 " "Info: 2: + IC(3.338 ns) + CELL(0.309 ns) = 3.647 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst27\|lpm_ff:lpm_ff_component\|dffs\[16\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.647 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 8.47 % ) " "Info: Total cell delay = 0.309 ns ( 8.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 91.53 % ) " "Info: Total interconnect delay = 3.338 ns ( 91.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.647 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.647 ns" { tdc_vme:inst57|m_ctrlreg24[16] {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 3.338ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.210 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 1.303ns 1.289ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] tdc_vme:inst57|_~26 tdc_vme:inst57|_~27 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.731 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} tdc_vme:inst57|_~26 {} tdc_vme:inst57|_~27 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[16] {} } { 0.000ns 1.303ns 1.262ns 0.218ns 0.845ns 0.261ns 2.446ns 2.127ns 1.231ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.346ns 0.378ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.647 ns" { tdc_vme:inst57|m_ctrlreg24[16] VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.647 ns" { tdc_vme:inst57|m_ctrlreg24[16] {} VME_thing:inst69|dff32:inst27|lpm_ff:lpm_ff_component|dffs[16] {} } { 0.000ns 3.338ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 6.847 ns " "Info: Slack time is 6.847 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "816.99 MHz " "Info: Fmax is restricted to 816.99 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.816 ns + Largest register register " "Info: + Largest register to register requirement is 7.816 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 0.111 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.111 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.969 ns - Longest register register " "Info: - Longest register to register delay is 0.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.053 ns) 0.814 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N16 1 " "Info: 2: + IC(0.761 ns) + CELL(0.053 ns) = 0.814 ns; Loc. = LCCOMB_X60_Y33_N16; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.814 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.969 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.969 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.47 % ) " "Info: Total cell delay = 0.208 ns ( 21.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.761 ns ( 78.53 % ) " "Info: Total interconnect delay = 0.761 ns ( 78.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.969 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.969 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.761ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.969 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.969 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.761ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 456 ps " "Info: Slack time is 456 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.152 ns + Largest register register " "Info: + Largest register to register requirement is 1.152 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.333 ns + " "Info: + Setup relationship between source and destination is 1.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 0.114 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 0.114 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.618 ns) 0.114 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N19 1 " "Info: 3: + IC(1.249 ns) + CELL(0.618 ns) = 0.114 ns; Loc. = LCFF_X61_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.50 % ) " "Info: Total cell delay = 0.618 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.552 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.111 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.696 ns - Longest register register " "Info: - Longest register to register delay is 0.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.053 ns) 0.541 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y34_N18 1 " "Info: 2: + IC(0.488 ns) + CELL(0.053 ns) = 0.541 ns; Loc. = LCCOMB_X61_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.541 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.696 ns fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.696 ns; Loc. = LCFF_X61_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst65\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 29.89 % ) " "Info: Total cell delay = 0.208 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.488 ns ( 70.11 % ) " "Info: Total interconnect delay = 0.488 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.696 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.696 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.488ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.114 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.696 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.696 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst65|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.488ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 1.265 ns " "Info: Slack time is 1.265 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.228 ns + Largest register register " "Info: + Largest register to register requirement is 2.228 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.667 ns + " "Info: + Setup relationship between source and destination is 2.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.255 ns + Largest " "Info: + Largest clock skew is -0.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination -0.144 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is -0.144 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.618 ns) -0.144 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N9 1 " "Info: 3: + IC(0.994 ns) + CELL(0.618 ns) = -0.144 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.612 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.22 % ) " "Info: Total cell delay = 0.618 ns ( 21.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 78.78 % ) " "Info: Total interconnect delay = 2.294 ns ( 78.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.111 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.963 ns - Longest register register " "Info: - Longest register to register delay is 0.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.053 ns) 0.808 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y33_N8 1 " "Info: 2: + IC(0.755 ns) + CELL(0.053 ns) = 0.808 ns; Loc. = LCCOMB_X61_Y33_N8; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.808 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.963 ns fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.963 ns; Loc. = LCFF_X61_Y33_N9; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.60 % ) " "Info: Total cell delay = 0.208 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 78.40 % ) " "Info: Total interconnect delay = 0.755 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.755ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.144 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst67|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.755ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 2.587 ns " "Info: Slack time is 2.587 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.550 ns + Largest register register " "Info: + Largest register to register requirement is 3.550 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.266 ns + Largest " "Info: + Largest clock skew is -0.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination -0.155 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is -0.155 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.618 ns) -0.155 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N13 1 " "Info: 3: + IC(0.983 ns) + CELL(0.618 ns) = -0.155 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.601 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.30 % ) " "Info: Total cell delay = 0.618 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 78.70 % ) " "Info: Total interconnect delay = 2.283 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.111 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.963 ns - Longest register register " "Info: - Longest register to register delay is 0.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.053 ns) 0.808 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X61_Y33_N12 1 " "Info: 2: + IC(0.755 ns) + CELL(0.053 ns) = 0.808 ns; Loc. = LCCOMB_X61_Y33_N12; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.808 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.963 ns fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.963 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst69\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.60 % ) " "Info: Total cell delay = 0.208 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 78.40 % ) " "Info: Total interconnect delay = 0.755 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.755ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.155 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.963 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst69|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.755ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.006 ns " "Info: Slack time is 4.006 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.900 ns + Largest register register " "Info: + Largest register to register requirement is 4.900 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.333 ns + " "Info: + Setup relationship between source and destination is 5.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.249 ns + Largest " "Info: + Largest clock skew is -0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination -0.140 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is -0.140 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) -0.140 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y34_N23 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = -0.140 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.109 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.109 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.618 ns) 0.109 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y35_N1 6 " "Info: 3: + IC(1.244 ns) + CELL(0.618 ns) = 0.109 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.862 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.547 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.547 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.894 ns - Longest register register " "Info: - Longest register to register delay is 0.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y35_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y35_N1; Fanout = 6; REG Node = 'dff_one:inst147\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.309 ns) 0.894 ns fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X60_Y34_N23 1 " "Info: 2: + IC(0.585 ns) + CELL(0.309 ns) = 0.894 ns; Loc. = LCFF_X60_Y34_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst71\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.894 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 34.56 % ) " "Info: Total cell delay = 0.309 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.585 ns ( 65.44 % ) " "Info: Total interconnect delay = 0.585 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.894 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.894 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.585ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.140 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.109 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.244ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.894 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.894 ns" { dff_one:inst147|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst71|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.585ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.238 ns " "Info: Slack time is 5.238 ns for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.215 ns + Largest register register " "Info: + Largest register to register requirement is 6.215 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.667 ns + " "Info: + Setup relationship between source and destination is 6.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.268 ns + Largest " "Info: + Largest clock skew is -0.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination -0.157 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is -0.157 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) -1.756 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = -1.756 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.618 ns) -0.157 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N15 1 " "Info: 3: + IC(0.981 ns) + CELL(0.618 ns) = -0.157 ns; Loc. = LCFF_X60_Y33_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.599 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.32 % ) " "Info: Total cell delay = 0.618 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.281 ns ( 78.68 % ) " "Info: Total interconnect delay = 2.281 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.111 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.111 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 0.111 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X59_Y34_N19 6 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 0.111 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.977 ns - Longest register register " "Info: - Longest register to register delay is 0.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X59_Y34_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N19; Fanout = 6; REG Node = 'dff_one:inst139\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.053 ns) 0.822 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N14 1 " "Info: 2: + IC(0.769 ns) + CELL(0.053 ns) = 0.822 ns; Loc. = LCCOMB_X60_Y33_N14; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.822 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.977 ns fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.977 ns; Loc. = LCFF_X60_Y33_N15; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 21.29 % ) " "Info: Total cell delay = 0.208 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 78.71 % ) " "Info: Total interconnect delay = 0.769 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.977 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.977 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.769ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.157 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.111 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.977 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.977 ns" { dff_one:inst139|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.769ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "3_RX_CLK memory memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"3_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X8_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X8_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 2.445 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 2.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.472 ns) 2.445 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y8 0 " "Info: 2: + IC(1.166 ns) + CELL(0.472 ns) = 2.445 ns; Loc. = M4K_X8_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.638 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 52.31 % ) " "Info: Total cell delay = 1.279 ns ( 52.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 47.69 % ) " "Info: Total interconnect delay = 1.166 ns ( 47.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.445 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.445 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 2.454 ns - Longest memory " "Info: - Longest clock path from clock \"3_RX_CLK\" to source memory is 2.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.481 ns) 2.454 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X8_Y8 1 " "Info: 2: + IC(1.166 ns) + CELL(0.481 ns) = 2.454 ns; Loc. = M4K_X8_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.647 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 52.49 % ) " "Info: Total cell delay = 1.288 ns ( 52.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 47.51 % ) " "Info: Total interconnect delay = 1.166 ns ( 47.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.454 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.454 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.445 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.445 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.454 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.454 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.445 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.445 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.454 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.454 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.166ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "0_RX_CLK memory memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"0_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X8_Y66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y66 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X8_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 2.377 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 2.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.472 ns) 2.377 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X8_Y66 0 " "Info: 2: + IC(1.088 ns) + CELL(0.472 ns) = 2.377 ns; Loc. = M4K_X8_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 54.23 % ) " "Info: Total cell delay = 1.289 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 45.77 % ) " "Info: Total interconnect delay = 1.088 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.377 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.377 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 2.386 ns - Longest memory " "Info: - Longest clock path from clock \"0_RX_CLK\" to source memory is 2.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.481 ns) 2.386 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X8_Y66 1 " "Info: 2: + IC(1.088 ns) + CELL(0.481 ns) = 2.386 ns; Loc. = M4K_X8_Y66; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.569 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 54.40 % ) " "Info: Total cell delay = 1.298 ns ( 54.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.088 ns ( 45.60 % ) " "Info: Total interconnect delay = 1.088 ns ( 45.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.377 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.377 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.377 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.377 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.386 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.088ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "1_RX_CLK register GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 469.7 MHz 2.129 ns Internal " "Info: Clock \"1_RX_CLK\" has Internal fmax of 469.7 MHz between source register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.129 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.942 ns + Longest register memory " "Info: + Longest register to memory delay is 1.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X83_Y66_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y66_N5; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.357 ns) 0.615 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X83_Y66_N28 1 " "Info: 2: + IC(0.258 ns) + CELL(0.357 ns) = 0.615 ns; Loc. = LCCOMB_X83_Y66_N28; Fanout = 1; COMB Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.615 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.103 ns) 1.942 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X54_Y66 0 " "Info: 3: + IC(1.224 ns) + CELL(0.103 ns) = 1.942 ns; Loc. = M4K_X54_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.327 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 23.69 % ) " "Info: Total cell delay = 0.460 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 76.31 % ) " "Info: Total interconnect delay = 1.482 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.942 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.942 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.258ns 1.224ns } { 0.000ns 0.357ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.071 ns - Smallest " "Info: - Smallest clock skew is -0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 3.182 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 3.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.481 ns) 3.182 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X54_Y66 0 " "Info: 2: + IC(1.844 ns) + CELL(0.481 ns) = 3.182 ns; Loc. = M4K_X54_Y66; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 42.05 % ) " "Info: Total cell delay = 1.338 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 57.95 % ) " "Info: Total interconnect delay = 1.844 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.182 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.182 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.844ns } { 0.000ns 0.857ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 3.253 ns - Longest register " "Info: - Longest clock path from clock \"1_RX_CLK\" to source register is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.618 ns) 3.253 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X83_Y66_N5 3 " "Info: 2: + IC(1.778 ns) + CELL(0.618 ns) = 3.253 ns; Loc. = LCFF_X83_Y66_N5; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.396 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 45.34 % ) " "Info: Total cell delay = 1.475 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.778 ns ( 54.66 % ) " "Info: Total interconnect delay = 1.778 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.253 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.253 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.778ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.182 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.182 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.844ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.253 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.253 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.778ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.942 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.942 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.258ns 1.224ns } { 0.000ns 0.357ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.182 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.182 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.844ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.253 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.253 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.778ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y8 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X81_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 2.680 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.472 ns) 2.680 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y8 0 " "Info: 2: + IC(1.361 ns) + CELL(0.472 ns) = 2.680 ns; Loc. = M4K_X81_Y8; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.833 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 49.22 % ) " "Info: Total cell delay = 1.319 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.361 ns ( 50.78 % ) " "Info: Total interconnect delay = 1.361 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 2.689 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.481 ns) 2.689 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y8 1 " "Info: 2: + IC(1.361 ns) + CELL(0.481 ns) = 2.689 ns; Loc. = M4K_X81_Y8; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.842 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 49.39 % ) " "Info: Total cell delay = 1.328 ns ( 49.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.361 ns ( 50.61 % ) " "Info: Total interconnect delay = 1.361 ns ( 50.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.689 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.689 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.689 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.689 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.689 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.689 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register lv1b_pipeline:inst269\|tag_id\[1\] register lv1b_pipeline:inst269\|tag_id\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"lv1b_pipeline:inst269\|tag_id\[1\]\" and destination register \"lv1b_pipeline:inst269\|tag_id\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lv1b_pipeline:inst269\|tag_id\[1\] 1 REG LCFF_X62_Y21_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y21_N3; Fanout = 1; REG Node = 'lv1b_pipeline:inst269\|tag_id\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lv1b_pipeline:inst269\|tag_id~8 2 COMB LCCOMB_X62_Y21_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X62_Y21_N2; Fanout = 2; COMB Node = 'lv1b_pipeline:inst269\|tag_id~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { lv1b_pipeline:inst269|tag_id[1] lv1b_pipeline:inst269|tag_id~8 } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns lv1b_pipeline:inst269\|tag_id\[1\] 3 REG LCFF_X62_Y21_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X62_Y21_N3; Fanout = 1; REG Node = 'lv1b_pipeline:inst269\|tag_id\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1b_pipeline:inst269|tag_id~8 lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { lv1b_pipeline:inst269|tag_id[1] lv1b_pipeline:inst269|tag_id~8 lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { lv1b_pipeline:inst269|tag_id[1] {} lv1b_pipeline:inst269|tag_id~8 {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.164 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.618 ns) 3.164 ns lv1b_pipeline:inst269\|tag_id\[1\] 3 REG LCFF_X62_Y21_N3 1 " "Info: 3: + IC(1.243 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X62_Y21_N3; Fanout = 1; REG Node = 'lv1b_pipeline:inst269\|tag_id\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.546 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 1.303ns 1.243ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.164 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 15492 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 15492; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.618 ns) 3.164 ns lv1b_pipeline:inst269\|tag_id\[1\] 3 REG LCFF_X62_Y21_N3 1 " "Info: 3: + IC(1.243 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X62_Y21_N3; Fanout = 1; REG Node = 'lv1b_pipeline:inst269\|tag_id\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.861 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.53 % ) " "Info: Total cell delay = 0.618 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 80.47 % ) " "Info: Total interconnect delay = 2.546 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 1.303ns 1.243ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 1.303ns 1.243ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 96 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 1.303ns 1.243ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { lv1b_pipeline:inst269|tag_id[1] lv1b_pipeline:inst269|tag_id~8 lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { lv1b_pipeline:inst269|tag_id[1] {} lv1b_pipeline:inst269|tag_id~8 {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1b_pipeline:inst269|tag_id[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.164 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1b_pipeline:inst269|tag_id[1] {} } { 0.000ns 1.303ns 1.243ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 554 ps " "Info: Minimum slack time is 554 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" and destination register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns + Shortest register register " "Info: + Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 1 REG LCFF_X44_Y41_N11 1067 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y41_N11; Fanout = 1067; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X44_Y41_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X44_Y41_N10; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 3 REG LCFF_X44_Y41_N11 1067 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X44_Y41_N11; Fanout = 1067; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 4.113 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 4.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 3.277 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X44_Y41_N13 6 " "Info: 3: + IC(1.262 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X44_Y41_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.974 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 4.113 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X44_Y41_N11 1067 " "Info: 4: + IC(0.218 ns) + CELL(0.618 ns) = 4.113 ns; Loc. = LCFF_X44_Y41_N11; Fanout = 1067; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.836 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.34 % ) " "Info: Total cell delay = 1.330 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 67.66 % ) " "Info: Total interconnect delay = 2.783 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.262ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 4.113 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 4.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.712 ns) 3.277 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X44_Y41_N13 6 " "Info: 3: + IC(1.262 ns) + CELL(0.712 ns) = 3.277 ns; Loc. = LCFF_X44_Y41_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.974 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 4.113 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X44_Y41_N11 1067 " "Info: 4: + IC(0.218 ns) + CELL(0.618 ns) = 4.113 ns; Loc. = LCFF_X44_Y41_N11; Fanout = 1067; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.836 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.34 % ) " "Info: Total cell delay = 1.330 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 67.66 % ) " "Info: Total interconnect delay = 2.783 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.262ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.262ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.262ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.113 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.262ns 0.218ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 register fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 353 ps " "Info: Minimum slack time is 353 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.408 ns + Shortest register register " "Info: + Shortest register to register delay is 0.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.253 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N18 1 " "Info: 2: + IC(0.200 ns) + CELL(0.053 ns) = 0.253 ns; Loc. = LCCOMB_X60_Y33_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.253 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.408 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.408 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.98 % ) " "Info: Total cell delay = 0.208 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 49.02 % ) " "Info: Total interconnect delay = 0.200 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 destination 3.167 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to destination register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 3.167 ns fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N19 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 3.167 ns; Loc. = LCFF_X60_Y33_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk0 source 3.167 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk0\" to source register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G4 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.618 ns) 3.167 ns fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N17 1 " "Info: 3: + IC(1.246 ns) + CELL(0.618 ns) = 3.167 ns; Loc. = LCFF_X60_Y33_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst63\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.864 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.51 % ) " "Info: Total cell delay = 0.618 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.549 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.549 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.408 ns" { fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.200ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst64|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.167 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk0 {} altpll_fanout:inst514|altpll:altpll_component|_clk0~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst63|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.246ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 register fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 350 ps " "Info: Minimum slack time is 350 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" between source register \"fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.405 ns + Shortest register register " "Info: + Shortest register to register delay is 0.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y34_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 0.250 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y34_N6 1 " "Info: 2: + IC(0.197 ns) + CELL(0.053 ns) = 0.250 ns; Loc. = LCCOMB_X61_Y34_N6; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.405 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y34_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.405 ns; Loc. = LCFF_X61_Y34_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.36 % ) " "Info: Total cell delay = 0.208 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.197 ns ( 48.64 % ) " "Info: Total interconnect delay = 0.197 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.333 ns " "Info: + Latch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 60.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.333 ns " "Info: - Launch edge is 1.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk1 8.000 ns 1.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" is 8.000 ns with  offset of 1.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 60.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 60.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 destination 3.170 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.618 ns) 3.170 ns fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y34_N7 1 " "Info: 3: + IC(1.249 ns) + CELL(0.618 ns) = 3.170 ns; Loc. = LCFF_X61_Y34_N7; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst41\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.50 % ) " "Info: Total cell delay = 0.618 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.552 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk1 source 3.170 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk1\" to source register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.618 ns) 3.170 ns fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y34_N5 1 " "Info: 3: + IC(1.249 ns) + CELL(0.618 ns) = 3.170 ns; Loc. = LCFF_X61_Y34_N5; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff_one:inst66\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.50 % ) " "Info: Total cell delay = 0.618 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.552 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst41|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk1 {} altpll_fanout:inst514|altpll:altpll_component|_clk1~clkctrl {} fanout_clock_phase_sw:inst150|dff_one:inst66|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 register fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 349 ps " "Info: Minimum slack time is 349 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" between source register \"fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.404 ns + Shortest register register " "Info: + Shortest register to register delay is 0.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X61_Y33_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.196 ns) + CELL(0.053 ns) 0.249 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y33_N2 1 " "Info: 2: + IC(0.196 ns) + CELL(0.053 ns) = 0.249 ns; Loc. = LCCOMB_X61_Y33_N2; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.249 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.404 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.404 ns; Loc. = LCFF_X61_Y33_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.49 % ) " "Info: Total cell delay = 0.208 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.196 ns ( 48.51 % ) " "Info: Total interconnect delay = 0.196 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.404 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.667 ns " "Info: + Latch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 120.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.667 ns " "Info: - Launch edge is 2.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk2 8.000 ns 2.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" is 8.000 ns with  offset of 2.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 120.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 120.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 destination 2.912 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to destination register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.618 ns) 2.912 ns fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N3 1 " "Info: 3: + IC(0.994 ns) + CELL(0.618 ns) = 2.912 ns; Loc. = LCFF_X61_Y33_N3; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst45\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.612 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.22 % ) " "Info: Total cell delay = 0.618 ns ( 21.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 78.78 % ) " "Info: Total interconnect delay = 2.294 ns ( 78.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk2 source 2.912 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk2\" to source register is 2.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_R13 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R13; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.618 ns) 2.912 ns fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N1 1 " "Info: 3: + IC(0.994 ns) + CELL(0.618 ns) = 2.912 ns; Loc. = LCFF_X61_Y33_N1; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst44\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.612 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.22 % ) " "Info: Total cell delay = 0.618 ns ( 21.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.294 ns ( 78.78 % ) " "Info: Total interconnect delay = 2.294 ns ( 78.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.404 ns" { fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.196ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst45|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.912 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk2 {} altpll_fanout:inst514|altpll:altpll_component|_clk2~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst44|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.994ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 register fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 355 ps " "Info: Minimum slack time is 355 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Shortest register register " "Info: + Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X61_Y33_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.255 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X61_Y33_N22 1 " "Info: 2: + IC(0.202 ns) + CELL(0.053 ns) = 0.255 ns; Loc. = LCCOMB_X61_Y33_N22; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.410 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.410 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.73 % ) " "Info: Total cell delay = 0.208 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.202 ns ( 49.27 % ) " "Info: Total interconnect delay = 0.202 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk3 8.000 ns 4.000 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 destination 2.901 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to destination register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.618 ns) 2.901 ns fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X61_Y33_N23 1 " "Info: 3: + IC(0.983 ns) + CELL(0.618 ns) = 2.901 ns; Loc. = LCFF_X61_Y33_N23; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff16:inst46\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.601 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.30 % ) " "Info: Total cell delay = 0.618 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 78.70 % ) " "Info: Total interconnect delay = 2.283 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk3 source 2.901 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk3\" to source register is 2.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl 2 COMB CLKCTRL_R15 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R15; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk3~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.618 ns) 2.901 ns fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X61_Y33_N31 1 " "Info: 3: + IC(0.983 ns) + CELL(0.618 ns) = 2.901 ns; Loc. = LCFF_X61_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst70\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.601 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.30 % ) " "Info: Total cell delay = 0.618 ns ( 21.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.283 ns ( 78.70 % ) " "Info: Total interconnect delay = 2.283 ns ( 78.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff16:inst46|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.901 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk3 {} altpll_fanout:inst514|altpll:altpll_component|_clk3~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst70|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.983ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 register fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] register fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 350 ps " "Info: Minimum slack time is 350 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" between source register \"fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]\" and destination register \"fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.405 ns + Shortest register register " "Info: + Shortest register to register delay is 0.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X60_Y34_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 0.250 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X60_Y34_N18 1 " "Info: 2: + IC(0.197 ns) + CELL(0.053 ns) = 0.250 ns; Loc. = LCCOMB_X60_Y34_N18; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.250 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.405 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.405 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 51.36 % ) " "Info: Total cell delay = 0.208 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.197 ns ( 48.64 % ) " "Info: Total interconnect delay = 0.197 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.333 ns " "Info: + Latch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 240.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.333 ns " "Info: - Launch edge is 5.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk4 8.000 ns 5.333 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" is 8.000 ns with  offset of 5.333 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 240.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 240.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 destination 2.916 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) 2.916 ns fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N19 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = 2.916 ns; Loc. = LCFF_X60_Y34_N19; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst49\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk4 source 2.916 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk4\" to source register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk4 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl 2 COMB CLKCTRL_R14 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R14; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk4~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.618 ns) 2.916 ns fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X60_Y34_N17 1 " "Info: 3: + IC(0.998 ns) + CELL(0.618 ns) = 2.916 ns; Loc. = LCFF_X60_Y34_N17; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst150\|dff16:inst48\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.19 % ) " "Info: Total cell delay = 0.618 ns ( 21.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.298 ns ( 78.81 % ) " "Info: Total interconnect delay = 2.298 ns ( 78.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.405 ns" { fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15]~feeder {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.197ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst49|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.916 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk4 {} altpll_fanout:inst514|altpll:altpll_component|_clk4~clkctrl {} fanout_clock_phase_sw:inst150|dff16:inst48|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.300ns 0.998ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 register fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] register fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 355 ps " "Info: Minimum slack time is 355 ps for clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" between source register \"fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns + Shortest register register " "Info: + Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X60_Y33_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 0.255 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X60_Y33_N28 1 " "Info: 2: + IC(0.202 ns) + CELL(0.053 ns) = 0.255 ns; Loc. = LCCOMB_X60_Y33_N28; Fanout = 1; COMB Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.255 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.410 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.410 ns; Loc. = LCFF_X60_Y33_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.73 % ) " "Info: Total cell delay = 0.208 ns ( 50.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.202 ns ( 49.27 % ) " "Info: Total interconnect delay = 0.202 ns ( 49.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.667 ns " "Info: + Latch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Destination clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 300.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.667 ns " "Info: - Launch edge is 6.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll_fanout:inst514\|altpll:altpll_component\|_clk5 8.000 ns 6.667 ns  50 " "Info: Clock period of Source clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 6.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 300.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 300.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 destination 2.899 ns + Longest register " "Info: + Longest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to destination register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.618 ns) 2.899 ns fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N29 1 " "Info: 3: + IC(0.981 ns) + CELL(0.618 ns) = 2.899 ns; Loc. = LCFF_X60_Y33_N29; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst74\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.599 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.32 % ) " "Info: Total cell delay = 0.618 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.281 ns ( 78.68 % ) " "Info: Total interconnect delay = 2.281 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll_fanout:inst514\|altpll:altpll_component\|_clk5 source 2.899 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll_fanout:inst514\|altpll:altpll_component\|_clk5\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll_fanout:inst514|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 1.300 ns altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_R12 8 " "Info: 2: + IC(1.300 ns) + CELL(0.000 ns) = 1.300 ns; Loc. = CLKCTRL_R12; Fanout = 8; COMB Node = 'altpll_fanout:inst514\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.300 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.618 ns) 2.899 ns fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X60_Y33_N31 1 " "Info: 3: + IC(0.981 ns) + CELL(0.618 ns) = 2.899 ns; Loc. = LCFF_X60_Y33_N31; Fanout = 1; REG Node = 'fanout_clock_phase_sw:inst141\|dff_one:inst73\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.599 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 21.32 % ) " "Info: Total cell delay = 0.618 ns ( 21.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.281 ns ( 78.68 % ) " "Info: Total interconnect delay = 2.281 ns ( 78.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.410 ns" { fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0]~feeder {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.202ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst74|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.899 ns" { altpll_fanout:inst514|altpll:altpll_component|_clk5 {} altpll_fanout:inst514|altpll:altpll_component|_clk5~clkctrl {} fanout_clock_phase_sw:inst141|dff_one:inst73|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.300ns 0.981ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] _ds\[1\] LocalClock 8.286 ns register " "Info: tsu for register \"dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"_ds\[1\]\", clock pin = \"LocalClock\") is 8.286 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.325 ns + Longest pin register " "Info: + Longest pin to register delay is 8.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.538 ns) 7.405 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X43_Y41_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(6.538 ns) = 7.405 ns; Loc. = LCCOMB_X43_Y41_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X43_Y41_N8 " "Info: Loc. = LCCOMB_X43_Y41_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.538 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.053 ns) 8.170 ns dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 3 COMB LCCOMB_X38_Y41_N4 1 " "Info: 3: + IC(0.712 ns) + CELL(0.053 ns) = 8.170 ns; Loc. = LCCOMB_X38_Y41_N4; Fanout = 1; COMB Node = 'dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.765 ns" { vme_interface:inst2|_vme_data_str~2 dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.325 ns dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X38_Y41_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 8.325 ns; Loc. = LCFF_X38_Y41_N5; Fanout = 1; REG Node = 'dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.613 ns ( 91.45 % ) " "Info: Total cell delay = 7.613 ns ( 91.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 8.55 % ) " "Info: Total interconnect delay = 0.712 ns ( 8.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.325 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.325 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 0.712ns 0.000ns } { 0.000ns 0.867ns 6.538ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "LocalClock PLL_VME:inst22\|altpll:altpll_component\|_clk2 -3.046 ns - " "Info: - Offset between input clock \"LocalClock\" and output clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is -3.046 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1024 -512 -344 -1008 "LocalClock" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3626 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3626; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.618 ns) 3.175 ns dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X38_Y41_N5 1 " "Info: 3: + IC(1.254 ns) + CELL(0.618 ns) = 3.175 ns; Loc. = LCFF_X38_Y41_N5; Fanout = 1; REG Node = 'dff_one:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.872 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.46 % ) " "Info: Total cell delay = 0.618 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.557 ns ( 80.54 % ) " "Info: Total interconnect delay = 2.557 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.175 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.175 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.254ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.325 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.325 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0]~feeder {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns 0.712ns 0.000ns } { 0.000ns 0.867ns 6.538ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.175 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.175 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.254ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_as vme_data\[12\] tdc_vme:inst57\|m_ctrlreg24\[12\] 25.990 ns register " "Info: tco from clock \"_as\" to destination pin \"vme_data\[12\]\" through register \"tdc_vme:inst57\|m_ctrlreg24\[12\]\" is 25.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as source 13.889 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to source register is 13.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.712 ns) 4.283 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X42_Y40_N19 2 " "Info: 2: + IC(2.694 ns) + CELL(0.712 ns) = 4.283 ns; Loc. = LCFF_X42_Y40_N19; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.524 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X42_Y40_N18 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.524 ns; Loc. = LCCOMB_X42_Y40_N18; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.712 ns) 5.576 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X43_Y40_N9 832 " "Info: 4: + IC(0.340 ns) + CELL(0.712 ns) = 5.576 ns; Loc. = LCFF_X43_Y40_N9; Fanout = 832; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.228 ns) 6.835 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X35_Y41_N2 37 " "Info: 5: + IC(1.031 ns) + CELL(0.228 ns) = 6.835 ns; Loc. = LCCOMB_X35_Y41_N2; Fanout = 37; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.053 ns) 7.567 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X43_Y41_N26 1 " "Info: 6: + IC(0.679 ns) + CELL(0.053 ns) = 7.567 ns; Loc. = LCCOMB_X43_Y41_N26; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.732 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.712 ns) 8.608 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X43_Y41_N27 6 " "Info: 7: + IC(0.329 ns) + CELL(0.712 ns) = 8.608 ns; Loc. = LCFF_X43_Y41_N27; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.041 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 8.885 ns tdc_vme:inst57\|m_ctrlwrite59~1 8 COMB LCCOMB_X43_Y41_N22 44 " "Info: 8: + IC(0.224 ns) + CELL(0.053 ns) = 8.885 ns; Loc. = LCCOMB_X43_Y41_N22; Fanout = 44; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite59~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.378 ns) 9.882 ns tdc_vme:inst57\|m_ctrlwrite24 9 COMB LCCOMB_X47_Y41_N24 1 " "Info: 9: + IC(0.619 ns) + CELL(0.378 ns) = 9.882 ns; Loc. = LCCOMB_X47_Y41_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.997 ns" { tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.000 ns) 12.009 ns tdc_vme:inst57\|m_ctrlwrite24~clkctrl 10 COMB CLKCTRL_G14 32 " "Info: 10: + IC(2.127 ns) + CELL(0.000 ns) = 12.009 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite24~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.127 ns" { tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.618 ns) 13.889 ns tdc_vme:inst57\|m_ctrlreg24\[12\] 11 REG LCFF_X44_Y26_N17 2 " "Info: 11: + IC(1.262 ns) + CELL(0.618 ns) = 13.889 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.880 ns" { tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.584 ns ( 33.00 % ) " "Info: Total cell delay = 4.584 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.305 ns ( 67.00 % ) " "Info: Total interconnect delay = 9.305 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.889 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.889 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[12] {} } { 0.000ns 0.000ns 2.694ns 0.000ns 0.340ns 1.031ns 0.679ns 0.329ns 0.224ns 0.619ns 2.127ns 1.262ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.228ns 0.053ns 0.712ns 0.053ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.007 ns + Longest register pin " "Info: + Longest register to pin delay is 12.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg24\[12\] 1 REG LCFF_X44_Y26_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg24\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 242 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.460 ns) + CELL(0.228 ns) 2.688 ns tdc_vme:inst57\|dataout\[12\]~1163 2 COMB LCCOMB_X47_Y46_N16 1 " "Info: 2: + IC(2.460 ns) + CELL(0.228 ns) = 2.688 ns; Loc. = LCCOMB_X47_Y46_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1163'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.688 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.357 ns) 4.692 ns tdc_vme:inst57\|dataout\[12\]~1170 3 COMB LCCOMB_X36_Y39_N0 1 " "Info: 3: + IC(1.647 ns) + CELL(0.357 ns) = 4.692 ns; Loc. = LCCOMB_X36_Y39_N0; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1170'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.272 ns) 5.647 ns tdc_vme:inst57\|dataout\[12\]~1178 4 COMB LCCOMB_X44_Y39_N2 1 " "Info: 4: + IC(0.683 ns) + CELL(0.272 ns) = 5.647 ns; Loc. = LCCOMB_X44_Y39_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1178'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.955 ns" { tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.272 ns) 7.138 ns tdc_vme:inst57\|dataout\[12\]~1216 5 COMB LCCOMB_X33_Y43_N2 1 " "Info: 5: + IC(1.219 ns) + CELL(0.272 ns) = 7.138 ns; Loc. = LCCOMB_X33_Y43_N2; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1216'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.491 ns" { tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 297 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.917 ns) + CELL(1.952 ns) 12.007 ns vme_data\[12\] 6 PIN PIN_L18 0 " "Info: 6: + IC(2.917 ns) + CELL(1.952 ns) = 12.007 ns; Loc. = PIN_L18; Fanout = 0; PIN Node = 'vme_data\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.869 ns" { tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.081 ns ( 25.66 % ) " "Info: Total cell delay = 3.081 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.926 ns ( 74.34 % ) " "Info: Total interconnect delay = 8.926 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.007 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.007 ns" { tdc_vme:inst57|m_ctrlreg24[12] {} tdc_vme:inst57|dataout[12]~1163 {} tdc_vme:inst57|dataout[12]~1170 {} tdc_vme:inst57|dataout[12]~1178 {} tdc_vme:inst57|dataout[12]~1216 {} vme_data[12] {} } { 0.000ns 2.460ns 1.647ns 0.683ns 1.219ns 2.917ns } { 0.000ns 0.228ns 0.357ns 0.272ns 0.272ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.889 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite24 tdc_vme:inst57|m_ctrlwrite24~clkctrl tdc_vme:inst57|m_ctrlreg24[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.889 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite24 {} tdc_vme:inst57|m_ctrlwrite24~clkctrl {} tdc_vme:inst57|m_ctrlreg24[12] {} } { 0.000ns 0.000ns 2.694ns 0.000ns 0.340ns 1.031ns 0.679ns 0.329ns 0.224ns 0.619ns 2.127ns 1.262ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.228ns 0.053ns 0.712ns 0.053ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.007 ns" { tdc_vme:inst57|m_ctrlreg24[12] tdc_vme:inst57|dataout[12]~1163 tdc_vme:inst57|dataout[12]~1170 tdc_vme:inst57|dataout[12]~1178 tdc_vme:inst57|dataout[12]~1216 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.007 ns" { tdc_vme:inst57|m_ctrlreg24[12] {} tdc_vme:inst57|dataout[12]~1163 {} tdc_vme:inst57|dataout[12]~1170 {} tdc_vme:inst57|dataout[12]~1178 {} tdc_vme:inst57|dataout[12]~1216 {} vme_data[12] {} } { 0.000ns 2.460ns 1.647ns 0.683ns 1.219ns 2.917ns } { 0.000ns 0.228ns 0.357ns 0.272ns 0.272ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] _dtack 14.068 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"_dtack\" is 14.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.538 ns) 7.405 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X43_Y41_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(6.538 ns) = 7.405 ns; Loc. = LCCOMB_X43_Y41_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X43_Y41_N8 " "Info: Loc. = LCCOMB_X43_Y41_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.538 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.272 ns) 9.246 ns vme_interface:inst2\|\$00002~1 3 COMB LCCOMB_X32_Y42_N2 1 " "Info: 3: + IC(1.569 ns) + CELL(0.272 ns) = 9.246 ns; Loc. = LCCOMB_X32_Y42_N2; Fanout = 1; COMB Node = 'vme_interface:inst2\|\$00002~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.841 ns" { vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.890 ns) + CELL(1.932 ns) 14.068 ns _dtack 4 PIN PIN_J20 0 " "Info: 4: + IC(2.890 ns) + CELL(1.932 ns) = 14.068 ns; Loc. = PIN_J20; Fanout = 0; PIN Node = '_dtack'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.822 ns" { vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 1064 1240 -856 "_dtack" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.609 ns ( 68.30 % ) " "Info: Total cell delay = 9.609 ns ( 68.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.459 ns ( 31.70 % ) " "Info: Total interconnect delay = 4.459 ns ( 31.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.068 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 vme_interface:inst2|$00002~1 _dtack } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.068 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} vme_interface:inst2|$00002~1 {} _dtack {} } { 0.000ns 0.000ns 0.000ns 1.569ns 2.890ns } { 0.000ns 0.867ns 6.538ns 0.272ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg26\[21\] vme_data\[21\] _as 8.861 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg26\[21\]\" (data pin = \"vme_data\[21\]\", clock pin = \"_as\") is 8.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 13.978 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to destination register is 13.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.712 ns) 4.283 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X42_Y40_N19 2 " "Info: 2: + IC(2.694 ns) + CELL(0.712 ns) = 4.283 ns; Loc. = LCFF_X42_Y40_N19; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.406 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.524 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X42_Y40_N18 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.524 ns; Loc. = LCCOMB_X42_Y40_N18; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X42_Y40_N18 " "Info: Loc. = LCCOMB_X42_Y40_N18; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.712 ns) 5.576 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X43_Y40_N9 832 " "Info: 4: + IC(0.340 ns) + CELL(0.712 ns) = 5.576 ns; Loc. = LCFF_X43_Y40_N9; Fanout = 832; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.052 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.228 ns) 6.835 ns tdc_vme:inst57\|vme_testmodewrite~0 5 COMB LCCOMB_X35_Y41_N2 37 " "Info: 5: + IC(1.031 ns) + CELL(0.228 ns) = 6.835 ns; Loc. = LCCOMB_X35_Y41_N2; Fanout = 37; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.259 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.053 ns) 7.567 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X43_Y41_N26 1 " "Info: 6: + IC(0.679 ns) + CELL(0.053 ns) = 7.567 ns; Loc. = LCCOMB_X43_Y41_N26; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.732 ns" { tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 381 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.712 ns) 8.608 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X43_Y41_N27 6 " "Info: 7: + IC(0.329 ns) + CELL(0.712 ns) = 8.608 ns; Loc. = LCFF_X43_Y41_N27; Fanout = 6; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.041 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 226 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 8.885 ns tdc_vme:inst57\|m_ctrlwrite59~1 8 COMB LCCOMB_X43_Y41_N22 44 " "Info: 8: + IC(0.224 ns) + CELL(0.053 ns) = 8.885 ns; Loc. = LCCOMB_X43_Y41_N22; Fanout = 44; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite59~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 457 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.154 ns) 9.574 ns tdc_vme:inst57\|m_ctrlwrite26 9 COMB LCCOMB_X45_Y41_N28 1 " "Info: 9: + IC(0.535 ns) + CELL(0.154 ns) = 9.574 ns; Loc. = LCCOMB_X45_Y41_N28; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.689 ns" { tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(0.000 ns) 12.090 ns tdc_vme:inst57\|m_ctrlwrite26~clkctrl 10 COMB CLKCTRL_G10 32 " "Info: 10: + IC(2.516 ns) + CELL(0.000 ns) = 12.090 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite26~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.516 ns" { tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.618 ns) 13.978 ns tdc_vme:inst57\|m_ctrlreg26\[21\] 11 REG LCFF_X43_Y8_N17 2 " "Info: 11: + IC(1.270 ns) + CELL(0.618 ns) = 13.978 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.888 ns" { tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.360 ns ( 31.19 % ) " "Info: Total cell delay = 4.360 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.618 ns ( 68.81 % ) " "Info: Total interconnect delay = 9.618 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.978 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.978 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite26 {} tdc_vme:inst57|m_ctrlwrite26~clkctrl {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 2.694ns 0.000ns 0.340ns 1.031ns 0.679ns 0.329ns 0.224ns 0.535ns 2.516ns 1.270ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.228ns 0.053ns 0.712ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.266 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[21\] 1 PIN PIN_AG17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AG17; Fanout = 1; PIN Node = 'vme_data\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[21] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns vme_data~10 2 COMB IOC_X35_Y0_N2 63 " "Info: 2: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = IOC_X35_Y0_N2; Fanout = 63; COMB Node = 'vme_data~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.827 ns" { vme_data[21] vme_data~10 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.053 ns) 5.111 ns tdc_vme:inst57\|m_ctrlreg26\[21\]~feeder 3 COMB LCCOMB_X43_Y8_N16 1 " "Info: 3: + IC(4.231 ns) + CELL(0.053 ns) = 5.111 ns; Loc. = LCCOMB_X43_Y8_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.284 ns" { vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.266 ns tdc_vme:inst57\|m_ctrlreg26\[21\] 4 REG LCFF_X43_Y8_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.266 ns; Loc. = LCFF_X43_Y8_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg26\[21\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 244 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.035 ns ( 19.65 % ) " "Info: Total cell delay = 1.035 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.231 ns ( 80.35 % ) " "Info: Total interconnect delay = 4.231 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.266 ns" { vme_data[21] vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.266 ns" { vme_data[21] {} vme_data~10 {} tdc_vme:inst57|m_ctrlreg26[21]~feeder {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 4.231ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.978 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_testmodewrite~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite59~1 tdc_vme:inst57|m_ctrlwrite26 tdc_vme:inst57|m_ctrlwrite26~clkctrl tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.978 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_testmodewrite~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite59~1 {} tdc_vme:inst57|m_ctrlwrite26 {} tdc_vme:inst57|m_ctrlwrite26~clkctrl {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 2.694ns 0.000ns 0.340ns 1.031ns 0.679ns 0.329ns 0.224ns 0.535ns 2.516ns 1.270ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.228ns 0.053ns 0.712ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.266 ns" { vme_data[21] vme_data~10 tdc_vme:inst57|m_ctrlreg26[21]~feeder tdc_vme:inst57|m_ctrlreg26[21] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.266 ns" { vme_data[21] {} vme_data~10 {} tdc_vme:inst57|m_ctrlreg26[21]~feeder {} tdc_vme:inst57|m_ctrlreg26[21] {} } { 0.000ns 0.000ns 4.231ns 0.000ns } { 0.000ns 0.827ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.062 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.062 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -6.389 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -6.389 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -768 -512 -344 -752 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.327 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(2.026 ns) 3.327 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(1.301 ns) + CELL(2.026 ns) = 3.327 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -596 248 424 -580 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 60.90 % ) " "Info: Total cell delay = 2.026 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.301 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_vme_write dir_trans 3.923 ns Shortest " "Info: Shortest tpd from source pin \"_vme_write\" to destination pin \"dir_trans\" is 3.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns _vme_write 1 PIN PIN_AK23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AK23; Fanout = 8; PIN Node = '_vme_write'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _vme_write } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 560 728 -808 "_vme_write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(1.982 ns) 3.923 ns dir_trans 2 PIN PIN_AL23 0 " "Info: 2: + IC(1.094 ns) + CELL(1.982 ns) = 3.923 ns; Loc. = PIN_AL23; Fanout = 0; PIN Node = 'dir_trans'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.076 ns" { _vme_write dir_trans } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 1064 1240 -776 "dir_trans" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 72.11 % ) " "Info: Total cell delay = 2.829 ns ( 72.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 27.89 % ) " "Info: Total interconnect delay = 1.094 ns ( 27.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.923 ns" { _vme_write dir_trans } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.923 ns" { _vme_write {} _vme_write~combout {} dir_trans {} } { 0.000ns 0.000ns 1.094ns } { 0.000ns 0.847ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Info: Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 03:09:03 2025 " "Info: Processing ended: Fri Mar 28 03:09:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
