INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/imports/Downloads/clk_div_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/new/top_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/new/updown_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_counter
INFO: [VRFC 10-2458] undeclared symbol count, assumed default net type wire [/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/new/updown_counter.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/new/vio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_wrapper
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [/home/adi/repo/notes/sem3/ELD2024_LAB/lab3_hw/lab3_hw.srcs/sources_1/new/vio_wrapper.v:39]
