// Seed: 630629397
macromodule module_0 (
    output uwire id_0,
    output uwire id_1
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10,
    output wire id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 ();
  logic id_1;
endmodule
module module_3 (
    output logic id_0
);
  wire id_2;
  assign id_2 = id_2;
  module_2 modCall_1 ();
  always begin : LABEL_0
    id_0 <= id_2;
  end
endmodule
