<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_212_p2" SOURCE="d5.cpp:22" VARIABLE="icmp_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d5.cpp:22" VARIABLE="add_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_212_p2" SOURCE="d5.cpp:29" VARIABLE="icmp_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_218_p2" SOURCE="d5.cpp:29" VARIABLE="add_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_485_p2" SOURCE="d5.cpp:36" VARIABLE="icmp_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_1_fu_533_p9" SOURCE="d5.cpp:39" VARIABLE="sub_ln39" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U32" SOURCE="d5.cpp:43" VARIABLE="tmp" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U33" SOURCE="d5.cpp:43" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d5.cpp:43" VARIABLE="mul_ln43" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_761_p2" SOURCE="d5.cpp:43" VARIABLE="add_ln43" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d5.cpp:50" VARIABLE="mul_ln50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_766_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_773_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_fu_778_p2" SOURCE="d5.cpp:50" VARIABLE="arr" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_576_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_597_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U25" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_784_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_1_fu_791_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_16_fu_796_p2" SOURCE="d5.cpp:50" VARIABLE="arr_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_603_p3" SOURCE="d5.cpp:51" VARIABLE="select_ln51" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_3_fu_615_p2" SOURCE="d5.cpp:34" VARIABLE="sub_ln34_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U34" SOURCE="d5.cpp:50" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_1_fu_658_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U26" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_802_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_2_fu_809_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_17_fu_814_p2" SOURCE="d5.cpp:50" VARIABLE="arr_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_4_fu_668_p2" SOURCE="d5.cpp:34" VARIABLE="sub_ln34_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U35" SOURCE="d5.cpp:50" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_2_fu_674_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U27" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_4_fu_1024_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_3_fu_1031_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_18_fu_1036_p2" SOURCE="d5.cpp:50" VARIABLE="arr_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_5_fu_684_p2" SOURCE="d5.cpp:34" VARIABLE="sub_ln34_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U36" SOURCE="d5.cpp:50" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_3_fu_700_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U28" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_5_fu_1042_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_4_fu_1049_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_19_fu_1054_p2" SOURCE="d5.cpp:50" VARIABLE="arr_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_710_p2" SOURCE="d5.cpp:34" VARIABLE="sub_ln34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U37" SOURCE="d5.cpp:50" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_4_fu_716_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U29" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_6_fu_1060_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_5_fu_1067_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_20_fu_1072_p2" SOURCE="d5.cpp:50" VARIABLE="arr_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_916_p2" SOURCE="d5.cpp:34" VARIABLE="sub_ln34_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U38" SOURCE="d5.cpp:50" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_5_fu_732_p2" SOURCE="d5.cpp:50" VARIABLE="icmp_ln50_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U30" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_7_fu_1078_p3" SOURCE="d5.cpp:50" VARIABLE="select_ln50_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_6_fu_1085_p2" SOURCE="d5.cpp:50" VARIABLE="and_ln50_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_21_fu_1090_p2" SOURCE="d5.cpp:50" VARIABLE="arr_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_8_fu_960_p10" SOURCE="d5.cpp:34" VARIABLE="sub_ln34_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U39" SOURCE="d5.cpp:50" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U31" SOURCE="d5.cpp:50" VARIABLE="mul_ln50_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_22_fu_1096_p2" SOURCE="d5.cpp:50" VARIABLE="arr_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_738_p2" SOURCE="d5.cpp:36" VARIABLE="add_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_fu_540_p2" SOURCE="d5.cpp:62" VARIABLE="xor_ln62" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U104" SOURCE="d5.cpp:72" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U105" SOURCE="d5.cpp:72" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U106" SOURCE="d5.cpp:72" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_fu_550_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_556_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_fu_566_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U107" SOURCE="d5.cpp:72" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_1_fu_572_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_1_fu_582_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U108" SOURCE="d5.cpp:72" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_2_fu_588_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_2_fu_598_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U109" SOURCE="d5.cpp:72" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_3_fu_614_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_620_p2" SOURCE="d5.cpp:72" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U110" SOURCE="d5.cpp:72" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U111" SOURCE="d5.cpp:72" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_4_fu_626_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_3_fu_636_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U112" SOURCE="d5.cpp:72" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_5_fu_642_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_4_fu_652_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U113" SOURCE="d5.cpp:72" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_6_fu_668_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_12_fu_1052_p10" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U114" SOURCE="d5.cpp:72" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_7_fu_674_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_680_p2" SOURCE="d5.cpp:72" VARIABLE="empty_29" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U115" SOURCE="d5.cpp:72" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U116" SOURCE="d5.cpp:72" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_8_fu_686_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_6_fu_696_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U117" SOURCE="d5.cpp:72" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_9_fu_712_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_7_fu_722_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U118" SOURCE="d5.cpp:72" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_10_fu_728_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_8_fu_738_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U119" SOURCE="d5.cpp:72" VARIABLE="tmp_18" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_11_fu_754_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_760_p2" SOURCE="d5.cpp:72" VARIABLE="empty_30" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U120" SOURCE="d5.cpp:72" VARIABLE="tmp_20" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U121" SOURCE="d5.cpp:72" VARIABLE="tmp_21" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U78" SOURCE="d5.cpp:72" VARIABLE="mul_ln72" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U79" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U80" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U81" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1215_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_1221_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_2_fu_1580_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_3_fu_1584_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U82" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U83" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_fu_1227_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_fu_1234_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U84" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U85" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_4_fu_1240_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_5_fu_1246_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_6_fu_1590_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_7_fu_1594_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U86" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U87" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U88" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_1_fu_1252_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_1_fu_1259_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_1" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_2_fu_1265_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_2_fu_1272_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_2" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U89" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_8_fu_1278_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_9_fu_1284_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_10_fu_1600_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_11_fu_1604_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U90" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U91" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U92" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U93" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_3_fu_1290_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_3_fu_1297_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_3" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_4_fu_1303_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_4_fu_1310_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_4" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_5_fu_1316_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_5_fu_1323_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_5" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_12_fu_1329_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_13_fu_1335_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_14_fu_1610_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_15_fu_1614_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_12_fu_776_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U94" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_16" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_6_fu_1341_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_6_fu_1348_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_6" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U95" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_17" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U96" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_18" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U97" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_19" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_7_fu_1354_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_7_fu_1361_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_7" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_8_fu_1367_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_8_fu_1374_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_8" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_9_fu_1380_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_9_fu_1387_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_16_fu_1393_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_16" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_17_fu_1399_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_17" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_18_fu_1620_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_18" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_19_fu_1624_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_19" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_9_fu_786_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_9" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U122" SOURCE="d5.cpp:72" VARIABLE="tmp_23" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_13_fu_792_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U98" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_20" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U99" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_21" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U100" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_22" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_10_fu_1424_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_10_fu_1431_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_11_fu_1437_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_11_fu_1444_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_12_fu_1450_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_12_fu_1457_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_12" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_20_fu_1463_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_20" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_21_fu_1630_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_21" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_22_fu_1634_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_22" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln69_10_fu_802_p2" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_10" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U123" SOURCE="d5.cpp:72" VARIABLE="tmp_24" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_14_fu_818_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U101" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_23" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_13_fu_1488_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_13_fu_1495_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_13" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U102" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_24" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_14_fu_1501_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_14_fu_1508_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_14" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_23_fu_1514_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_23" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln72_24_fu_1520_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_24" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_26_fu_1534_p10" SOURCE="d5.cpp:69" VARIABLE="sub_ln69_11" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U124" SOURCE="d5.cpp:72" VARIABLE="tmp_26" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln72_15_fu_824_p2" SOURCE="d5.cpp:72" VARIABLE="icmp_ln72_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U103" SOURCE="d5.cpp:72" VARIABLE="mul_ln72_25" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_15_fu_1640_p3" SOURCE="d5.cpp:72" VARIABLE="select_ln72_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln72_15_fu_1647_p2" SOURCE="d5.cpp:72" VARIABLE="and_ln72_15" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_25_fu_1652_p2" SOURCE="d5.cpp:72" VARIABLE="add_ln72_25" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_830_p2" SOURCE="d5.cpp:59" VARIABLE="add_ln59" MODULE="test_Pipeline_VITIS_LOOP_59_5" LOOP="VITIS_LOOP_59_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln91_fu_198_p2" SOURCE="d5.cpp:91" VARIABLE="icmp_ln91" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_204_p2" SOURCE="d5.cpp:91" VARIABLE="add_ln91" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_59_1_1_U159" SOURCE="d5.cpp:93" VARIABLE="tmp_s" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U172" SOURCE="d5.cpp:57" VARIABLE="mul_ln57" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_fu_912_p2" SOURCE="d5.cpp:57" VARIABLE="arr" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_632_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_652_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_741_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_3_fu_761_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_4_fu_781_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_5_fu_801_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_6_fu_920_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_7_fu_940_p2" SOURCE="d5.cpp:79" VARIABLE="add_ln79_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_956_p2" SOURCE="d5.cpp:79" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_979_p2" SOURCE="d5.cpp:80" VARIABLE="add_ln80" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_682_p2" SOURCE="d5.cpp:80" VARIABLE="add_ln80_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_1003_p2" SOURCE="d5.cpp:80" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_1012_p2" SOURCE="d5.cpp:81" VARIABLE="add_ln81" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_702_p2" SOURCE="d5.cpp:81" VARIABLE="add_ln81_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_1039_p2" SOURCE="d5.cpp:81" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_821_p2" SOURCE="d5.cpp:82" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_840_p2" SOURCE="d5.cpp:83" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_860_p2" SOURCE="d5.cpp:84" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_880_p2" SOURCE="d5.cpp:85" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_1050_p2" SOURCE="d5.cpp:86" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_1070_p2" SOURCE="d5.cpp:87" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="8" URAM="0"/>
</BindInfo>
