{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744845677470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 18:21:17 2025 " "Processing started: Wed Apr 16 18:21:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744845677471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744845677471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744845677471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744845678045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744845678156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744845678156 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1744845678177 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1744845678177 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744845678521 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744845678537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744845678556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.515 " "Worst-case setup slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 iCLK  " "    0.515               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845678587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 iCLK  " "    0.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845678593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.933 " "Worst-case recovery slack is 17.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.933               0.000 iCLK  " "   17.933               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845678597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.474 " "Worst-case removal slack is 1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 iCLK  " "    1.474               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845678600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 iCLK  " "    9.630               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845678603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845678603 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.545 ns " "Worst Case Available Settling Time: 32.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679002 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.515 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.515" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.515  " "Path #1: Setup slack is 0.515 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.458      3.458  F        clock network delay " "    13.458      3.458  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.721      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0 " "    13.721      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.611      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[4\] " "    16.611      2.890 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.250      0.639 RR    IC  IMem\|ram~54\|datad " "    17.250      0.639 RR    IC  IMem\|ram~54\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.405      0.155 RR  CELL  IMem\|ram~54\|combout " "    17.405      0.155 RR  CELL  IMem\|ram~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.778      1.373 RR    IC  MainRegister\|g_mux1\|Mux20~0\|dataa " "    18.778      1.373 RR    IC  MainRegister\|g_mux1\|Mux20~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.215      0.437 RF  CELL  MainRegister\|g_mux1\|Mux20~0\|combout " "    19.215      0.437 RF  CELL  MainRegister\|g_mux1\|Mux20~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.945      0.730 FF    IC  MainRegister\|g_mux1\|Mux20~1\|datad " "    19.945      0.730 FF    IC  MainRegister\|g_mux1\|Mux20~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.095      0.150 FR  CELL  MainRegister\|g_mux1\|Mux20~1\|combout " "    20.095      0.150 FR  CELL  MainRegister\|g_mux1\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.123      1.028 RR    IC  MainRegister\|g_mux1\|Mux20~2\|datad " "    21.123      1.028 RR    IC  MainRegister\|g_mux1\|Mux20~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.278      0.155 RR  CELL  MainRegister\|g_mux1\|Mux20~2\|combout " "    21.278      0.155 RR  CELL  MainRegister\|g_mux1\|Mux20~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.515      0.237 RR    IC  MainRegister\|g_mux1\|Mux20~3\|dataa " "    21.515      0.237 RR    IC  MainRegister\|g_mux1\|Mux20~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.912      0.397 RR  CELL  MainRegister\|g_mux1\|Mux20~3\|combout " "    21.912      0.397 RR  CELL  MainRegister\|g_mux1\|Mux20~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.947      1.035 RR    IC  MainRegister\|g_mux1\|Mux20~19\|datab " "    22.947      1.035 RR    IC  MainRegister\|g_mux1\|Mux20~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.349      0.402 RR  CELL  MainRegister\|g_mux1\|Mux20~19\|combout " "    23.349      0.402 RR  CELL  MainRegister\|g_mux1\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.607      0.258 RR    IC  g_zeroflag\|Equal0~6\|datab " "    23.607      0.258 RR    IC  g_zeroflag\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.039      0.432 RF  CELL  g_zeroflag\|Equal0~6\|combout " "    24.039      0.432 RF  CELL  g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.019      0.980 FF    IC  g_zeroflag\|Equal0~9\|dataa " "    25.019      0.980 FF    IC  g_zeroflag\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.372      0.353 FF  CELL  g_zeroflag\|Equal0~9\|combout " "    25.372      0.353 FF  CELL  g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.651      0.279 FF    IC  g_zeroflag\|Equal0~20\|dataa " "    25.651      0.279 FF    IC  g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.004      0.353 FF  CELL  g_zeroflag\|Equal0~20\|combout " "    26.004      0.353 FF  CELL  g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.254      0.250 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|datac " "    26.254      0.250 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.535      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|combout " "    26.535      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.496      0.961 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|datac " "    27.496      0.961 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.777      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|combout " "    27.777      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.014      0.237 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|datac " "    28.014      0.237 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.295      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|combout " "    28.295      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.546      0.251 FF    IC  Fetch\|g_zeroflag\|Equal0~11\|datad " "    28.546      0.251 FF    IC  Fetch\|g_zeroflag\|Equal0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.671      0.125 FF  CELL  Fetch\|g_zeroflag\|Equal0~11\|combout " "    28.671      0.125 FF  CELL  Fetch\|g_zeroflag\|Equal0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.354      0.683 FF    IC  Fetch\|g_zeroflag\|Equal0~14\|datab " "    29.354      0.683 FF    IC  Fetch\|g_zeroflag\|Equal0~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.704      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~14\|combout " "    29.704      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.939      0.235 FF    IC  Fetch\|g_zeroflag\|Equal0~16\|datac " "    29.939      0.235 FF    IC  Fetch\|g_zeroflag\|Equal0~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.220      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~16\|combout " "    30.220      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.490      0.270 FF    IC  Fetch\|g_zeroflag\|Equal0~17\|datab " "    30.490      0.270 FF    IC  Fetch\|g_zeroflag\|Equal0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.840      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~17\|combout " "    30.840      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.079      0.239 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|datad " "    31.079      0.239 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.204      0.125 FF  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|combout " "    31.204      0.125 FF  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.431      0.227 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|datad " "    31.431      0.227 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.581      0.150 FR  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|combout " "    31.581      0.150 FR  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.826      0.245 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q\|ena " "    31.826      0.245 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.534      0.708 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "    32.534      0.708 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.018      3.018  F        clock network delay " "    33.018      3.018  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.051      0.033           clock pessimism removed " "    33.051      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.031     -0.020           clock uncertainty " "    33.031     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.049      0.018     uTsu  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "    33.049      0.018     uTsu  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    32.534 " "Data Arrival Time  :    32.534" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    33.049 " "Data Required Time :    33.049" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.515  " "Slack              :     0.515 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679010 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.404 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.404" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.404  " "Path #1: Hold slack is 0.404 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.034      3.034  F        clock network delay " "    13.034      3.034  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.232     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    13.266      0.232     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|q " "    13.266      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|datac " "    13.266      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.627      0.361 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|combout " "    13.627      0.361 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.627      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|d " "    13.627      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.703      0.076 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    13.703      0.076 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.146      3.146  F        clock network delay " "    13.146      3.146  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.113     -0.033           clock pessimism removed " "    13.113     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.113      0.000           clock uncertainty " "    13.113      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.299      0.186      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    13.299      0.186      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.703 " "Data Arrival Time  :    13.703" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.299 " "Data Required Time :    13.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.404  " "Slack              :     0.404 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679014 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.933 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.933" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.933  " "Path #1: Recovery slack is 17.933 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.123      3.123  F        clock network delay " "    13.123      3.123  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.355      0.232     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    13.355      0.232     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.355      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    13.355      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.065      0.710 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "    14.065      0.710 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.345      1.280 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    15.345      1.280 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.323      3.323  F        clock network delay " "    33.323      3.323  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.356      0.033           clock pessimism removed " "    33.356      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.336     -0.020           clock uncertainty " "    33.336     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.278     -0.058     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    33.278     -0.058     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.345 " "Data Arrival Time  :    15.345" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    33.278 " "Data Required Time :    33.278" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.933  " "Slack              :    17.933 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679015 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.474 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.474" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679016 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.474  " "Path #1: Removal slack is 1.474 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.013      3.013  F        clock network delay " "    13.013      3.013  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.245      0.232     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    13.245      0.232     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.245      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    13.245      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      0.666 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "    13.911      0.666 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.077      1.166 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    15.077      1.166 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.450      3.450  F        clock network delay " "    13.450      3.450  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.417     -0.033           clock pessimism removed " "    13.417     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.417      0.000           clock uncertainty " "    13.417      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.603      0.186      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    13.603      0.186      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.077 " "Data Arrival Time  :    15.077" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.603 " "Data Required Time :    13.603" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.474  " "Slack              :     1.474 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744845679018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744845679035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744845679329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.232 " "Worst-case setup slack is 2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232               0.000 iCLK  " "    2.232               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 iCLK  " "    0.356               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.129 " "Worst-case recovery slack is 18.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.129               0.000 iCLK  " "   18.129               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.331 " "Worst-case removal slack is 1.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 iCLK  " "    1.331               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679459 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.193 ns " "Worst Case Available Settling Time: 33.193 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845679846 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.232 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.232" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.232  " "Path #1: Setup slack is 2.232 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.115      3.115  F        clock network delay " "    13.115      3.115  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.351      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0 " "    13.351      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.969      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[4\] " "    15.969      2.618 FR  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.567      0.598 RR    IC  IMem\|ram~54\|datad " "    16.567      0.598 RR    IC  IMem\|ram~54\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.711      0.144 RR  CELL  IMem\|ram~54\|combout " "    16.711      0.144 RR  CELL  IMem\|ram~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.990      1.279 RR    IC  MainRegister\|g_mux1\|Mux20~0\|dataa " "    17.990      1.279 RR    IC  MainRegister\|g_mux1\|Mux20~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.384      0.394 RF  CELL  MainRegister\|g_mux1\|Mux20~0\|combout " "    18.384      0.394 RF  CELL  MainRegister\|g_mux1\|Mux20~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.038      0.654 FF    IC  MainRegister\|g_mux1\|Mux20~1\|datad " "    19.038      0.654 FF    IC  MainRegister\|g_mux1\|Mux20~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.172      0.134 FR  CELL  MainRegister\|g_mux1\|Mux20~1\|combout " "    19.172      0.134 FR  CELL  MainRegister\|g_mux1\|Mux20~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.134      0.962 RR    IC  MainRegister\|g_mux1\|Mux20~2\|datad " "    20.134      0.962 RR    IC  MainRegister\|g_mux1\|Mux20~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.278      0.144 RR  CELL  MainRegister\|g_mux1\|Mux20~2\|combout " "    20.278      0.144 RR  CELL  MainRegister\|g_mux1\|Mux20~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.498      0.220 RR    IC  MainRegister\|g_mux1\|Mux20~3\|dataa " "    20.498      0.220 RR    IC  MainRegister\|g_mux1\|Mux20~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.856      0.358 RR  CELL  MainRegister\|g_mux1\|Mux20~3\|combout " "    20.856      0.358 RR  CELL  MainRegister\|g_mux1\|Mux20~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.835      0.979 RR    IC  MainRegister\|g_mux1\|Mux20~19\|datab " "    21.835      0.979 RR    IC  MainRegister\|g_mux1\|Mux20~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.204      0.369 RR  CELL  MainRegister\|g_mux1\|Mux20~19\|combout " "    22.204      0.369 RR  CELL  MainRegister\|g_mux1\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.443      0.239 RR    IC  g_zeroflag\|Equal0~6\|datab " "    22.443      0.239 RR    IC  g_zeroflag\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.837      0.394 RF  CELL  g_zeroflag\|Equal0~6\|combout " "    22.837      0.394 RF  CELL  g_zeroflag\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.708      0.871 FF    IC  g_zeroflag\|Equal0~9\|dataa " "    23.708      0.871 FF    IC  g_zeroflag\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.021      0.313 FF  CELL  g_zeroflag\|Equal0~9\|combout " "    24.021      0.313 FF  CELL  g_zeroflag\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.273      0.252 FF    IC  g_zeroflag\|Equal0~20\|dataa " "    24.273      0.252 FF    IC  g_zeroflag\|Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.586      0.313 FF  CELL  g_zeroflag\|Equal0~20\|combout " "    24.586      0.313 FF  CELL  g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.815      0.229 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|datac " "    24.815      0.229 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.052      0.237 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|combout " "    25.052      0.237 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:4:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.961      0.909 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|datac " "    25.961      0.909 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.204      0.243 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|combout " "    26.204      0.243 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.421      0.217 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|datac " "    26.421      0.217 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.673      0.252 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|combout " "    26.673      0.252 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.902      0.229 FF    IC  Fetch\|g_zeroflag\|Equal0~11\|datad " "    26.902      0.229 FF    IC  Fetch\|g_zeroflag\|Equal0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.036      0.134 FR  CELL  Fetch\|g_zeroflag\|Equal0~11\|combout " "    27.036      0.134 FR  CELL  Fetch\|g_zeroflag\|Equal0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.697      0.661 RR    IC  Fetch\|g_zeroflag\|Equal0~14\|datab " "    27.697      0.661 RR    IC  Fetch\|g_zeroflag\|Equal0~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.010      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~14\|combout " "    28.010      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.197      0.187 RR    IC  Fetch\|g_zeroflag\|Equal0~16\|datac " "    28.197      0.187 RR    IC  Fetch\|g_zeroflag\|Equal0~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.460      0.263 RR  CELL  Fetch\|g_zeroflag\|Equal0~16\|combout " "    28.460      0.263 RR  CELL  Fetch\|g_zeroflag\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.678      0.218 RR    IC  Fetch\|g_zeroflag\|Equal0~17\|datab " "    28.678      0.218 RR    IC  Fetch\|g_zeroflag\|Equal0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.991      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~17\|combout " "    28.991      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.186      0.195 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|datad " "    29.186      0.195 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.330      0.144 RR  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|combout " "    29.330      0.144 RR  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.518      0.188 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|datad " "    29.518      0.188 RR    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.643      0.125 RF  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|combout " "    29.643      0.125 RF  CELL  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.889      0.246 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q\|ena " "    29.889      0.246 FF    IC  PC\|g_pc\|\\NBit_DFF:1:dffi\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.515      0.626 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "    30.515      0.626 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.719      2.719  F        clock network delay " "    32.719      2.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.748      0.029           clock pessimism removed " "    32.748      0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.728     -0.020           clock uncertainty " "    32.728     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.747      0.019     uTsu  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q " "    32.747      0.019     uTsu  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:1:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.515 " "Data Arrival Time  :    30.515" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    32.747 " "Data Required Time :    32.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.232  " "Slack              :     2.232 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679854 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.356  " "Path #1: Hold slack is 0.356 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.738      2.738  F        clock network delay " "    12.738      2.738  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.951      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    12.951      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.951      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|q " "    12.951      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.951      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|datac " "    12.951      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.270      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|combout " "    13.270      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:30:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.270      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|d " "    13.270      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:30:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.335      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    13.335      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.837      2.837  F        clock network delay " "    12.837      2.837  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.808     -0.029           clock pessimism removed " "    12.808     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.808      0.000           clock uncertainty " "    12.808      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.979      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q " "    12.979      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:30:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.335 " "Data Arrival Time  :    13.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.979 " "Data Required Time :    12.979" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.356  " "Slack              :     0.356 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.129 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.129  " "Path #1: Recovery slack is 18.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.815      2.815  F        clock network delay " "    12.815      2.815  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.213     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    13.028      0.213     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    13.028      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.687      0.659 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "    13.687      0.659 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.835      1.148 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    14.835      1.148 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.004      3.004  F        clock network delay " "    33.004      3.004  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.033      0.029           clock pessimism removed " "    33.033      0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.013     -0.020           clock uncertainty " "    33.013     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.964     -0.049     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    32.964     -0.049     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.835 " "Data Arrival Time  :    14.835" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    32.964 " "Data Required Time :    32.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.129  " "Slack              :    18.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.331 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.331" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.331  " "Path #1: Removal slack is 1.331 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.717      2.717  F        clock network delay " "    12.717      2.717  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.930      0.213     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    12.930      0.213     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.930      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    12.930      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.530      0.600 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "    13.530      0.600 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.579      1.049 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    14.579      1.049 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.109      3.109  F        clock network delay " "    13.109      3.109  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.080     -0.029           clock pessimism removed " "    13.080     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.080      0.000           clock uncertainty " "    13.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.248      0.168      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    13.248      0.168      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.579 " "Data Arrival Time  :    14.579" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.248 " "Data Required Time :    13.248" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.331  " "Slack              :     1.331 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845679860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845679860 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744845679862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.042 " "Worst-case setup slack is 7.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.042               0.000 iCLK  " "    7.042               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iCLK  " "    0.180               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.961 " "Worst-case recovery slack is 18.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.961               0.000 iCLK  " "   18.961               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.721 " "Worst-case removal slack is 0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 iCLK  " "    0.721               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744845679972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744845679972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.352 ns " "Worst Case Available Settling Time: 36.352 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744845680006 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.042 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.042  " "Path #1: Setup slack is 7.042 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:11:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:11:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0 " "To Node      : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.993      1.993  F        clock network delay " "    11.993      1.993  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.098      0.105     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:11:dffi\|s_Q " "    12.098      0.105     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:11:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.098      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:11:dffi\|s_Q\|q " "    12.098      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:11:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.797      0.699 FF    IC  s_IMemAddr\[11\]~9\|datac " "    12.797      0.699 FF    IC  s_IMemAddr\[11\]~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.930      0.133 FF  CELL  s_IMemAddr\[11\]~9\|combout " "    12.930      0.133 FF  CELL  s_IMemAddr\[11\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.645      1.715 FF    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portaaddr\[9\] " "    14.645      1.715 FF    IC  IMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portaaddr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.699      0.054 FF  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0 " "    14.699      0.054 FF  CELL  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.713      1.713  R        clock network delay " "    21.713      1.713  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.732      0.019           clock pessimism removed " "    21.732      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.712     -0.020           clock uncertainty " "    21.712     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.741      0.029     uTsu  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0 " "    21.741      0.029     uTsu  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_g8d1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.699 " "Data Arrival Time  :    14.699" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.741 " "Data Required Time :    21.741" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.042  " "Slack              :     7.042 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680013 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.933      1.933  F        clock network delay " "    11.933      1.933  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.038      0.105     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q " "    12.038      0.105     uTco  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.038      0.000 RR  CELL  PC\|g_pc\|\\NBit_DFF:24:dffi\|s_Q\|q " "    12.038      0.000 RR  CELL  PC\|g_pc\|\\NBit_DFF:24:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.038      0.000 RR    IC  PC\|g_pcMux\|\\G_NBit_MUX:24:MUXI\|o_O~0\|datac " "    12.038      0.000 RR    IC  PC\|g_pcMux\|\\G_NBit_MUX:24:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.209      0.171 RR  CELL  PC\|g_pcMux\|\\G_NBit_MUX:24:MUXI\|o_O~0\|combout " "    12.209      0.171 RR  CELL  PC\|g_pcMux\|\\G_NBit_MUX:24:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.209      0.000 RR    IC  PC\|g_pc\|\\NBit_DFF:24:dffi\|s_Q\|d " "    12.209      0.000 RR    IC  PC\|g_pc\|\\NBit_DFF:24:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.240      0.031 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q " "    12.240      0.031 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.995      1.995  F        clock network delay " "    11.995      1.995  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.976     -0.019           clock pessimism removed " "    11.976     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.976      0.000           clock uncertainty " "    11.976      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.060      0.084      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q " "    12.060      0.084      uTh  PC_Module:PC\|N_Reg:g_pc\|neg_dffg:\\NBit_DFF:24:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.240 " "Data Arrival Time  :    12.240" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.060 " "Data Required Time :    12.060" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.961 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.961  " "Path #1: Recovery slack is 18.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.005      2.005  F        clock network delay " "    12.005      2.005  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.110      0.105     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    12.110      0.105     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.110      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    12.110      0.000 FF  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.485      0.375 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "    12.485      0.375 FF    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.096      0.611 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    13.096      0.611 FR  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           latch edge time " "    30.000     30.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.083      2.083  F        clock network delay " "    32.083      2.083  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.102      0.019           clock pessimism removed " "    32.102      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.082     -0.020           clock uncertainty " "    32.082     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.057     -0.025     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0 " "    32.057     -0.025     uTsu  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.096 " "Data Arrival Time  :    13.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    32.057 " "Data Required Time :    32.057" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.961  " "Slack              :    18.961 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680018 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680018 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.721 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.721" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680020 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.721  " "Path #1: Removal slack is 0.721 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "From Node    : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "To Node      : N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.943      1.943  F        clock network delay " "    11.943      1.943  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.048      0.105     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6 " "    12.048      0.105     uTco  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.048      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "    12.048      0.000 RR  CELL  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.364      0.316 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "    12.364      0.316 RR    IC  IDRegControl\|\\NBit_DFF:14:dffi\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.944      0.580 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    12.944      0.580 RF  CELL  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.152      2.152  F        clock network delay " "    12.152      2.152  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.133     -0.019           clock pessimism removed " "    12.133     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.133      0.000           clock uncertainty " "    12.133      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.223      0.090      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36 " "    12.223      0.090      uTh  N_Reg:IDRegControl\|neg_dffg:\\NBit_DFF:14:dffi\|altshift_taps:s_Q_rtl_0\|shift_taps_fkm:auto_generated\|altsyncram_3961:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.944 " "Data Arrival Time  :    12.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.223 " "Data Required Time :    12.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.721  " "Slack              :     0.721 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1744845680020 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744845680020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744845680267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744845680268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744845680333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 18:21:20 2025 " "Processing ended: Wed Apr 16 18:21:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744845680333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744845680333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744845680333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744845680333 ""}
