{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752680101285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752680101301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 17:35:01 2025 " "Processing started: Wed Jul 16 17:35:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752680101301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752680101301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752680101301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752680102394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752680102582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752680102582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "score.v " "Can't analyze file -- file score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752680102629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_button_tracker.v " "Can't analyze file -- file ps2_button_tracker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752680102676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752680102738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752680102738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752680103316 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project.v(5) " "Output port \"LEDR\" at Project.v(5) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752680103332 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project.v(6) " "Output port \"HEX0\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752680103332 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project.v(6) " "Output port \"HEX1\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752680103332 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project.v(6) " "Output port \"HEX2\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752680103332 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project.v(6) " "Output port \"HEX3\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752680103332 "|Project"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752680103441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752680103441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_deb_0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_deb_0\"" {  } { { "Project.v" "btn_deb_0" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752680103472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 debounce.v(17) " "Verilog HDL assignment warning at debounce.v(17): truncated value with size 32 to match size of target (29)" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752680103488 "|Project|debounce:btn_deb_0"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"parameter\";  expecting \")\" state_machine.v(2) " "Verilog HDL syntax error at state_machine.v(2) near text \"parameter\";  expecting \")\"" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1752680103660 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" state_machine.v(2) " "Verilog HDL syntax error at state_machine.v(2) near text \";\";  expecting \")\"" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1752680103676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine.v(70) " "Verilog HDL information at state_machine.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1752680103676 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "state_machine state_machine.v(1) " "Ignored design unit \"state_machine\" at state_machine.v(1) due to previous errors" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1752680103676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752680104207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 16 17:35:04 2025 " "Processing ended: Wed Jul 16 17:35:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752680104207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752680104207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752680104207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752680104207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752680105175 ""}
