//Generated with VHDL-Dot

digraph vhdlGraph {

nodesep=1;
ranksep=4;
//Root Entity
zcpsmInputs [ shape=record, label="zcpsm Inputs"];subgraph cluster0 {
label="zcpsm"
}
zcpsmOutputs [ shape=record, label="{zcpsm Outputs|"];}
