\hypertarget{Processing__block2_8cpp}{}\section{src/\+Processing\+\_\+block2.cpp 파일 참조}
\label{Processing__block2_8cpp}\index{src/\+Processing\+\_\+block2.\+cpp@{src/\+Processing\+\_\+block2.\+cpp}}
{\ttfamily \#include \char`\"{}../dependencies/data\+\_\+type\+\_\+files/default\+\_\+data\+\_\+\+D\+C\+P\+S.\+hpp\char`\"{}}\\*
{\ttfamily \#include $<$stdio.\+h$>$}\\*
Processing\+\_\+block2.\+cpp에 대한 include 의존 그래프\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=264pt]{Processing__block2_8cpp__incl}
\end{center}
\end{figure}
\subsection*{클래스}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classInputDataPort__PB}{Input\+Data\+Port\+\_\+\+P\+B$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\begin{DoxyCompactList}\small\item\em Splash l\+Lnguage\+Constructs $>$ Port\+Prototype $>$ Receive\+Interface $>$ Input\+Stream\+Port. \end{DoxyCompactList}\item 
class \hyperlink{classOutputDataPort__PB}{Output\+Data\+Port\+\_\+\+P\+B$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\begin{DoxyCompactList}\small\item\em Splash l\+Lnguage\+Constructs $>$ Port\+Prototype $>$ Receive\+Interface $>$ Output\+Stream\+Port. \end{DoxyCompactList}\item 
class \hyperlink{classEventDataPort__PB}{Event\+Data\+Port\+\_\+\+P\+B$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\item 
class \hyperlink{classProcessingBlock}{Processing\+Block$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\begin{DoxyCompactList}\small\item\em Splash Language\+Constructs $>$ Component\+Type $>$ Atomic\+Component\+Type $>$ Processing\+Block\+Type. \end{DoxyCompactList}\item 
class \hyperlink{classInputDataPort__PB}{Input\+Data\+Port\+\_\+\+P\+B$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\begin{DoxyCompactList}\small\item\em Splash l\+Lnguage\+Constructs $>$ Port\+Prototype $>$ Receive\+Interface $>$ Input\+Stream\+Port. \end{DoxyCompactList}\item 
class \hyperlink{classOutputDataPort__PB}{Output\+Data\+Port\+\_\+\+P\+B$<$ Data\+\_\+0, Data\+\_\+1, Data\+\_\+2, Data\+\_\+3, Data\+\_\+4, Data\+\_\+5, Data\+\_\+6, Data\+\_\+7, Data\+\_\+8, Data\+\_\+9 $>$}
\begin{DoxyCompactList}\small\item\em Splash l\+Lnguage\+Constructs $>$ Port\+Prototype $>$ Receive\+Interface $>$ Output\+Stream\+Port. \end{DoxyCompactList}\end{DoxyCompactItemize}
