<!doctype html>
<html>
<head>
<title>OCM_ISR (OCM) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ocm.html")>OCM Module</a> &gt; OCM_ISR (OCM) Register</p><h1>OCM_ISR (OCM) Register</h1>
<h2>OCM_ISR (OCM) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>OCM_ISR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF960004 (OCM)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
</table>
<p></p>
<h2>OCM_ISR (OCM) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:11</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Status for an address decode error interrupt.</td></tr>
<tr valign=top><td>UE_RMW</td><td class="center">10</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Uncorrectable error occurd during executing sub width write transaction</td></tr>
<tr valign=top><td>FIX_BURST_WR</td><td class="center"> 9</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>FIX Burst Detected on AXI write channel</td></tr>
<tr valign=top><td>FIX_BURST_RD</td><td class="center"> 8</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>FIX Burst Detected on AXI read channel</td></tr>
<tr valign=top><td>ECC_UE</td><td class="center"> 7</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Uncorrecteble ECC ERROR detected, refer UE_FE registers for more information</td></tr>
<tr valign=top><td>ECC_CE</td><td class="center"> 6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Correcteble ECC ERROR detected, refer CE_FE registers for more information</td></tr>
<tr valign=top><td>LOCK_ERR_WR</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>LOCK access on write channle (OCM does not support AXI LOCK transaction)</td></tr>
<tr valign=top><td>LOCK_ERR_RD</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>LOCK access on read channle (OCM does not support AXI LOCK transaction)</td></tr>
<tr valign=top><td>INV_OCM_WR</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Poison assetion on write channel</td></tr>
<tr valign=top><td>INV_OCM_RD</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Poison assetion on read channel</td></tr>
<tr valign=top><td>PWR_DWN</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>sofware access topower down bank</td></tr>
<tr valign=top><td>INV_APB</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>APB (register) access occurs to an unimplemented space</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>