.. shenyang-docs documentation master file, created by
   sphinx-quickstart on Sat Aug 25 21:58:50 2018.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

Welcome to shenyang's documentation!
=========================================


.. toctree::
   :maxdepth: 2
   :caption: Digital Design

   verilog
   eda
   circuit
   foundry



.. toctree::
   :maxdepth: 2
   :caption: Digital Verification

   sverilog
   uvm



.. toctree::
   :maxdepth: 2
   :caption: SoC Validation

   gdb



.. toctree::
   :maxdepth: 2
   :caption: Design Tools

   git
   python
   linux



.. toctree::
   :maxdepth: 2
   :caption: Others

   resource




Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
