#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 13 13:34:58 2020
# Process ID: 5108
# Current directory: C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent924 C:\Users\Abhijeet\git\ABHIJEET_CHECK\synchronous_fifo\synchronous_fifo.xpr
# Log file: C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/vivado.log
# Journal file: C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.xpr
INFO: [Project 1-313] Project file moved from 'E:/xillinx_latest/D_flip_flop/synchronous_fifo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_new2/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 701.211 ; gain = 50.457
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'occupancy' [C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_synchronous_fifo_behav -key {Behavioral:sim_1:Functional:tb_synchronous_fifo} -tclbatch {tb_synchronous_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_synchronous_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 765.234 ; gain = 5.422
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_synchronous_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 765.234 ; gain = 19.586
run all
run: Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 792.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 792.914 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'occupancy' [C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_synchronous_fifo_behav -key {Behavioral:sim_1:Functional:tb_synchronous_fifo} -tclbatch {tb_synchronous_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_synchronous_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_synchronous_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 792.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_synchronous_fifo_behav -key {Behavioral:sim_1:Functional:tb_synchronous_fifo} -tclbatch {tb_synchronous_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_synchronous_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_synchronous_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 792.914 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_synchronous_fifo/inst/occupancy}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_synchronous_fifo/inst/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" Line 60
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 792.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronous_fifo
Compiling module xil_defaultlib.tb_synchronous_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_synchronous_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" Line 60
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 792.914 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_synchronous_fifo/inst/write_permitted}} {{/tb_synchronous_fifo/inst/read_permitted}} {{/tb_synchronous_fifo/inst/write_pointer}} {{/tb_synchronous_fifo/inst/read_pointer}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_synchronous_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_synchronous_fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.sim/sim_1/behav/xsim'
"xelab -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_new2/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f950fce7d5fe4603bc2af0014b79e5a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_synchronous_fifo_behav xil_defaultlib.tb_synchronous_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" Line 60
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 792.914 ; gain = 0.000
