

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 144673, -- Miss = 83448, rate = 0.5768, -- PendHits = 2218, rate = 0.0153-- ResFail = 135249, rate = 0.9349
Error Per = 100 || Flushes = 834 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1387, -- Miss = 281, rate = 0.2026, -- PendHits = 85, rate = 0.0613-- ResFail = 105, rate = 0.0757
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124326, -- Miss = 81407, rate = 0.6548, -- PendHits = 2615, rate = 0.0210-- ResFail = 169223, rate = 1.3611
Error Per = 100 || Flushes = 814 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170, -- Miss = 97, rate = 0.5706, -- PendHits = 4, rate = 0.0235-- ResFail = 109, rate = 0.6412
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122165, -- Miss = 81179, rate = 0.6645, -- PendHits = 2804, rate = 0.0230-- ResFail = 183800, rate = 1.5045
Error Per = 100 || Flushes = 811 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 96, rate = 0.8000, -- PendHits = 0, rate = 0.0000-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 127698, -- Miss = 76127, rate = 0.5961, -- PendHits = 2190, rate = 0.0171-- ResFail = 117450, rate = 0.9197
Error Per = 100 || Flushes = 761 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1372, -- Miss = 273, rate = 0.1990, -- PendHits = 342, rate = 0.2493-- ResFail = 111, rate = 0.0809
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 110149, -- Miss = 73355, rate = 0.6660, -- PendHits = 2417, rate = 0.0219-- ResFail = 153227, rate = 1.3911
Error Per = 100 || Flushes = 733 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183, -- Miss = 104, rate = 0.5683, -- PendHits = 32, rate = 0.1749-- ResFail = 103, rate = 0.5628
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107993, -- Miss = 73186, rate = 0.6777, -- PendHits = 2612, rate = 0.0242-- ResFail = 162431, rate = 1.5041
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 127622, -- Miss = 74917, rate = 0.5870, -- PendHits = 2141, rate = 0.0168-- ResFail = 119551, rate = 0.9368
Error Per = 100 || Flushes = 749 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1483, -- Miss = 279, rate = 0.1881, -- PendHits = 356, rate = 0.2401-- ResFail = 141, rate = 0.0951
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109909, -- Miss = 72849, rate = 0.6628, -- PendHits = 2484, rate = 0.0226-- ResFail = 142732, rate = 1.2986
Error Per = 100 || Flushes = 728 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 102, rate = 0.5965, -- PendHits = 30, rate = 0.1754-- ResFail = 109, rate = 0.6374
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107432, -- Miss = 72588, rate = 0.6757, -- PendHits = 2520, rate = 0.0235-- ResFail = 161408, rate = 1.5024
Error Per = 100 || Flushes = 725 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 141730, -- Miss = 81727, rate = 0.5766, -- PendHits = 2323, rate = 0.0164-- ResFail = 137143, rate = 0.9676
Error Per = 100 || Flushes = 817 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1517, -- Miss = 305, rate = 0.2011, -- PendHits = 382, rate = 0.2518-- ResFail = 170, rate = 0.1121
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122134, -- Miss = 80330, rate = 0.6577, -- PendHits = 2852, rate = 0.0234-- ResFail = 162461, rate = 1.3302
Error Per = 100 || Flushes = 803 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 195, -- Miss = 103, rate = 0.5282, -- PendHits = 39, rate = 0.2000-- ResFail = 103, rate = 0.5282
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118716, -- Miss = 79825, rate = 0.6724, -- PendHits = 2749, rate = 0.0232-- ResFail = 181005, rate = 1.5247
Error Per = 100 || Flushes = 798 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 8, rate = 0.0667-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 128035, -- Miss = 75942, rate = 0.5931, -- PendHits = 2249, rate = 0.0176-- ResFail = 117095, rate = 0.9146
Error Per = 100 || Flushes = 759 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 304, rate = 0.2029, -- PendHits = 337, rate = 0.2250-- ResFail = 146, rate = 0.0975
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111881, -- Miss = 73161, rate = 0.6539, -- PendHits = 2614, rate = 0.0234-- ResFail = 139451, rate = 1.2464
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 194, -- Miss = 105, rate = 0.5412, -- PendHits = 35, rate = 0.1804-- ResFail = 103, rate = 0.5309
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 108905, -- Miss = 72860, rate = 0.6690, -- PendHits = 2514, rate = 0.0231-- ResFail = 157487, rate = 1.4461
Error Per = 100 || Flushes = 728 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 133486, -- Miss = 78305, rate = 0.5866, -- PendHits = 2304, rate = 0.0173-- ResFail = 136847, rate = 1.0252
Error Per = 100 || Flushes = 783 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1536, -- Miss = 303, rate = 0.1973, -- PendHits = 357, rate = 0.2324-- ResFail = 177, rate = 0.1152
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115723, -- Miss = 77041, rate = 0.6657, -- PendHits = 2633, rate = 0.0228-- ResFail = 164914, rate = 1.4251
Error Per = 100 || Flushes = 770 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 168, -- Miss = 103, rate = 0.6131, -- PendHits = 30, rate = 0.1786-- ResFail = 108, rate = 0.6429
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113198, -- Miss = 76368, rate = 0.6746, -- PendHits = 2535, rate = 0.0224-- ResFail = 174429, rate = 1.5409
Error Per = 100 || Flushes = 763 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 133195, -- Miss = 77656, rate = 0.5830, -- PendHits = 2488, rate = 0.0187-- ResFail = 127970, rate = 0.9608
Error Per = 100 || Flushes = 776 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1564, -- Miss = 320, rate = 0.2046, -- PendHits = 310, rate = 0.1982-- ResFail = 131, rate = 0.0838
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115435, -- Miss = 76806, rate = 0.6654, -- PendHits = 2588, rate = 0.0224-- ResFail = 160155, rate = 1.3874
Error Per = 100 || Flushes = 768 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 185, -- Miss = 102, rate = 0.5514, -- PendHits = 36, rate = 0.1946-- ResFail = 108, rate = 0.5838
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113159, -- Miss = 76746, rate = 0.6782, -- PendHits = 2814, rate = 0.0249-- ResFail = 170847, rate = 1.5098
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 129779, -- Miss = 74110, rate = 0.5710, -- PendHits = 2172, rate = 0.0167-- ResFail = 118726, rate = 0.9148
Error Per = 100 || Flushes = 741 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1572, -- Miss = 319, rate = 0.2029, -- PendHits = 357, rate = 0.2271-- ResFail = 170, rate = 0.1081
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111497, -- Miss = 73153, rate = 0.6561, -- PendHits = 2362, rate = 0.0212-- ResFail = 150109, rate = 1.3463
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 167, -- Miss = 102, rate = 0.6108, -- PendHits = 27, rate = 0.1617-- ResFail = 108, rate = 0.6467
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109464, -- Miss = 72940, rate = 0.6663, -- PendHits = 2429, rate = 0.0222-- ResFail = 159829, rate = 1.4601
Error Per = 100 || Flushes = 729 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 138611, -- Miss = 80024, rate = 0.5773, -- PendHits = 2534, rate = 0.0183-- ResFail = 134922, rate = 0.9734
Error Per = 100 || Flushes = 800 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1453, -- Miss = 327, rate = 0.2251, -- PendHits = 357, rate = 0.2457-- ResFail = 108, rate = 0.0743
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119672, -- Miss = 79832, rate = 0.6671, -- PendHits = 2667, rate = 0.0223-- ResFail = 169581, rate = 1.4170
Error Per = 100 || Flushes = 798 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 169, -- Miss = 103, rate = 0.6095, -- PendHits = 31, rate = 0.1834-- ResFail = 103, rate = 0.6095
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117632, -- Miss = 79563, rate = 0.6764, -- PendHits = 2639, rate = 0.0224-- ResFail = 179407, rate = 1.5252
Error Per = 100 || Flushes = 795 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 124030, -- Miss = 71436, rate = 0.5760, -- PendHits = 2206, rate = 0.0178-- ResFail = 122341, rate = 0.9864
Error Per = 100 || Flushes = 714 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 338, rate = 0.2256, -- PendHits = 372, rate = 0.2483-- ResFail = 221, rate = 0.1475
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 107197, -- Miss = 70674, rate = 0.6593, -- PendHits = 2365, rate = 0.0221-- ResFail = 141996, rate = 1.3246
Error Per = 100 || Flushes = 706 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 107, rate = 0.6185, -- PendHits = 27, rate = 0.1561-- ResFail = 103, rate = 0.5954
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 105076, -- Miss = 70304, rate = 0.6691, -- PendHits = 2331, rate = 0.0222-- ResFail = 157218, rate = 1.4962
Error Per = 100 || Flushes = 703 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 138535, -- Miss = 77465, rate = 0.5592, -- PendHits = 2352, rate = 0.0170-- ResFail = 127478, rate = 0.9202
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1559, -- Miss = 344, rate = 0.2207, -- PendHits = 264, rate = 0.1693-- ResFail = 193, rate = 0.1238
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119624, -- Miss = 76569, rate = 0.6401, -- PendHits = 2549, rate = 0.0213-- ResFail = 149796, rate = 1.2522
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178, -- Miss = 101, rate = 0.5674, -- PendHits = 23, rate = 0.1292-- ResFail = 108, rate = 0.6067
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117267, -- Miss = 75856, rate = 0.6469, -- PendHits = 2771, rate = 0.0236-- ResFail = 162047, rate = 1.3819
Error Per = 100 || Flushes = 758 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 140266, -- Miss = 81656, rate = 0.5822, -- PendHits = 2559, rate = 0.0182-- ResFail = 145920, rate = 1.0403
Error Per = 100 || Flushes = 816 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1537, -- Miss = 334, rate = 0.2173, -- PendHits = 365, rate = 0.2375-- ResFail = 187, rate = 0.1217
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122085, -- Miss = 81239, rate = 0.6654, -- PendHits = 2597, rate = 0.0213-- ResFail = 170385, rate = 1.3956
Error Per = 100 || Flushes = 812 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 107, rate = 0.5978, -- PendHits = 29, rate = 0.1620-- ResFail = 109, rate = 0.6089
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119684, -- Miss = 81150, rate = 0.6780, -- PendHits = 2694, rate = 0.0225-- ResFail = 184257, rate = 1.5395
Error Per = 100 || Flushes = 811 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 132811, -- Miss = 75020, rate = 0.5649, -- PendHits = 2200, rate = 0.0166-- ResFail = 126811, rate = 0.9548
Error Per = 100 || Flushes = 750 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1554, -- Miss = 348, rate = 0.2239, -- PendHits = 309, rate = 0.1988-- ResFail = 223, rate = 0.1435
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114661, -- Miss = 74264, rate = 0.6477, -- PendHits = 2407, rate = 0.0210-- ResFail = 151232, rate = 1.3189
Error Per = 100 || Flushes = 742 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 101, rate = 0.5838, -- PendHits = 30, rate = 0.1734-- ResFail = 97, rate = 0.5607
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112264, -- Miss = 74341, rate = 0.6622, -- PendHits = 2605, rate = 0.0232-- ResFail = 161582, rate = 1.4393
Error Per = 100 || Flushes = 743 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 129047, -- Miss = 75077, rate = 0.5818, -- PendHits = 2345, rate = 0.0182-- ResFail = 138514, rate = 1.0734
Error Per = 100 || Flushes = 750 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1534, -- Miss = 355, rate = 0.2314, -- PendHits = 277, rate = 0.1806-- ResFail = 206, rate = 0.1343
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 112454, -- Miss = 74684, rate = 0.6641, -- PendHits = 2417, rate = 0.0215-- ResFail = 155669, rate = 1.3843
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182, -- Miss = 103, rate = 0.5659, -- PendHits = 30, rate = 0.1648-- ResFail = 103, rate = 0.5659
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109674, -- Miss = 74732, rate = 0.6814, -- PendHits = 2512, rate = 0.0229-- ResFail = 167984, rate = 1.5317
Error Per = 100 || Flushes = 747 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 140410, -- Miss = 81573, rate = 0.5810, -- PendHits = 2508, rate = 0.0179-- ResFail = 154400, rate = 1.0996
Error Per = 100 || Flushes = 815 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1504, -- Miss = 344, rate = 0.2287, -- PendHits = 366, rate = 0.2434-- ResFail = 160, rate = 0.1064
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122665, -- Miss = 81519, rate = 0.6646, -- PendHits = 2679, rate = 0.0218-- ResFail = 178548, rate = 1.4556
Error Per = 100 || Flushes = 815 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181, -- Miss = 105, rate = 0.5801, -- PendHits = 36, rate = 0.1989-- ResFail = 105, rate = 0.5801
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119728, -- Miss = 81249, rate = 0.6786, -- PendHits = 2828, rate = 0.0236-- ResFail = 190910, rate = 1.5945
Error Per = 100 || Flushes = 812 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 132775, -- Miss = 75463, rate = 0.5684, -- PendHits = 2385, rate = 0.0180-- ResFail = 130625, rate = 0.9838
Error Per = 100 || Flushes = 754 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 360, rate = 0.2408, -- PendHits = 328, rate = 0.2194-- ResFail = 219, rate = 0.1465
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115172, -- Miss = 74903, rate = 0.6504, -- PendHits = 2473, rate = 0.0215-- ResFail = 150866, rate = 1.3099
Error Per = 100 || Flushes = 749 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 103, rate = 0.5886, -- PendHits = 32, rate = 0.1829-- ResFail = 108, rate = 0.6171
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112524, -- Miss = 74613, rate = 0.6631, -- PendHits = 2499, rate = 0.0222-- ResFail = 160591, rate = 1.4272
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 15, rate = 0.1250-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 138122, -- Miss = 77971, rate = 0.5645, -- PendHits = 2439, rate = 0.0177-- ResFail = 141950, rate = 1.0277
Error Per = 100 || Flushes = 779 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1539, -- Miss = 350, rate = 0.2274, -- PendHits = 314, rate = 0.2040-- ResFail = 212, rate = 0.1378
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119693, -- Miss = 77626, rate = 0.6485, -- PendHits = 2625, rate = 0.0219-- ResFail = 160804, rate = 1.3435
Error Per = 100 || Flushes = 776 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 176, -- Miss = 100, rate = 0.5682, -- PendHits = 32, rate = 0.1818-- ResFail = 103, rate = 0.5852
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117075, -- Miss = 77503, rate = 0.6620, -- PendHits = 2642, rate = 0.0226-- ResFail = 169870, rate = 1.4510
Error Per = 100 || Flushes = 775 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 133458, -- Miss = 75248, rate = 0.5638, -- PendHits = 2448, rate = 0.0183-- ResFail = 137346, rate = 1.0291
Error Per = 100 || Flushes = 752 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1593, -- Miss = 349, rate = 0.2191, -- PendHits = 262, rate = 0.1645-- ResFail = 167, rate = 0.1048
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114723, -- Miss = 75468, rate = 0.6578, -- PendHits = 2392, rate = 0.0209-- ResFail = 156561, rate = 1.3647
Error Per = 100 || Flushes = 754 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 193, -- Miss = 108, rate = 0.5596, -- PendHits = 32, rate = 0.1658-- ResFail = 103, rate = 0.5337
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112320, -- Miss = 75251, rate = 0.6700, -- PendHits = 2558, rate = 0.0228-- ResFail = 169071, rate = 1.5053
Error Per = 100 || Flushes = 752 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 143733, -- Miss = 83340, rate = 0.5798, -- PendHits = 2541, rate = 0.0177-- ResFail = 162414, rate = 1.1300
Error Per = 100 || Flushes = 833 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1497, -- Miss = 350, rate = 0.2338, -- PendHits = 337, rate = 0.2251-- ResFail = 197, rate = 0.1316
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 125317, -- Miss = 83533, rate = 0.6666, -- PendHits = 2724, rate = 0.0217-- ResFail = 177686, rate = 1.4179
Error Per = 100 || Flushes = 835 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 184, -- Miss = 104, rate = 0.5652, -- PendHits = 34, rate = 0.1848-- ResFail = 105, rate = 0.5707
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122512, -- Miss = 83769, rate = 0.6838, -- PendHits = 3072, rate = 0.0251-- ResFail = 194290, rate = 1.5859
Error Per = 100 || Flushes = 837 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 139281, -- Miss = 79750, rate = 0.5726, -- PendHits = 2466, rate = 0.0177-- ResFail = 150992, rate = 1.0841
Error Per = 100 || Flushes = 797 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1512, -- Miss = 354, rate = 0.2341, -- PendHits = 300, rate = 0.1984-- ResFail = 241, rate = 0.1594
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121167, -- Miss = 79718, rate = 0.6579, -- PendHits = 2570, rate = 0.0212-- ResFail = 168049, rate = 1.3869
Error Per = 100 || Flushes = 797 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 104, rate = 0.5810, -- PendHits = 33, rate = 0.1844-- ResFail = 108, rate = 0.6034
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117994, -- Miss = 79248, rate = 0.6716, -- PendHits = 2510, rate = 0.0213-- ResFail = 181005, rate = 1.5340
Error Per = 100 || Flushes = 792 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 133674, -- Miss = 76552, rate = 0.5727, -- PendHits = 2379, rate = 0.0178-- ResFail = 139101, rate = 1.0406
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1606, -- Miss = 386, rate = 0.2403, -- PendHits = 288, rate = 0.1793-- ResFail = 195, rate = 0.1214
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 116614, -- Miss = 76254, rate = 0.6539, -- PendHits = 2592, rate = 0.0222-- ResFail = 156828, rate = 1.3448
Error Per = 100 || Flushes = 762 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 164, -- Miss = 105, rate = 0.6402, -- PendHits = 23, rate = 0.1402-- ResFail = 103, rate = 0.6280
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114048, -- Miss = 76757, rate = 0.6730, -- PendHits = 2565, rate = 0.0225-- ResFail = 174753, rate = 1.5323
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 128936, -- Miss = 74420, rate = 0.5772, -- PendHits = 2464, rate = 0.0191-- ResFail = 142342, rate = 1.1040
Error Per = 100 || Flushes = 744 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1543, -- Miss = 357, rate = 0.2314, -- PendHits = 319, rate = 0.2067-- ResFail = 205, rate = 0.1329
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113192, -- Miss = 74681, rate = 0.6598, -- PendHits = 2678, rate = 0.0237-- ResFail = 156468, rate = 1.3823
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191, -- Miss = 106, rate = 0.5550, -- PendHits = 34, rate = 0.1780-- ResFail = 109, rate = 0.5707
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 110486, -- Miss = 74618, rate = 0.6754, -- PendHits = 2735, rate = 0.0248-- ResFail = 170836, rate = 1.5462
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 135793, -- Miss = 77107, rate = 0.5678, -- PendHits = 2352, rate = 0.0173-- ResFail = 142375, rate = 1.0485
Error Per = 100 || Flushes = 771 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1566, -- Miss = 359, rate = 0.2292, -- PendHits = 288, rate = 0.1839-- ResFail = 205, rate = 0.1309
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117750, -- Miss = 77457, rate = 0.6578, -- PendHits = 2532, rate = 0.0215-- ResFail = 153799, rate = 1.3061
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180, -- Miss = 105, rate = 0.5833, -- PendHits = 29, rate = 0.1611-- ResFail = 103, rate = 0.5722
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 115261, -- Miss = 77300, rate = 0.6707, -- PendHits = 2685, rate = 0.0233-- ResFail = 170361, rate = 1.4780
Error Per = 100 || Flushes = 773 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 125459, -- Miss = 71861, rate = 0.5728, -- PendHits = 2356, rate = 0.0188-- ResFail = 140300, rate = 1.1183
Error Per = 100 || Flushes = 718 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1530, -- Miss = 364, rate = 0.2379, -- PendHits = 335, rate = 0.2190-- ResFail = 154, rate = 0.1007
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109860, -- Miss = 71739, rate = 0.6530, -- PendHits = 2433, rate = 0.0221-- ResFail = 154530, rate = 1.4066
Error Per = 100 || Flushes = 717 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186, -- Miss = 105, rate = 0.5645, -- PendHits = 32, rate = 0.1720-- ResFail = 105, rate = 0.5645
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107266, -- Miss = 71947, rate = 0.6707, -- PendHits = 2745, rate = 0.0256-- ResFail = 165848, rate = 1.5461
Error Per = 100 || Flushes = 719 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 131037, -- Miss = 73487, rate = 0.5608, -- PendHits = 2343, rate = 0.0179-- ResFail = 134045, rate = 1.0230
Error Per = 100 || Flushes = 734 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1578, -- Miss = 374, rate = 0.2370, -- PendHits = 298, rate = 0.1888-- ResFail = 197, rate = 0.1248
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113431, -- Miss = 73612, rate = 0.6490, -- PendHits = 2585, rate = 0.0228-- ResFail = 153235, rate = 1.3509
Error Per = 100 || Flushes = 736 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 103, rate = 0.6023, -- PendHits = 29, rate = 0.1696-- ResFail = 93, rate = 0.5439
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 111309, -- Miss = 73282, rate = 0.6584, -- PendHits = 2499, rate = 0.0225-- ResFail = 160798, rate = 1.4446
Error Per = 100 || Flushes = 732 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 135210, -- Miss = 76304, rate = 0.5643, -- PendHits = 2414, rate = 0.0179-- ResFail = 135988, rate = 1.0058
Error Per = 100 || Flushes = 763 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1598, -- Miss = 374, rate = 0.2340, -- PendHits = 295, rate = 0.1846-- ResFail = 203, rate = 0.1270
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117463, -- Miss = 76523, rate = 0.6515, -- PendHits = 2546, rate = 0.0217-- ResFail = 147982, rate = 1.2598
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 174, -- Miss = 106, rate = 0.6092, -- PendHits = 31, rate = 0.1782-- ResFail = 108, rate = 0.6207
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114804, -- Miss = 76745, rate = 0.6685, -- PendHits = 2604, rate = 0.0227-- ResFail = 166195, rate = 1.4476
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 140649, -- Miss = 78497, rate = 0.5581, -- PendHits = 2587, rate = 0.0184-- ResFail = 147493, rate = 1.0487
Error Per = 100 || Flushes = 784 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 357, rate = 0.2388, -- PendHits = 367, rate = 0.2455-- ResFail = 158, rate = 0.1057
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124687, -- Miss = 78447, rate = 0.6292, -- PendHits = 2611, rate = 0.0209-- ResFail = 159618, rate = 1.2801
Error Per = 100 || Flushes = 784 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 104, rate = 0.6082, -- PendHits = 29, rate = 0.1696-- ResFail = 105, rate = 0.6140
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118764, -- Miss = 78602, rate = 0.6618, -- PendHits = 2715, rate = 0.0229-- ResFail = 173896, rate = 1.4642
Error Per = 100 || Flushes = 786 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 143576, -- Miss = 78702, rate = 0.5482, -- PendHits = 2405, rate = 0.0168-- ResFail = 150062, rate = 1.0452
Error Per = 100 || Flushes = 787 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1588, -- Miss = 364, rate = 0.2292, -- PendHits = 318, rate = 0.2003-- ResFail = 208, rate = 0.1310
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122616, -- Miss = 78876, rate = 0.6433, -- PendHits = 2437, rate = 0.0199-- ResFail = 158831, rate = 1.2954
Error Per = 100 || Flushes = 788 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 104, rate = 0.5943, -- PendHits = 30, rate = 0.1714-- ResFail = 105, rate = 0.6000
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 120070, -- Miss = 78760, rate = 0.6560, -- PendHits = 2636, rate = 0.0220-- ResFail = 170799, rate = 1.4225
Error Per = 100 || Flushes = 787 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 9, rate = 0.0750-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 142634, -- Miss = 77443, rate = 0.5429, -- PendHits = 2427, rate = 0.0170-- ResFail = 138889, rate = 0.9737
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1589, -- Miss = 375, rate = 0.2360, -- PendHits = 270, rate = 0.1699-- ResFail = 206, rate = 0.1296
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121935, -- Miss = 77761, rate = 0.6377, -- PendHits = 2523, rate = 0.0207-- ResFail = 158102, rate = 1.2966
Error Per = 100 || Flushes = 777 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 172, -- Miss = 102, rate = 0.5930, -- PendHits = 30, rate = 0.1744-- ResFail = 109, rate = 0.6337
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119243, -- Miss = 77714, rate = 0.6517, -- PendHits = 2522, rate = 0.0212-- ResFail = 160523, rate = 1.3462
Error Per = 100 || Flushes = 777 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 108881, -- Miss = 60448, rate = 0.5552, -- PendHits = 1972, rate = 0.0181-- ResFail = 86641, rate = 0.7957
Error Per = 100 || Flushes = 604 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1340, -- Miss = 323, rate = 0.2410, -- PendHits = 328, rate = 0.2448-- ResFail = 169, rate = 0.1261
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 95984, -- Miss = 60315, rate = 0.6284, -- PendHits = 1924, rate = 0.0200-- ResFail = 92540, rate = 0.9641
Error Per = 100 || Flushes = 603 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 143, -- Miss = 84, rate = 0.5874, -- PendHits = 25, rate = 0.1748-- ResFail = 84, rate = 0.5874
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 93701, -- Miss = 60678, rate = 0.6476, -- PendHits = 2244, rate = 0.0239-- ResFail = 115060, rate = 1.2279
Error Per = 100 || Flushes = 606 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 99, -- Miss = 80, rate = 0.8081, -- PendHits = 19, rate = 0.1919-- ResFail = 84, rate = 0.8485
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a13/cc_base_L1D_100__socFBBerkeley13
Extracting specific PTX file named cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x555860e2c04a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x555860e2becf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e32c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e308..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2becf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1249566
gpu_sim_insn = 24734781
gpu_ipc =      19.7947
gpu_tot_sim_cycle = 1249566
gpu_tot_sim_insn = 24734781
gpu_tot_ipc =      19.7947
gpu_tot_issued_cta = 90
gpu_occupancy = 40.0457% 
gpu_tot_occupancy = 40.0457% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5322
partiton_level_parallism_total  =       1.5322
partiton_level_parallism_util =      10.0221
partiton_level_parallism_util_total  =      10.0221
L2_BW  =      66.9274 GB/Sec
L2_BW_total  =      66.9274 GB/Sec
gpu_total_sim_rate=7296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131836, Miss = 70592, Miss_rate = 0.535, Pending_hits = 1316, Reservation_fails = 92673
	L1D_cache_core[1]: Access = 115395, Miss = 63965, Miss_rate = 0.554, Pending_hits = 1348, Reservation_fails = 81364
	L1D_cache_core[2]: Access = 117155, Miss = 64530, Miss_rate = 0.551, Pending_hits = 1348, Reservation_fails = 84545
	L1D_cache_core[3]: Access = 127600, Miss = 67816, Miss_rate = 0.531, Pending_hits = 1341, Reservation_fails = 92446
	L1D_cache_core[4]: Access = 113476, Miss = 62909, Miss_rate = 0.554, Pending_hits = 1186, Reservation_fails = 78627
	L1D_cache_core[5]: Access = 119929, Miss = 65226, Miss_rate = 0.544, Pending_hits = 1359, Reservation_fails = 94864
	L1D_cache_core[6]: Access = 119559, Miss = 65879, Miss_rate = 0.551, Pending_hits = 1452, Reservation_fails = 87679
	L1D_cache_core[7]: Access = 118370, Miss = 63439, Miss_rate = 0.536, Pending_hits = 1381, Reservation_fails = 87331
	L1D_cache_core[8]: Access = 123822, Miss = 66851, Miss_rate = 0.540, Pending_hits = 1475, Reservation_fails = 91805
	L1D_cache_core[9]: Access = 109742, Miss = 58607, Miss_rate = 0.534, Pending_hits = 1242, Reservation_fails = 84425
	L1D_cache_core[10]: Access = 122069, Miss = 62045, Miss_rate = 0.508, Pending_hits = 1308, Reservation_fails = 86834
	L1D_cache_core[11]: Access = 124868, Miss = 67805, Miss_rate = 0.543, Pending_hits = 1491, Reservation_fails = 101682
	L1D_cache_core[12]: Access = 117917, Miss = 61223, Miss_rate = 0.519, Pending_hits = 1295, Reservation_fails = 91034
	L1D_cache_core[13]: Access = 114782, Miss = 62974, Miss_rate = 0.549, Pending_hits = 1418, Reservation_fails = 95966
	L1D_cache_core[14]: Access = 125506, Miss = 68444, Miss_rate = 0.545, Pending_hits = 1503, Reservation_fails = 105587
	L1D_cache_core[15]: Access = 118849, Miss = 61841, Miss_rate = 0.520, Pending_hits = 1328, Reservation_fails = 90551
	L1D_cache_core[16]: Access = 123503, Miss = 64815, Miss_rate = 0.525, Pending_hits = 1477, Reservation_fails = 103731
	L1D_cache_core[17]: Access = 119753, Miss = 62076, Miss_rate = 0.518, Pending_hits = 1408, Reservation_fails = 97868
	L1D_cache_core[18]: Access = 125710, Miss = 66678, Miss_rate = 0.530, Pending_hits = 1442, Reservation_fails = 105945
	L1D_cache_core[19]: Access = 124352, Miss = 65391, Miss_rate = 0.526, Pending_hits = 1423, Reservation_fails = 106982
	L1D_cache_core[20]: Access = 119380, Miss = 63112, Miss_rate = 0.529, Pending_hits = 1447, Reservation_fails = 99066
	L1D_cache_core[21]: Access = 113953, Miss = 60812, Miss_rate = 0.534, Pending_hits = 1373, Reservation_fails = 98603
	L1D_cache_core[22]: Access = 120102, Miss = 63296, Miss_rate = 0.527, Pending_hits = 1374, Reservation_fails = 94070
	L1D_cache_core[23]: Access = 111150, Miss = 58975, Miss_rate = 0.531, Pending_hits = 1329, Reservation_fails = 98548
	L1D_cache_core[24]: Access = 120985, Miss = 63518, Miss_rate = 0.525, Pending_hits = 1625, Reservation_fails = 103434
	L1D_cache_core[25]: Access = 117373, Miss = 59891, Miss_rate = 0.510, Pending_hits = 1211, Reservation_fails = 91127
	L1D_cache_core[26]: Access = 127791, Miss = 66330, Miss_rate = 0.519, Pending_hits = 1455, Reservation_fails = 110535
	L1D_cache_core[27]: Access = 130405, Miss = 63587, Miss_rate = 0.488, Pending_hits = 1468, Reservation_fails = 111387
	L1D_cache_core[28]: Access = 127994, Miss = 62146, Miss_rate = 0.486, Pending_hits = 1460, Reservation_fails = 96609
	L1D_cache_core[29]: Access = 96904, Miss = 49494, Miss_rate = 0.511, Pending_hits = 1182, Reservation_fails = 55781
	L1D_total_cache_accesses = 3600230
	L1D_total_cache_misses = 1904267
	L1D_total_cache_miss_rate = 0.5289
	L1D_total_cache_pending_hits = 41465
	L1D_total_cache_reservation_fails = 2821099
	L1D_cache_data_port_util = 0.153
	L1D_cache_fill_port_util = 0.176
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1644155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1580785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2820792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 323438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 41465
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3589843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 266073
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2554719
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 307
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4328, 7318, 4084, 5856, 2360, 5256, 10970, 1914, 5142, 4364, 9158, 4486, 5686, 3526, 7182, 5864, 7782, 2982, 18034, 4606, 5924, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110520192
gpgpu_n_tot_w_icount = 3453756
gpgpu_n_stall_shd_mem = 1595582
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1904223
gpgpu_n_mem_write_global = 10387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5171159
gpgpu_n_store_insn = 46630
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1509896
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85686
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51364	W0_Idle:11238223	W0_Scoreboard:28456029	W1:1057916	W2:382356	W3:248864	W4:184874	W5:148517	W6:116312	W7:106224	W8:98192	W9:85293	W10:74506	W11:70680	W12:61125	W13:63169	W14:59414	W15:49743	W16:52143	W17:49438	W18:45090	W19:41622	W20:43372	W21:43111	W22:42951	W23:40225	W24:39872	W25:37178	W26:37014	W27:37018	W28:34982	W29:29205	W30:25783	W31:17152	W32:30415
single_issue_nums: WS0:905589	WS1:848721	WS2:859069	WS3:840377	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15233784 {8:1904223,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 415480 {40:10387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76168920 {40:1904223,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83096 {8:10387,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 425 
avg_icnt2mem_latency = 201 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:185649 	2922 	5746 	11915 	13421 	7130 	4670 	5480 	3001 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	356836 	1117965 	429025 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	487246 	152309 	530349 	733024 	11609 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1021004 	601285 	251081 	39399 	1737 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	315 	880 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         7         5         4         4         5 
dram[1]:        64        64        62        64        52        56        48        49         5         5         6         5         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         4         5         5         5         4         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         4         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         8         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         5         6 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         7         5         5         8         7 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         9        10 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         5         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         7         7         8         5         6         7 
dram[10]:        64        64        58        64        64        64        44        44         7         8         8         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         8         8         5         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     17637     15663     55207     55003     86138     97267     51152     46909    153837    148309     43763     49506     60821     26164 
dram[1]:    113383    116651     13781     13355     54599     90365     99017    104644     47033     42296    147015    145213     44634     39355     24034     24340 
dram[2]:    159666    162096     35057     30524     91102     90557    103346    101465     14668     25184    143736    117607     34280     53511    104447    109380 
dram[3]:    184553    184014     26586     53473     88672     86388    102010    102270     34265     36096    126319    125709     54708     63539    112155    115078 
dram[4]:    171251    171363     49066     45338     84932     83687    105923    109780     39746     13317    119368    119369     66785    128741    116461    116303 
dram[5]:    183151    183202     43749     42397     82027    141640    126580    128611     15596     15132    119370    119369    127277    147326    122293    123916 
dram[6]:    186717    188766     66930     60973    141639     14421    129626    131859     15026     20325    119369    119369    156297    153856    124728     52333 
dram[7]:    186511    186088     55787     51461     20498     18543    130236    133078     26432     27865    119369    119370    154998    166552     54346     53433 
dram[8]:     39301    117592     46769     56834     20077     21815    135920    138559     30518     28822    119369    119369    204642    205246     26132     21572 
dram[9]:    115575    112810    115555    112403     27800     39959    234744     52413     32403     35902    119369    119369    202968    172285     36717     39839 
dram[10]:     88192     88205     21451     23156     52105     57673     71489     75886     34353     28275    114153     65524    175533    176953     40219     42528 
dram[11]:    102989    105839     22204     22002     56223     55613     79428     81783     45090     78931    158946    160135     49349     45822     41363     46563 
average row accesses per activate:
dram[0]:  1.176471  1.160819  1.176023  1.185771  1.198459  1.194280  1.129680  1.133903  1.101243  1.120983  1.146503  1.124514  1.123810  1.129123  1.096993  1.093023 
dram[1]:  1.170932  1.164420  1.166186  1.181818  1.179119  1.175834  1.166370  1.176630  1.124666  1.106897  1.131322  1.136090  1.144022  1.124444  1.117967  1.119962 
dram[2]:  1.138175  1.141811  1.183556  1.192966  1.189623  1.210166  1.170273  1.178771  1.095361  1.106989  1.118421  1.118868  1.101185  1.114260  1.134525  1.124882 
dram[3]:  1.154062  1.191288  1.209742  1.182247  1.182775  1.202068  1.160714  1.161320  1.087189  1.093695  1.106520  1.108252  1.107607  1.139686  1.119491  1.115955 
dram[4]:  1.198752  1.181643  1.168685  1.174440  1.170962  1.193192  1.151489  1.180943  1.097890  1.083547  1.126489  1.141049  1.148371  1.122776  1.103952  1.101786 
dram[5]:  1.160662  1.178109  1.168628  1.202467  1.192748  1.179310  1.156920  1.177326  1.110603  1.113761  1.128277  1.122411  1.132623  1.114801  1.110790  1.127596 
dram[6]:  1.145902  1.165961  1.190204  1.180605  1.172017  1.166808  1.173653  1.158854  1.132540  1.114014  1.120870  1.141739  1.147249  1.116398  1.139966  1.144725 
dram[7]:  1.175071  1.197257  1.180222  1.180830  1.178947  1.167825  1.163362  1.166667  1.101370  1.095865  1.148496  1.145113  1.113615  1.108213  1.118321  1.135214 
dram[8]:  1.159262  1.167577  1.178571  1.173669  1.177570  1.179464  1.181185  1.158716  1.120777  1.138914  1.139830  1.127494  1.119863  1.085143  1.131222  1.111008 
dram[9]:  1.189189  1.175918  1.184438  1.158120  1.185220  1.206747  1.146559  1.151388  1.125573  1.131707  1.145756  1.139262  1.101093  1.113500  1.130713  1.123595 
dram[10]:  1.159447  1.167760  1.158984  1.162769  1.170932  1.184898  1.155617  1.160037  1.130942  1.113553  1.148148  1.126151  1.086207  1.106244  1.134652  1.111742 
dram[11]:  1.157993  1.179437  1.145558  1.165020  1.198413  1.182006  1.145307  1.135765  1.128913  1.108675  1.099010  1.129630  1.124183  1.154085  1.135577  1.135438 
average row locality = 240033/209388 = 1.146355
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1240      1190      1236      1200      1244      1211      1237      1194      1240      1186      1213      1156      1179      1196      1131      1128 
dram[1]:      1279      1294      1214      1248      1231      1304      1311      1299      1263      1284      1275      1319      1262      1263      1230      1195 
dram[2]:      1283      1246      1238      1255      1261      1238      1244      1266      1275      1283      1275      1186      1207      1217      1205      1188 
dram[3]:      1233      1256      1217      1252      1236      1279      1235      1267      1222      1249      1205      1249      1193      1231      1142      1202 
dram[4]:      1342      1221      1351      1259      1363      1297      1315      1227      1301      1271      1229      1262      1337      1261      1283      1234 
dram[5]:      1192      1184      1192      1170      1250      1197      1187      1215      1215      1214      1205      1192      1169      1175      1153      1140 
dram[6]:      1397      1374      1458      1327      1424      1378      1372      1335      1427      1407      1391      1313      1417      1314      1350      1310 
dram[7]:      1235      1135      1277      1195      1232      1176      1232      1218      1206      1166      1222      1160      1183      1143      1169      1166 
dram[8]:      1380      1282      1320      1257      1260      1275      1356      1263      1327      1279      1345      1300      1307      1247      1249      1200 
dram[9]:      1276      1372      1233      1355      1267      1395      1283      1369      1228      1392      1242      1358      1208      1293      1233      1297 
dram[10]:      1257      1245      1232      1243      1281      1224      1255      1254      1261      1216      1302      1223      1257      1185      1204      1171 
dram[11]:      1244      1216      1212      1179      1208      1143      1269      1121      1226      1163      1221      1159      1201      1115      1180      1115 
total dram reads = 239929
bank skew: 1458/1115 = 1.31
chip skew: 21994/18972 = 1.16
number of total write accesses:
dram[0]:         0         4         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         6         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[4]:        12         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0 
dram[6]:         4         7         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11        12        11         4 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[9]:         0        18         0         0         0         0         0         0         0         0         0         0         4         8        12         9 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         9         8         4        12 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        10         4         4         0 
total dram writes = 382
min_bank_accesses = 0!
chip skew: 51/4 = 12.75
average mf latency per bank:
dram[0]:       3526      3572      2079      2259      2059      2170      2230      2235      2158      2411      2308      2452      5353      5276      8229      8226
dram[1]:       3528      3290      2306      2275      2228      2074      1989      2082      2334      2263      2274      2123      5304      5110      7317      7393
dram[2]:       3238      3564      2225      2164      2172      2201      2259      2142      2234      2004      2184      2375      5499      5290      7428      7705
dram[3]:       3522      3520      2282      2335      2140      2038      2281      2245      2223      2271      2264      2231      5253      5467      8254      7891
dram[4]:       3378      3552      2226      2320      1990      1997      2119      2271      2127      2173      2298      2301      4779      5157      7290      7795
dram[5]:       4327      3496      2251      2285      2105      2279      2307      2109      2319      2296      2286      2268      5671      5576      8077      8032
dram[6]:       2749      2860      1979      2084      1997      2163      1839      2018      2055      2145      2025      2261      4726      5152      6852      7172
dram[7]:       3443      3679      2157      2145      2325      2289      2205      2130      2491      2374      2392      2314      5468      5641      7696      7624
dram[8]:       2959      3275      1973      2192      2177      2195      2069      2379      1989      2307      2125      2237      5219      5342      7643      7723
dram[9]:       3286      3032      2215      1889      2193      2025      2205      2007      2451      2196      2276      2189      5548      5324      7023      6783
dram[10]:       3264      3437      2029      1973      2118      2128      2112      2089      2382      2447      2302      2363      5504      5430      7382      7524
dram[11]:       3206      3305      2041      2154      2279      2291      2200      2391      2491      2443      2363      2316      5547      5816      7632      8113
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3153426 n_act=16797 n_pre=16781 n_ref_event=4572360550251980812 n_req=19185 n_rd=19181 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02396
n_activity=484214 dram_eff=0.1586
bk0: 1240a 3136921i bk1: 1190a 3137759i bk2: 1236a 3137991i bk3: 1200a 3138767i bk4: 1244a 3136559i bk5: 1211a 3139469i bk6: 1237a 3133407i bk7: 1194a 3136988i bk8: 1240a 3132778i bk9: 1186a 3137072i bk10: 1213a 3137914i bk11: 1156a 3138470i bk12: 1179a 3137947i bk13: 1196a 3137183i bk14: 1131a 3139759i bk15: 1128a 3138941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124993
Row_Buffer_Locality_read = 0.124967
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.642317
Bank_Level_Parallism_Col = 1.681412
Bank_Level_Parallism_Ready = 1.084160
write_to_read_ratio_blp_rw_average = 0.000387
GrpLevelPara = 1.334139 

BW Util details:
bwutil = 0.023963 
total_CMD = 3204471 
util_bw = 76788 
Wasted_Col = 244479 
Wasted_Row = 94893 
Idle = 2788311 

BW Util Bottlenecks: 
RCDc_limit = 332596 
RCDWRc_limit = 29 
WTRc_limit = 243 
RTWc_limit = 109 
CCDLc_limit = 8758 
rwq = 0 
CCDLc_limit_alone = 8748 
WTRc_limit_alone = 239 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 3204471 
n_nop = 3153426 
Read = 19181 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16797 
n_pre = 16781 
n_ref = 4572360550251980812 
n_req = 19185 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 33578 
issued_total_col = 19197 
Row_Bus_Util =  0.010478 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015929 
Issued_on_Two_Bus_Simul_Util = 0.000540 
issued_two_Eff = 0.033892 
queue_avg = 0.205280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3151082 n_act=17667 n_pre=17651 n_ref_event=0 n_req=20280 n_rd=20271 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02534
n_activity=484565 dram_eff=0.1676
bk0: 1279a 3134498i bk1: 1294a 3133203i bk2: 1214a 3135769i bk3: 1248a 3133591i bk4: 1231a 3135346i bk5: 1304a 3132122i bk6: 1311a 3129664i bk7: 1299a 3131218i bk8: 1263a 3131113i bk9: 1284a 3127646i bk10: 1275a 3130699i bk11: 1319a 3127548i bk12: 1262a 3131873i bk13: 1263a 3130975i bk14: 1230a 3132378i bk15: 1195a 3135223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129487
Row_Buffer_Locality_read = 0.129446
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 2.843683
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.078326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025343 
total_CMD = 3204471 
util_bw = 81212 
Wasted_Col = 245541 
Wasted_Row = 90626 
Idle = 2787092 

BW Util Bottlenecks: 
RCDc_limit = 342117 
RCDWRc_limit = 80 
WTRc_limit = 570 
RTWc_limit = 240 
CCDLc_limit = 10245 
rwq = 0 
CCDLc_limit_alone = 10205 
WTRc_limit_alone = 536 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 3204471 
n_nop = 3151082 
Read = 20271 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17667 
n_pre = 17651 
n_ref = 0 
n_req = 20280 
total_req = 20303 

Dual Bus Interface Util: 
issued_total_row = 35318 
issued_total_col = 20303 
Row_Bus_Util =  0.011021 
CoL_Bus_Util = 0.006336 
Either_Row_CoL_Bus_Util = 0.016661 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.041806 
queue_avg = 0.215897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3151730 n_act=17386 n_pre=17370 n_ref_event=0 n_req=19876 n_rd=19867 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.02484
n_activity=480283 dram_eff=0.1657
bk0: 1283a 3130692i bk1: 1246a 3133125i bk2: 1238a 3135812i bk3: 1255a 3135862i bk4: 1261a 3135524i bk5: 1238a 3138596i bk6: 1244a 3134153i bk7: 1266a 3135036i bk8: 1275a 3129602i bk9: 1283a 3129900i bk10: 1275a 3130523i bk11: 1186a 3135329i bk12: 1207a 3132616i bk13: 1217a 3134752i bk14: 1205a 3136539i bk15: 1188a 3136325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125880
Row_Buffer_Locality_read = 0.125937
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.796589
Bank_Level_Parallism_Col = 1.458572
Bank_Level_Parallism_Ready = 1.072270
write_to_read_ratio_blp_rw_average = 0.001378
GrpLevelPara = 1.361641 

BW Util details:
bwutil = 0.024842 
total_CMD = 3204471 
util_bw = 79604 
Wasted_Col = 244201 
Wasted_Row = 88987 
Idle = 2791679 

BW Util Bottlenecks: 
RCDc_limit = 338948 
RCDWRc_limit = 86 
WTRc_limit = 561 
RTWc_limit = 506 
CCDLc_limit = 9505 
rwq = 0 
CCDLc_limit_alone = 9454 
WTRc_limit_alone = 530 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 3204471 
n_nop = 3151730 
Read = 19867 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 17386 
n_pre = 17370 
n_ref = 0 
n_req = 19876 
total_req = 19901 

Dual Bus Interface Util: 
issued_total_row = 34756 
issued_total_col = 19901 
Row_Bus_Util =  0.010846 
CoL_Bus_Util = 0.006210 
Either_Row_CoL_Bus_Util = 0.016459 
Issued_on_Two_Bus_Simul_Util = 0.000598 
issued_two_Eff = 0.036328 
queue_avg = 0.204692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3152474 n_act=17208 n_pre=17192 n_ref_event=0 n_req=19677 n_rd=19668 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02459
n_activity=483856 dram_eff=0.1629
bk0: 1233a 3136444i bk1: 1256a 3134234i bk2: 1217a 3138254i bk3: 1252a 3134333i bk4: 1236a 3136801i bk5: 1279a 3134611i bk6: 1235a 3135172i bk7: 1267a 3131925i bk8: 1222a 3131811i bk9: 1249a 3130968i bk10: 1205a 3134093i bk11: 1249a 3131423i bk12: 1193a 3135677i bk13: 1231a 3133783i bk14: 1142a 3138326i bk15: 1202a 3133902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126086
Row_Buffer_Locality_read = 0.126093
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.765188
Bank_Level_Parallism_Col = 1.458956
Bank_Level_Parallism_Ready = 1.099307
write_to_read_ratio_blp_rw_average = 0.000815
GrpLevelPara = 1.353850 

BW Util details:
bwutil = 0.024594 
total_CMD = 3204471 
util_bw = 78812 
Wasted_Col = 244035 
Wasted_Row = 91984 
Idle = 2789640 

BW Util Bottlenecks: 
RCDc_limit = 336648 
RCDWRc_limit = 71 
WTRc_limit = 634 
RTWc_limit = 267 
CCDLc_limit = 9657 
rwq = 0 
CCDLc_limit_alone = 9620 
WTRc_limit_alone = 603 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 3204471 
n_nop = 3152474 
Read = 19668 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17208 
n_pre = 17192 
n_ref = 0 
n_req = 19677 
total_req = 19703 

Dual Bus Interface Util: 
issued_total_row = 34400 
issued_total_col = 19703 
Row_Bus_Util =  0.010735 
CoL_Bus_Util = 0.006149 
Either_Row_CoL_Bus_Util = 0.016226 
Issued_on_Two_Bus_Simul_Util = 0.000657 
issued_two_Eff = 0.040502 
queue_avg = 0.218163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3150292 n_act=17957 n_pre=17941 n_ref_event=0 n_req=20563 n_rd=20553 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.0257
n_activity=482553 dram_eff=0.1707
bk0: 1342a 3129513i bk1: 1221a 3137316i bk2: 1351a 3126631i bk3: 1259a 3134487i bk4: 1363a 3127755i bk5: 1297a 3133439i bk6: 1315a 3128918i bk7: 1227a 3135425i bk8: 1301a 3127953i bk9: 1271a 3129349i bk10: 1229a 3133993i bk11: 1262a 3133224i bk12: 1337a 3127922i bk13: 1261a 3131501i bk14: 1283a 3128263i bk15: 1234a 3130851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127267
Row_Buffer_Locality_read = 0.127329
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.904297
Bank_Level_Parallism_Col = 1.485045
Bank_Level_Parallism_Ready = 1.084432
write_to_read_ratio_blp_rw_average = 0.000899
GrpLevelPara = 1.383204 

BW Util details:
bwutil = 0.025704 
total_CMD = 3204471 
util_bw = 82368 
Wasted_Col = 245978 
Wasted_Row = 85957 
Idle = 2790168 

BW Util Bottlenecks: 
RCDc_limit = 346187 
RCDWRc_limit = 105 
WTRc_limit = 677 
RTWc_limit = 239 
CCDLc_limit = 10384 
rwq = 0 
CCDLc_limit_alone = 10342 
WTRc_limit_alone = 641 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 3204471 
n_nop = 3150292 
Read = 20553 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 17957 
n_pre = 17941 
n_ref = 0 
n_req = 20563 
total_req = 20592 

Dual Bus Interface Util: 
issued_total_row = 35898 
issued_total_col = 20592 
Row_Bus_Util =  0.011202 
CoL_Bus_Util = 0.006426 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.042655 
queue_avg = 0.215735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3154125 n_act=16609 n_pre=16593 n_ref_event=0 n_req=19051 n_rd=19050 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.02378
n_activity=486822 dram_eff=0.1566
bk0: 1192a 3139172i bk1: 1184a 3141130i bk2: 1192a 3137769i bk3: 1170a 3141751i bk4: 1250a 3137342i bk5: 1197a 3138566i bk6: 1187a 3137883i bk7: 1215a 3138144i bk8: 1215a 3135262i bk9: 1214a 3136184i bk10: 1205a 3137686i bk11: 1192a 3137411i bk12: 1169a 3139643i bk13: 1175a 3137112i bk14: 1153a 3138316i bk15: 1140a 3139742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128865
Row_Buffer_Locality_read = 0.128871
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.614829
Bank_Level_Parallism_Col = 1.425230
Bank_Level_Parallism_Ready = 1.092258
write_to_read_ratio_blp_rw_average = 0.000088
GrpLevelPara = 1.328947 

BW Util details:
bwutil = 0.023784 
total_CMD = 3204471 
util_bw = 76216 
Wasted_Col = 242620 
Wasted_Row = 96129 
Idle = 2789506 

BW Util Bottlenecks: 
RCDc_limit = 328703 
RCDWRc_limit = 8 
WTRc_limit = 47 
RTWc_limit = 26 
CCDLc_limit = 8691 
rwq = 0 
CCDLc_limit_alone = 8683 
WTRc_limit_alone = 39 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 3204471 
n_nop = 3154125 
Read = 19050 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 16609 
n_pre = 16593 
n_ref = 0 
n_req = 19051 
total_req = 19054 

Dual Bus Interface Util: 
issued_total_row = 33202 
issued_total_col = 19054 
Row_Bus_Util =  0.010361 
CoL_Bus_Util = 0.005946 
Either_Row_CoL_Bus_Util = 0.015711 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.037937 
queue_avg = 0.199419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3147890 n_act=19139 n_pre=19123 n_ref_event=0 n_req=22004 n_rd=21994 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.0275
n_activity=482816 dram_eff=0.1825
bk0: 1397a 3118946i bk1: 1374a 3119883i bk2: 1458a 3113504i bk3: 1327a 3122449i bk4: 1424a 3115935i bk5: 1378a 3118085i bk6: 1372a 3120722i bk7: 1335a 3122824i bk8: 1427a 3113673i bk9: 1407a 3113415i bk10: 1391a 3114279i bk11: 1313a 3121445i bk12: 1417a 3113071i bk13: 1314a 3117693i bk14: 1350a 3118128i bk15: 1310a 3120884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130749
Row_Buffer_Locality_read = 0.130808
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.419900
Bank_Level_Parallism_Col = 1.554718
Bank_Level_Parallism_Ready = 1.080366
write_to_read_ratio_blp_rw_average = 0.001141
GrpLevelPara = 1.438959 

BW Util details:
bwutil = 0.027498 
total_CMD = 3204471 
util_bw = 88116 
Wasted_Col = 244841 
Wasted_Row = 82259 
Idle = 2789255 

BW Util Bottlenecks: 
RCDc_limit = 357311 
RCDWRc_limit = 87 
WTRc_limit = 940 
RTWc_limit = 536 
CCDLc_limit = 12661 
rwq = 0 
CCDLc_limit_alone = 12578 
WTRc_limit_alone = 882 
RTWc_limit_alone = 511 

Commands details: 
total_CMD = 3204471 
n_nop = 3147890 
Read = 21994 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 19139 
n_pre = 19123 
n_ref = 0 
n_req = 22004 
total_req = 22029 

Dual Bus Interface Util: 
issued_total_row = 38262 
issued_total_col = 22029 
Row_Bus_Util =  0.011940 
CoL_Bus_Util = 0.006874 
Either_Row_CoL_Bus_Util = 0.017657 
Issued_on_Two_Bus_Simul_Util = 0.001158 
issued_two_Eff = 0.065570 
queue_avg = 0.299440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3153936 n_act=16671 n_pre=16655 n_ref_event=0 n_req=19126 n_rd=19115 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02391
n_activity=477187 dram_eff=0.1605
bk0: 1235a 3138697i bk1: 1135a 3144260i bk2: 1277a 3135024i bk3: 1195a 3140618i bk4: 1232a 3136759i bk5: 1176a 3139440i bk6: 1232a 3136405i bk7: 1218a 3136735i bk8: 1206a 3134446i bk9: 1166a 3137428i bk10: 1222a 3136143i bk11: 1160a 3139581i bk12: 1183a 3137277i bk13: 1143a 3139682i bk14: 1169a 3138885i bk15: 1166a 3138977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128934
Row_Buffer_Locality_read = 0.129009
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.667462
Bank_Level_Parallism_Col = 1.441187
Bank_Level_Parallism_Ready = 1.091093
write_to_read_ratio_blp_rw_average = 0.000929
GrpLevelPara = 1.340365 

BW Util details:
bwutil = 0.023908 
total_CMD = 3204471 
util_bw = 76612 
Wasted_Col = 239756 
Wasted_Row = 91527 
Idle = 2796576 

BW Util Bottlenecks: 
RCDc_limit = 327966 
RCDWRc_limit = 98 
WTRc_limit = 723 
RTWc_limit = 264 
CCDLc_limit = 9380 
rwq = 0 
CCDLc_limit_alone = 9324 
WTRc_limit_alone = 679 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 3204471 
n_nop = 3153936 
Read = 19115 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 16671 
n_pre = 16655 
n_ref = 0 
n_req = 19126 
total_req = 19153 

Dual Bus Interface Util: 
issued_total_row = 33326 
issued_total_col = 19153 
Row_Bus_Util =  0.010400 
CoL_Bus_Util = 0.005977 
Either_Row_CoL_Bus_Util = 0.015770 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.038468 
queue_avg = 0.185933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185933
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3150323 n_act=18029 n_pre=18013 n_ref_event=0 n_req=20655 n_rd=20647 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02581
n_activity=474121 dram_eff=0.1745
bk0: 1380a 3125226i bk1: 1282a 3131473i bk2: 1320a 3130381i bk3: 1257a 3133319i bk4: 1260a 3133270i bk5: 1275a 3133743i bk6: 1356a 3127136i bk7: 1263a 3131051i bk8: 1327a 3125720i bk9: 1279a 3130551i bk10: 1345a 3125516i bk11: 1300a 3127961i bk12: 1307a 3126767i bk13: 1247a 3129191i bk14: 1249a 3128974i bk15: 1200a 3132280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127766
Row_Buffer_Locality_read = 0.127815
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.992038
Bank_Level_Parallism_Col = 1.494294
Bank_Level_Parallism_Ready = 1.085244
write_to_read_ratio_blp_rw_average = 0.000934
GrpLevelPara = 1.382238 

BW Util details:
bwutil = 0.025811 
total_CMD = 3204471 
util_bw = 82712 
Wasted_Col = 244243 
Wasted_Row = 83230 
Idle = 2794286 

BW Util Bottlenecks: 
RCDc_limit = 346348 
RCDWRc_limit = 73 
WTRc_limit = 624 
RTWc_limit = 301 
CCDLc_limit = 11154 
rwq = 0 
CCDLc_limit_alone = 11102 
WTRc_limit_alone = 588 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 3204471 
n_nop = 3150323 
Read = 20647 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18029 
n_pre = 18013 
n_ref = 0 
n_req = 20655 
total_req = 20678 

Dual Bus Interface Util: 
issued_total_row = 36042 
issued_total_col = 20678 
Row_Bus_Util =  0.011247 
CoL_Bus_Util = 0.006453 
Either_Row_CoL_Bus_Util = 0.016898 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.047499 
queue_avg = 0.227375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3150293 n_act=18107 n_pre=18091 n_ref_event=0 n_req=20816 n_rd=20801 n_rd_L2_A=0 n_write=0 n_wr_bk=51 bw_util=0.02603
n_activity=470155 dram_eff=0.1774
bk0: 1276a 3130352i bk1: 1372a 3122682i bk2: 1233a 3134325i bk3: 1355a 3126049i bk4: 1267a 3132016i bk5: 1395a 3123721i bk6: 1283a 3127788i bk7: 1369a 3120743i bk8: 1228a 3130236i bk9: 1392a 3119145i bk10: 1242a 3128558i bk11: 1358a 3121704i bk12: 1208a 3130770i bk13: 1293a 3123925i bk14: 1233a 3128234i bk15: 1297a 3124453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130621
Row_Buffer_Locality_read = 0.130619
Row_Buffer_Locality_write = 0.133333
Bank_Level_Parallism = 3.147803
Bank_Level_Parallism_Col = 1.520869
Bank_Level_Parallism_Ready = 1.087638
write_to_read_ratio_blp_rw_average = 0.001998
GrpLevelPara = 1.404660 

BW Util details:
bwutil = 0.026029 
total_CMD = 3204471 
util_bw = 83408 
Wasted_Col = 239965 
Wasted_Row = 82357 
Idle = 2798741 

BW Util Bottlenecks: 
RCDc_limit = 343500 
RCDWRc_limit = 108 
WTRc_limit = 1068 
RTWc_limit = 811 
CCDLc_limit = 11397 
rwq = 0 
CCDLc_limit_alone = 11337 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 777 

Commands details: 
total_CMD = 3204471 
n_nop = 3150293 
Read = 20801 
Write = 0 
L2_Alloc = 0 
L2_WB = 51 
n_act = 18107 
n_pre = 18091 
n_ref = 0 
n_req = 20816 
total_req = 20852 

Dual Bus Interface Util: 
issued_total_row = 36198 
issued_total_col = 20852 
Row_Bus_Util =  0.011296 
CoL_Bus_Util = 0.006507 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000896 
issued_two_Eff = 0.053010 
queue_avg = 0.258789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258789
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3152086 n_act=17368 n_pre=17352 n_ref_event=0 n_req=19821 n_rd=19810 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02478
n_activity=479092 dram_eff=0.1657
bk0: 1257a 3134811i bk1: 1245a 3135566i bk2: 1232a 3135546i bk3: 1243a 3136440i bk4: 1281a 3134145i bk5: 1224a 3137565i bk6: 1255a 3134699i bk7: 1254a 3133558i bk8: 1261a 3131814i bk9: 1216a 3132964i bk10: 1302a 3130690i bk11: 1223a 3133725i bk12: 1257a 3131048i bk13: 1185a 3136106i bk14: 1204a 3137008i bk15: 1171a 3138226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124363
Row_Buffer_Locality_read = 0.124432
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.766415
Bank_Level_Parallism_Col = 1.452239
Bank_Level_Parallism_Ready = 1.073432
write_to_read_ratio_blp_rw_average = 0.000937
GrpLevelPara = 1.356473 

BW Util details:
bwutil = 0.024779 
total_CMD = 3204471 
util_bw = 79404 
Wasted_Col = 245056 
Wasted_Row = 89129 
Idle = 2790882 

BW Util Bottlenecks: 
RCDc_limit = 339284 
RCDWRc_limit = 113 
WTRc_limit = 633 
RTWc_limit = 259 
CCDLc_limit = 9743 
rwq = 0 
CCDLc_limit_alone = 9695 
WTRc_limit_alone = 595 
RTWc_limit_alone = 249 

Commands details: 
total_CMD = 3204471 
n_nop = 3152086 
Read = 19810 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 17368 
n_pre = 17352 
n_ref = 0 
n_req = 19821 
total_req = 19851 

Dual Bus Interface Util: 
issued_total_row = 34720 
issued_total_col = 19851 
Row_Bus_Util =  0.010835 
CoL_Bus_Util = 0.006195 
Either_Row_CoL_Bus_Util = 0.016347 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.041730 
queue_avg = 0.193666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193666
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3204471 n_nop=3153948 n_act=16588 n_pre=16572 n_ref_event=0 n_req=18979 n_rd=18972 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02371
n_activity=485369 dram_eff=0.1566
bk0: 1244a 3136840i bk1: 1216a 3138680i bk2: 1212a 3138392i bk3: 1179a 3140471i bk4: 1208a 3140243i bk5: 1143a 3143228i bk6: 1269a 3133207i bk7: 1121a 3141203i bk8: 1226a 3135641i bk9: 1163a 3138688i bk10: 1221a 3133996i bk11: 1159a 3140825i bk12: 1201a 3137429i bk13: 1115a 3143354i bk14: 1180a 3138702i bk15: 1115a 3143995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126456
Row_Buffer_Locality_read = 0.126450
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.582173
Bank_Level_Parallism_Col = 1.417939
Bank_Level_Parallism_Ready = 1.084431
write_to_read_ratio_blp_rw_average = 0.000734
GrpLevelPara = 1.326287 

BW Util details:
bwutil = 0.023714 
total_CMD = 3204471 
util_bw = 75992 
Wasted_Col = 244101 
Wasted_Row = 95372 
Idle = 2789006 

BW Util Bottlenecks: 
RCDc_limit = 329212 
RCDWRc_limit = 71 
WTRc_limit = 348 
RTWc_limit = 166 
CCDLc_limit = 8610 
rwq = 0 
CCDLc_limit_alone = 8584 
WTRc_limit_alone = 328 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3204471 
n_nop = 3153948 
Read = 18972 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 16588 
n_pre = 16572 
n_ref = 0 
n_req = 18979 
total_req = 18998 

Dual Bus Interface Util: 
issued_total_row = 33160 
issued_total_col = 18998 
Row_Bus_Util =  0.010348 
CoL_Bus_Util = 0.005929 
Either_Row_CoL_Bus_Util = 0.015766 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.032361 
queue_avg = 0.187309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78613, Miss = 9720, Miss_rate = 0.124, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 79612, Miss = 9461, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 81092, Miss = 10067, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 78841, Miss = 10208, Miss_rate = 0.129, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 78756, Miss = 9988, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 79146, Miss = 9881, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 80074, Miss = 9687, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 81557, Miss = 9989, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 80734, Miss = 10529, Miss_rate = 0.130, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 81302, Miss = 10032, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 82150, Miss = 9563, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 78383, Miss = 9487, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 78169, Miss = 11243, Miss_rate = 0.144, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 80170, Miss = 10761, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 80746, Miss = 9761, Miss_rate = 0.121, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 78680, Miss = 9364, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 79672, Miss = 10549, Miss_rate = 0.132, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[17]: Access = 80634, Miss = 10103, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 80070, Miss = 9973, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 79554, Miss = 10836, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 79772, Miss = 10049, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 78640, Miss = 9763, Miss_rate = 0.124, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 79620, Miss = 9763, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 78623, Miss = 9211, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1914610
L2_total_cache_misses = 239988
L2_total_cache_miss_rate = 0.1253
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1904223
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1914610
icnt_total_pkts_simt_to_mem=1914610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1914610
Req_Network_cycles = 1249566
Req_Network_injected_packets_per_cycle =       1.5322 
Req_Network_conflicts_per_cycle =       1.1250
Req_Network_conflicts_per_cycle_util =       7.3582
Req_Bank_Level_Parallism =      10.0221
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.1678
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1060

Reply_Network_injected_packets_num = 1914610
Reply_Network_cycles = 1249566
Reply_Network_injected_packets_per_cycle =        1.5322
Reply_Network_conflicts_per_cycle =        0.6575
Reply_Network_conflicts_per_cycle_util =       4.3055
Reply_Bank_Level_Parallism =      10.0329
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1672
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0511
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 30 sec (3390 sec)
gpgpu_simulation_rate = 7296 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3709239x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e35c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2c04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7069
gpu_sim_insn = 637205
gpu_ipc =      90.1408
gpu_tot_sim_cycle = 1256635
gpu_tot_sim_insn = 25371986
gpu_tot_ipc =      20.1904
gpu_tot_issued_cta = 180
gpu_occupancy = 63.9177% 
gpu_tot_occupancy = 40.1701% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4186
partiton_level_parallism_total  =       1.5372
partiton_level_parallism_util =      11.4056
partiton_level_parallism_util_total  =      10.0329
L2_BW  =     105.6439 GB/Sec
L2_BW_total  =      67.1452 GB/Sec
gpu_total_sim_rate=7433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133157, Miss = 70872, Miss_rate = 0.532, Pending_hits = 1396, Reservation_fails = 92778
	L1D_cache_core[1]: Access = 116842, Miss = 64241, Miss_rate = 0.550, Pending_hits = 1621, Reservation_fails = 81467
	L1D_cache_core[2]: Access = 118592, Miss = 64814, Miss_rate = 0.547, Pending_hits = 1712, Reservation_fails = 84653
	L1D_cache_core[3]: Access = 129079, Miss = 68127, Miss_rate = 0.528, Pending_hits = 1657, Reservation_fails = 92557
	L1D_cache_core[4]: Access = 114971, Miss = 63211, Miss_rate = 0.550, Pending_hits = 1447, Reservation_fails = 78765
	L1D_cache_core[5]: Access = 121404, Miss = 65529, Miss_rate = 0.540, Pending_hits = 1675, Reservation_fails = 95056
	L1D_cache_core[6]: Access = 121080, Miss = 66202, Miss_rate = 0.547, Pending_hits = 1759, Reservation_fails = 87788
	L1D_cache_core[7]: Access = 119881, Miss = 63771, Miss_rate = 0.532, Pending_hits = 1759, Reservation_fails = 87517
	L1D_cache_core[8]: Access = 125257, Miss = 67184, Miss_rate = 0.536, Pending_hits = 1831, Reservation_fails = 91978
	L1D_cache_core[9]: Access = 111244, Miss = 58950, Miss_rate = 0.530, Pending_hits = 1572, Reservation_fails = 84645
	L1D_cache_core[10]: Access = 123600, Miss = 62394, Miss_rate = 0.505, Pending_hits = 1600, Reservation_fails = 86943
	L1D_cache_core[11]: Access = 126416, Miss = 68152, Miss_rate = 0.539, Pending_hits = 1803, Reservation_fails = 101804
	L1D_cache_core[12]: Access = 119383, Miss = 61572, Miss_rate = 0.516, Pending_hits = 1640, Reservation_fails = 91264
	L1D_cache_core[13]: Access = 116238, Miss = 63336, Miss_rate = 0.545, Pending_hits = 1776, Reservation_fails = 96177
	L1D_cache_core[14]: Access = 127027, Miss = 68790, Miss_rate = 0.542, Pending_hits = 1798, Reservation_fails = 105768
	L1D_cache_core[15]: Access = 120349, Miss = 62219, Miss_rate = 0.517, Pending_hits = 1654, Reservation_fails = 90657
	L1D_cache_core[16]: Access = 124997, Miss = 65170, Miss_rate = 0.521, Pending_hits = 1793, Reservation_fails = 103929
	L1D_cache_core[17]: Access = 121241, Miss = 62430, Miss_rate = 0.515, Pending_hits = 1760, Reservation_fails = 98075
	L1D_cache_core[18]: Access = 127169, Miss = 67037, Miss_rate = 0.527, Pending_hits = 1773, Reservation_fails = 106157
	L1D_cache_core[19]: Access = 125788, Miss = 65747, Miss_rate = 0.523, Pending_hits = 1775, Reservation_fails = 107203
	L1D_cache_core[20]: Access = 120921, Miss = 63499, Miss_rate = 0.525, Pending_hits = 1764, Reservation_fails = 99315
	L1D_cache_core[21]: Access = 115477, Miss = 61178, Miss_rate = 0.530, Pending_hits = 1733, Reservation_fails = 98823
	L1D_cache_core[22]: Access = 121597, Miss = 63655, Miss_rate = 0.523, Pending_hits = 1727, Reservation_fails = 94230
	L1D_cache_core[23]: Access = 112694, Miss = 59349, Miss_rate = 0.527, Pending_hits = 1600, Reservation_fails = 98726
	L1D_cache_core[24]: Access = 122494, Miss = 63898, Miss_rate = 0.522, Pending_hits = 1955, Reservation_fails = 103647
	L1D_cache_core[25]: Access = 118908, Miss = 60279, Miss_rate = 0.507, Pending_hits = 1539, Reservation_fails = 91352
	L1D_cache_core[26]: Access = 129301, Miss = 66691, Miss_rate = 0.516, Pending_hits = 1794, Reservation_fails = 110712
	L1D_cache_core[27]: Access = 131927, Miss = 63975, Miss_rate = 0.485, Pending_hits = 1798, Reservation_fails = 111643
	L1D_cache_core[28]: Access = 129535, Miss = 62534, Miss_rate = 0.483, Pending_hits = 1774, Reservation_fails = 96795
	L1D_cache_core[29]: Access = 98211, Miss = 49816, Miss_rate = 0.507, Pending_hits = 1494, Reservation_fails = 55920
	L1D_total_cache_accesses = 3644780
	L1D_total_cache_misses = 1914622
	L1D_total_cache_miss_rate = 0.5253
	L1D_total_cache_pending_hits = 50979
	L1D_total_cache_reservation_fails = 2826344
	L1D_cache_data_port_util = 0.155
	L1D_cache_fill_port_util = 0.176
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1662094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1585565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2825976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 329013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 50979
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3627651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17129

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 271257
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2554719
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 368
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4360, 7350, 4123, 5895, 2399, 5295, 11009, 1953, 5181, 4403, 9197, 4525, 5725, 3565, 7221, 5903, 7821, 3021, 18073, 4638, 5970, 3443, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111374720
gpgpu_n_tot_w_icount = 3480460
gpgpu_n_stall_shd_mem = 1607954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1914578
gpgpu_n_mem_write_global = 17129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5258318
gpgpu_n_store_insn = 87989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1520380
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87574
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57528	W0_Idle:11269872	W0_Scoreboard:28617968	W1:1059358	W2:383203	W3:249459	W4:185238	W5:148699	W6:116389	W7:106315	W8:98220	W9:85314	W10:74541	W11:70743	W12:61139	W13:63176	W14:59414	W15:49743	W16:52157	W17:49452	W18:45104	W19:41657	W20:43471	W21:43230	W22:43140	W23:40610	W24:40481	W25:37878	W26:37868	W27:38012	W28:35941	W29:30528	W30:27211	W31:18692	W32:44077
single_issue_nums: WS0:912258	WS1:855439	WS2:865738	WS3:847025	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15316624 {8:1914578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 685160 {40:17129,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76583120 {40:1914578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 137032 {8:17129,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 423 
avg_icnt2mem_latency = 200 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:185676 	2923 	5749 	11932 	13441 	7130 	4670 	5480 	3001 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	363232 	1128664 	429027 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	494501 	157466 	535015 	733043 	11609 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1032504 	604919 	252523 	39877 	1780 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	316 	882 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         7         5         4         4         5 
dram[1]:        64        64        62        64        52        56        48        49         5         5         6         5         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         4         5         5         5         4         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         4         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         8         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         5         6 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         7         5         5         8         7 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         9        10 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         5         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         7         7         8         5         6         7 
dram[10]:        64        64        58        64        64        64        44        44         7         8         8         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         8         8         5         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     17637     15663     55207     55003     86138     97267     51152     46909    153837    148309     43763     49506     60821     26164 
dram[1]:    113383    116651     13781     13355     54599     90365     99017    104644     47033     42296    147015    145213     44634     39355     24034     24340 
dram[2]:    159666    162096     35057     30524     91102     90557    103346    101465     14668     25184    143736    117607     34280     53511    104447    109380 
dram[3]:    184553    184014     26586     53473     88672     86388    102010    102270     34265     36096    126319    125709     54708     63539    112155    115078 
dram[4]:    171251    171363     49066     45338     84932     83687    105923    109780     39746     13317    119368    119369     66785    128741    116461    116303 
dram[5]:    183151    183202     43749     42397     82027    141640    126580    128611     15596     15132    119370    119369    127277    147326    122293    123916 
dram[6]:    186717    188766     66930     60973    141639     14421    129626    131859     15026     20325    119369    119369    156297    153856    124728     52333 
dram[7]:    186511    186088     55787     51461     20498     18543    130236    133078     26432     27865    119369    119370    154998    166552     54346     53433 
dram[8]:     39301    117592     46769     56834     20077     21815    135920    138559     30518     28822    119369    119369    204642    205246     26132     21572 
dram[9]:    115575    112810    115555    112403     27800     39959    234744     52413     32403     35902    119369    119369    202968    172285     36717     39839 
dram[10]:     88192     88205     21451     23156     52105     57673     71489     75886     34353     28275    114153     65524    175533    176953     40219     42528 
dram[11]:    102989    105839     22204     22002     56223     55613     79428     81783     45090     78931    158946    160135     49349     45822     41363     46563 
average row accesses per activate:
dram[0]:  1.176471  1.160819  1.176023  1.185771  1.198459  1.194280  1.129680  1.133903  1.101243  1.120983  1.146503  1.124514  1.126546  1.129123  1.096993  1.093023 
dram[1]:  1.170932  1.164420  1.166186  1.181818  1.179119  1.175834  1.166370  1.176630  1.124666  1.106897  1.131322  1.136090  1.146606  1.127886  1.117967  1.119962 
dram[2]:  1.138175  1.141811  1.183556  1.192966  1.189623  1.210166  1.170273  1.178771  1.095361  1.106989  1.118421  1.118868  1.101185  1.114155  1.134525  1.124882 
dram[3]:  1.154062  1.191288  1.209742  1.182247  1.182775  1.202068  1.160714  1.161320  1.087189  1.093695  1.106520  1.108252  1.107507  1.141405  1.119491  1.115955 
dram[4]:  1.198752  1.181643  1.168685  1.174440  1.170962  1.193192  1.151489  1.180943  1.097890  1.083547  1.126489  1.141049  1.148243  1.122667  1.103952  1.101786 
dram[5]:  1.160662  1.178109  1.168628  1.202467  1.192748  1.179310  1.156920  1.177326  1.110603  1.113761  1.128277  1.122411  1.132623  1.114801  1.110790  1.127596 
dram[6]:  1.145902  1.165961  1.190204  1.180605  1.172017  1.166808  1.173653  1.158854  1.132540  1.114014  1.120870  1.141739  1.147130  1.116398  1.139966  1.144725 
dram[7]:  1.175071  1.197257  1.180222  1.180830  1.178947  1.167825  1.163362  1.166667  1.101370  1.095865  1.148496  1.145113  1.118199  1.111004  1.118321  1.135214 
dram[8]:  1.159262  1.167577  1.178571  1.173669  1.177570  1.179464  1.181185  1.158716  1.120777  1.138914  1.139830  1.127494  1.122327  1.089410  1.131222  1.111008 
dram[9]:  1.189189  1.175918  1.184438  1.158120  1.185220  1.206747  1.146559  1.151388  1.125573  1.131707  1.145756  1.139262  1.103731  1.115979  1.130713  1.123595 
dram[10]:  1.159447  1.167760  1.158984  1.162769  1.170932  1.184898  1.155617  1.160037  1.130942  1.113553  1.148148  1.126151  1.091301  1.109870  1.134652  1.111742 
dram[11]:  1.157993  1.179437  1.145558  1.165020  1.198413  1.182006  1.145307  1.135765  1.128913  1.108675  1.099010  1.129630  1.128731  1.153926  1.135577  1.135438 
average row locality = 240101/209407 = 1.146576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1240      1190      1236      1200      1244      1211      1237      1194      1240      1186      1213      1156      1183      1196      1131      1128 
dram[1]:      1279      1294      1214      1248      1231      1304      1311      1299      1263      1284      1275      1319      1266      1268      1230      1195 
dram[2]:      1283      1246      1238      1255      1261      1238      1244      1266      1275      1283      1275      1186      1207      1218      1205      1188 
dram[3]:      1233      1256      1217      1252      1236      1279      1235      1267      1222      1249      1205      1249      1194      1234      1142      1202 
dram[4]:      1342      1221      1351      1259      1363      1297      1315      1227      1301      1271      1229      1262      1338      1262      1283      1234 
dram[5]:      1192      1184      1192      1170      1250      1197      1187      1215      1215      1214      1205      1192      1169      1175      1153      1140 
dram[6]:      1397      1374      1458      1327      1424      1378      1372      1335      1427      1407      1391      1313      1418      1314      1350      1310 
dram[7]:      1235      1135      1277      1195      1232      1176      1232      1218      1206      1166      1222      1160      1189      1147      1169      1166 
dram[8]:      1380      1282      1320      1257      1260      1275      1356      1263      1327      1279      1345      1300      1311      1253      1249      1200 
dram[9]:      1276      1372      1233      1355      1267      1395      1283      1369      1228      1392      1242      1358      1212      1297      1233      1297 
dram[10]:      1257      1245      1232      1243      1281      1224      1255      1254      1261      1216      1302      1223      1264      1190      1204      1171 
dram[11]:      1244      1216      1212      1179      1208      1143      1269      1121      1226      1163      1221      1159      1207      1116      1180      1115 
total dram reads = 239997
bank skew: 1458/1115 = 1.31
chip skew: 21995/18979 = 1.16
number of total write accesses:
dram[0]:         0         4         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         6         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[4]:        12         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0 
dram[6]:         4         7         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11        12        11         4 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[9]:         0        18         0         0         0         0         0         0         0         0         0         0         4         8        12         9 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         9         8         4        12 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        10         4         4         0 
total dram writes = 382
min_bank_accesses = 0!
chip skew: 51/4 = 12.75
average mf latency per bank:
dram[0]:       3543      3589      2079      2259      2059      2170      2230      2235      2158      2411      2308      2452      5431      5371      8293      8288
dram[1]:       3545      3306      2306      2275      2228      2074      1989      2082      2334      2263      2274      2123      5378      5182      7376      7454
dram[2]:       3254      3582      2225      2164      2172      2201      2259      2142      2234      2004      2184      2375      5595      5376      7485      7764
dram[3]:       3540      3537      2282      2335      2140      2038      2281      2245      2223      2271      2264      2231      5344      5536      8317      7948
dram[4]:       3395      3570      2226      2320      1990      1997      2119      2271      2127      2173      2298      2301      4849      5230      7345      7857
dram[5]:       4344      3512      2251      2285      2105      2279      2307      2109      2319      2296      2286      2268      5760      5668      8139      8091
dram[6]:       2763      2874      1979      2084      1997      2163      1839      2018      2055      2145      2025      2261      4795      5229      6905      7226
dram[7]:       3458      3695      2157      2145      2325      2289      2205      2130      2491      2374      2392      2314      5553      5733      7755      7683
dram[8]:       2972      3290      1973      2192      2177      2195      2069      2379      1989      2307      2125      2237      5304      5419      7700      7783
dram[9]:       3300      3045      2215      1889      2193      2025      2205      2007      2451      2196      2276      2189      5642      5405      7081      6838
dram[10]:       3279      3450      2029      1973      2118      2128      2112      2089      2382      2447      2302      2363      5571      5521      7440      7582
dram[11]:       3221      3320      2041      2154      2279      2291      2200      2391      2491      2443      2363      2316      5617      5931      7689      8172
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3171546 n_act=16798 n_pre=16782 n_ref_event=4572360550251980812 n_req=19189 n_rd=19185 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02383
n_activity=484316 dram_eff=0.1586
bk0: 1240a 3155046i bk1: 1190a 3155885i bk2: 1236a 3156117i bk3: 1200a 3156893i bk4: 1244a 3154685i bk5: 1211a 3157595i bk6: 1237a 3151533i bk7: 1194a 3155114i bk8: 1240a 3150904i bk9: 1186a 3155199i bk10: 1213a 3156041i bk11: 1156a 3156597i bk12: 1183a 3156010i bk13: 1196a 3155308i bk14: 1131a 3157884i bk15: 1128a 3157066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125124
Row_Buffer_Locality_read = 0.125098
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.642048
Bank_Level_Parallism_Col = 1.681315
Bank_Level_Parallism_Ready = 1.084143
write_to_read_ratio_blp_rw_average = 0.000387
GrpLevelPara = 1.334092 

BW Util details:
bwutil = 0.023833 
total_CMD = 3222597 
util_bw = 76804 
Wasted_Col = 244509 
Wasted_Row = 94917 
Idle = 2806367 

BW Util Bottlenecks: 
RCDc_limit = 332620 
RCDWRc_limit = 29 
WTRc_limit = 243 
RTWc_limit = 109 
CCDLc_limit = 8764 
rwq = 0 
CCDLc_limit_alone = 8754 
WTRc_limit_alone = 239 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 3222597 
n_nop = 3171546 
Read = 19185 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16798 
n_pre = 16782 
n_ref = 4572360550251980812 
n_req = 19189 
total_req = 19201 

Dual Bus Interface Util: 
issued_total_row = 33580 
issued_total_col = 19201 
Row_Bus_Util =  0.010420 
CoL_Bus_Util = 0.005958 
Either_Row_CoL_Bus_Util = 0.015842 
Issued_on_Two_Bus_Simul_Util = 0.000537 
issued_two_Eff = 0.033888 
queue_avg = 0.204171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.204171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3169195 n_act=17669 n_pre=17653 n_ref_event=0 n_req=20289 n_rd=20280 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02521
n_activity=484723 dram_eff=0.1676
bk0: 1279a 3152623i bk1: 1294a 3151328i bk2: 1214a 3153895i bk3: 1248a 3151717i bk4: 1231a 3153472i bk5: 1304a 3150248i bk6: 1311a 3147790i bk7: 1299a 3149344i bk8: 1263a 3149240i bk9: 1284a 3145773i bk10: 1275a 3148826i bk11: 1319a 3145675i bk12: 1266a 3149934i bk13: 1268a 3149032i bk14: 1230a 3150502i bk15: 1195a 3153348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129775
Row_Buffer_Locality_read = 0.129734
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 2.843467
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.078340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025212 
total_CMD = 3222597 
util_bw = 81248 
Wasted_Col = 245571 
Wasted_Row = 90650 
Idle = 2805128 

BW Util Bottlenecks: 
RCDc_limit = 342157 
RCDWRc_limit = 80 
WTRc_limit = 570 
RTWc_limit = 240 
CCDLc_limit = 10251 
rwq = 0 
CCDLc_limit_alone = 10211 
WTRc_limit_alone = 536 
RTWc_limit_alone = 234 

Commands details: 
total_CMD = 3222597 
n_nop = 3169195 
Read = 20280 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17669 
n_pre = 17653 
n_ref = 0 
n_req = 20289 
total_req = 20312 

Dual Bus Interface Util: 
issued_total_row = 35322 
issued_total_col = 20312 
Row_Bus_Util =  0.010961 
CoL_Bus_Util = 0.006303 
Either_Row_CoL_Bus_Util = 0.016571 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.041796 
queue_avg = 0.214764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3169853 n_act=17387 n_pre=17371 n_ref_event=0 n_req=19877 n_rd=19868 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.0247
n_activity=480385 dram_eff=0.1657
bk0: 1283a 3148817i bk1: 1246a 3151251i bk2: 1238a 3153938i bk3: 1255a 3153988i bk4: 1261a 3153650i bk5: 1238a 3156722i bk6: 1244a 3152279i bk7: 1266a 3153162i bk8: 1275a 3147728i bk9: 1283a 3148026i bk10: 1275a 3148649i bk11: 1186a 3153456i bk12: 1207a 3150743i bk13: 1218a 3152830i bk14: 1205a 3154664i bk15: 1188a 3154450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125874
Row_Buffer_Locality_read = 0.125931
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.796372
Bank_Level_Parallism_Col = 1.458535
Bank_Level_Parallism_Ready = 1.072266
write_to_read_ratio_blp_rw_average = 0.001378
GrpLevelPara = 1.361612 

BW Util details:
bwutil = 0.024703 
total_CMD = 3222597 
util_bw = 79608 
Wasted_Col = 244225 
Wasted_Row = 89011 
Idle = 2809753 

BW Util Bottlenecks: 
RCDc_limit = 338972 
RCDWRc_limit = 86 
WTRc_limit = 561 
RTWc_limit = 506 
CCDLc_limit = 9505 
rwq = 0 
CCDLc_limit_alone = 9454 
WTRc_limit_alone = 530 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 3222597 
n_nop = 3169853 
Read = 19868 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 17387 
n_pre = 17371 
n_ref = 0 
n_req = 19877 
total_req = 19902 

Dual Bus Interface Util: 
issued_total_row = 34758 
issued_total_col = 19902 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006176 
Either_Row_CoL_Bus_Util = 0.016367 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.036326 
queue_avg = 0.203541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3170592 n_act=17210 n_pre=17194 n_ref_event=0 n_req=19681 n_rd=19672 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02446
n_activity=483976 dram_eff=0.1629
bk0: 1233a 3154570i bk1: 1256a 3152360i bk2: 1217a 3156380i bk3: 1252a 3152459i bk4: 1236a 3154927i bk5: 1279a 3152737i bk6: 1235a 3153298i bk7: 1267a 3150051i bk8: 1222a 3149937i bk9: 1249a 3149094i bk10: 1205a 3152219i bk11: 1249a 3149549i bk12: 1194a 3153755i bk13: 1234a 3151850i bk14: 1142a 3156451i bk15: 1202a 3152028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126162
Row_Buffer_Locality_read = 0.126169
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.764922
Bank_Level_Parallism_Col = 1.458893
Bank_Level_Parallism_Ready = 1.099288
write_to_read_ratio_blp_rw_average = 0.000814
GrpLevelPara = 1.353806 

BW Util details:
bwutil = 0.024461 
total_CMD = 3222597 
util_bw = 78828 
Wasted_Col = 244077 
Wasted_Row = 92008 
Idle = 2807684 

BW Util Bottlenecks: 
RCDc_limit = 336692 
RCDWRc_limit = 71 
WTRc_limit = 634 
RTWc_limit = 267 
CCDLc_limit = 9661 
rwq = 0 
CCDLc_limit_alone = 9624 
WTRc_limit_alone = 603 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 3222597 
n_nop = 3170592 
Read = 19672 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 17210 
n_pre = 17194 
n_ref = 0 
n_req = 19681 
total_req = 19707 

Dual Bus Interface Util: 
issued_total_row = 34404 
issued_total_col = 19707 
Row_Bus_Util =  0.010676 
CoL_Bus_Util = 0.006115 
Either_Row_CoL_Bus_Util = 0.016138 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.040496 
queue_avg = 0.216955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3168412 n_act=17959 n_pre=17943 n_ref_event=0 n_req=20565 n_rd=20555 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.02556
n_activity=482711 dram_eff=0.1707
bk0: 1342a 3147639i bk1: 1221a 3155442i bk2: 1351a 3144757i bk3: 1259a 3152613i bk4: 1363a 3145881i bk5: 1297a 3151565i bk6: 1315a 3147044i bk7: 1227a 3153551i bk8: 1301a 3146079i bk9: 1271a 3147475i bk10: 1229a 3152119i bk11: 1262a 3151350i bk12: 1338a 3146000i bk13: 1262a 3149578i bk14: 1283a 3146389i bk15: 1234a 3148977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127255
Row_Buffer_Locality_read = 0.127317
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.903839
Bank_Level_Parallism_Col = 1.484969
Bank_Level_Parallism_Ready = 1.084424
write_to_read_ratio_blp_rw_average = 0.000899
GrpLevelPara = 1.383144 

BW Util details:
bwutil = 0.025562 
total_CMD = 3222597 
util_bw = 82376 
Wasted_Col = 246026 
Wasted_Row = 86005 
Idle = 2808190 

BW Util Bottlenecks: 
RCDc_limit = 346235 
RCDWRc_limit = 105 
WTRc_limit = 677 
RTWc_limit = 239 
CCDLc_limit = 10384 
rwq = 0 
CCDLc_limit_alone = 10342 
WTRc_limit_alone = 641 
RTWc_limit_alone = 233 

Commands details: 
total_CMD = 3222597 
n_nop = 3168412 
Read = 20555 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 17959 
n_pre = 17943 
n_ref = 0 
n_req = 20565 
total_req = 20594 

Dual Bus Interface Util: 
issued_total_row = 35902 
issued_total_col = 20594 
Row_Bus_Util =  0.011141 
CoL_Bus_Util = 0.006390 
Either_Row_CoL_Bus_Util = 0.016814 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.042650 
queue_avg = 0.214522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3172251 n_act=16609 n_pre=16593 n_ref_event=0 n_req=19051 n_rd=19050 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.02365
n_activity=486822 dram_eff=0.1566
bk0: 1192a 3157298i bk1: 1184a 3159256i bk2: 1192a 3155895i bk3: 1170a 3159877i bk4: 1250a 3155468i bk5: 1197a 3156692i bk6: 1187a 3156009i bk7: 1215a 3156270i bk8: 1215a 3153388i bk9: 1214a 3154310i bk10: 1205a 3155812i bk11: 1192a 3155537i bk12: 1169a 3157769i bk13: 1175a 3155238i bk14: 1153a 3156442i bk15: 1140a 3157868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128865
Row_Buffer_Locality_read = 0.128871
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.614829
Bank_Level_Parallism_Col = 1.425230
Bank_Level_Parallism_Ready = 1.092258
write_to_read_ratio_blp_rw_average = 0.000088
GrpLevelPara = 1.328947 

BW Util details:
bwutil = 0.023650 
total_CMD = 3222597 
util_bw = 76216 
Wasted_Col = 242620 
Wasted_Row = 96129 
Idle = 2807632 

BW Util Bottlenecks: 
RCDc_limit = 328703 
RCDWRc_limit = 8 
WTRc_limit = 47 
RTWc_limit = 26 
CCDLc_limit = 8691 
rwq = 0 
CCDLc_limit_alone = 8683 
WTRc_limit_alone = 39 
RTWc_limit_alone = 26 

Commands details: 
total_CMD = 3222597 
n_nop = 3172251 
Read = 19050 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 16609 
n_pre = 16593 
n_ref = 0 
n_req = 19051 
total_req = 19054 

Dual Bus Interface Util: 
issued_total_row = 33202 
issued_total_col = 19054 
Row_Bus_Util =  0.010303 
CoL_Bus_Util = 0.005913 
Either_Row_CoL_Bus_Util = 0.015623 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.037937 
queue_avg = 0.198297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3166013 n_act=19140 n_pre=19124 n_ref_event=0 n_req=22005 n_rd=21995 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02734
n_activity=482918 dram_eff=0.1825
bk0: 1397a 3137071i bk1: 1374a 3138008i bk2: 1458a 3131629i bk3: 1327a 3140574i bk4: 1424a 3134061i bk5: 1378a 3136211i bk6: 1372a 3138849i bk7: 1335a 3140951i bk8: 1427a 3131800i bk9: 1407a 3131542i bk10: 1391a 3132406i bk11: 1313a 3139572i bk12: 1418a 3131149i bk13: 1314a 3135818i bk14: 1350a 3136253i bk15: 1310a 3139009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130743
Row_Buffer_Locality_read = 0.130802
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.419610
Bank_Level_Parallism_Col = 1.554675
Bank_Level_Parallism_Ready = 1.080363
write_to_read_ratio_blp_rw_average = 0.001141
GrpLevelPara = 1.438925 

BW Util details:
bwutil = 0.027344 
total_CMD = 3222597 
util_bw = 88120 
Wasted_Col = 244865 
Wasted_Row = 82283 
Idle = 2807329 

BW Util Bottlenecks: 
RCDc_limit = 357335 
RCDWRc_limit = 87 
WTRc_limit = 940 
RTWc_limit = 536 
CCDLc_limit = 12661 
rwq = 0 
CCDLc_limit_alone = 12578 
WTRc_limit_alone = 882 
RTWc_limit_alone = 511 

Commands details: 
total_CMD = 3222597 
n_nop = 3166013 
Read = 21995 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 19140 
n_pre = 19124 
n_ref = 0 
n_req = 22005 
total_req = 22030 

Dual Bus Interface Util: 
issued_total_row = 38264 
issued_total_col = 22030 
Row_Bus_Util =  0.011874 
CoL_Bus_Util = 0.006836 
Either_Row_CoL_Bus_Util = 0.017559 
Issued_on_Two_Bus_Simul_Util = 0.001151 
issued_two_Eff = 0.065566 
queue_avg = 0.297756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297756
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3172048 n_act=16673 n_pre=16657 n_ref_event=0 n_req=19136 n_rd=19125 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02379
n_activity=477315 dram_eff=0.1606
bk0: 1235a 3156822i bk1: 1135a 3162385i bk2: 1277a 3153149i bk3: 1195a 3158743i bk4: 1232a 3154885i bk5: 1176a 3157566i bk6: 1232a 3154532i bk7: 1218a 3154862i bk8: 1206a 3152573i bk9: 1166a 3155555i bk10: 1222a 3154270i bk11: 1160a 3157708i bk12: 1189a 3155328i bk13: 1147a 3157740i bk14: 1169a 3157009i bk15: 1166a 3157102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129285
Row_Buffer_Locality_read = 0.129359
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.667195
Bank_Level_Parallism_Col = 1.441181
Bank_Level_Parallism_Ready = 1.091048
write_to_read_ratio_blp_rw_average = 0.000928
GrpLevelPara = 1.340383 

BW Util details:
bwutil = 0.023786 
total_CMD = 3222597 
util_bw = 76652 
Wasted_Col = 239792 
Wasted_Row = 91551 
Idle = 2814602 

BW Util Bottlenecks: 
RCDc_limit = 327998 
RCDWRc_limit = 98 
WTRc_limit = 723 
RTWc_limit = 264 
CCDLc_limit = 9392 
rwq = 0 
CCDLc_limit_alone = 9336 
WTRc_limit_alone = 679 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 3222597 
n_nop = 3172048 
Read = 19125 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 16673 
n_pre = 16657 
n_ref = 0 
n_req = 19136 
total_req = 19163 

Dual Bus Interface Util: 
issued_total_row = 33330 
issued_total_col = 19163 
Row_Bus_Util =  0.010343 
CoL_Bus_Util = 0.005946 
Either_Row_CoL_Bus_Util = 0.015686 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.038458 
queue_avg = 0.184996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3168435 n_act=18031 n_pre=18015 n_ref_event=0 n_req=20665 n_rd=20657 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02568
n_activity=474260 dram_eff=0.1745
bk0: 1380a 3143351i bk1: 1282a 3149599i bk2: 1320a 3148507i bk3: 1257a 3151445i bk4: 1260a 3151396i bk5: 1275a 3151869i bk6: 1356a 3145262i bk7: 1263a 3149177i bk8: 1327a 3143846i bk9: 1279a 3148677i bk10: 1345a 3143642i bk11: 1300a 3146089i bk12: 1311a 3144830i bk13: 1253a 3147242i bk14: 1249a 3147098i bk15: 1200a 3150405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128091
Row_Buffer_Locality_read = 0.128141
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.991542
Bank_Level_Parallism_Col = 1.494163
Bank_Level_Parallism_Ready = 1.085206
write_to_read_ratio_blp_rw_average = 0.000934
GrpLevelPara = 1.382140 

BW Util details:
bwutil = 0.025679 
total_CMD = 3222597 
util_bw = 82752 
Wasted_Col = 244298 
Wasted_Row = 83254 
Idle = 2812293 

BW Util Bottlenecks: 
RCDc_limit = 346389 
RCDWRc_limit = 73 
WTRc_limit = 624 
RTWc_limit = 301 
CCDLc_limit = 11170 
rwq = 0 
CCDLc_limit_alone = 11118 
WTRc_limit_alone = 588 
RTWc_limit_alone = 285 

Commands details: 
total_CMD = 3222597 
n_nop = 3168435 
Read = 20657 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18031 
n_pre = 18015 
n_ref = 0 
n_req = 20665 
total_req = 20688 

Dual Bus Interface Util: 
issued_total_row = 36046 
issued_total_col = 20688 
Row_Bus_Util =  0.011185 
CoL_Bus_Util = 0.006420 
Either_Row_CoL_Bus_Util = 0.016807 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.047487 
queue_avg = 0.226187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3168407 n_act=18109 n_pre=18093 n_ref_event=0 n_req=20824 n_rd=20809 n_rd_L2_A=0 n_write=0 n_wr_bk=51 bw_util=0.02589
n_activity=470306 dram_eff=0.1774
bk0: 1276a 3148476i bk1: 1372a 3140808i bk2: 1233a 3152451i bk3: 1355a 3144175i bk4: 1267a 3150142i bk5: 1395a 3141847i bk6: 1283a 3145914i bk7: 1369a 3138869i bk8: 1228a 3148362i bk9: 1392a 3137272i bk10: 1242a 3146685i bk11: 1358a 3139832i bk12: 1212a 3148835i bk13: 1297a 3141987i bk14: 1233a 3146358i bk15: 1297a 3142577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130859
Row_Buffer_Locality_read = 0.130857
Row_Buffer_Locality_write = 0.133333
Bank_Level_Parallism = 3.147221
Bank_Level_Parallism_Col = 1.520726
Bank_Level_Parallism_Ready = 1.087607
write_to_read_ratio_blp_rw_average = 0.001997
GrpLevelPara = 1.404549 

BW Util details:
bwutil = 0.025892 
total_CMD = 3222597 
util_bw = 83440 
Wasted_Col = 240025 
Wasted_Row = 82384 
Idle = 2816748 

BW Util Bottlenecks: 
RCDc_limit = 343548 
RCDWRc_limit = 108 
WTRc_limit = 1068 
RTWc_limit = 811 
CCDLc_limit = 11409 
rwq = 0 
CCDLc_limit_alone = 11349 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 777 

Commands details: 
total_CMD = 3222597 
n_nop = 3168407 
Read = 20809 
Write = 0 
L2_Alloc = 0 
L2_WB = 51 
n_act = 18109 
n_pre = 18093 
n_ref = 0 
n_req = 20824 
total_req = 20860 

Dual Bus Interface Util: 
issued_total_row = 36202 
issued_total_col = 20860 
Row_Bus_Util =  0.011234 
CoL_Bus_Util = 0.006473 
Either_Row_CoL_Bus_Util = 0.016816 
Issued_on_Two_Bus_Simul_Util = 0.000891 
issued_two_Eff = 0.052999 
queue_avg = 0.257375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257375
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3170196 n_act=17370 n_pre=17354 n_ref_event=0 n_req=19833 n_rd=19822 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02465
n_activity=479276 dram_eff=0.1658
bk0: 1257a 3152936i bk1: 1245a 3153691i bk2: 1232a 3153671i bk3: 1243a 3154566i bk4: 1281a 3152271i bk5: 1224a 3155691i bk6: 1255a 3152825i bk7: 1254a 3151685i bk8: 1261a 3149941i bk9: 1216a 3151091i bk10: 1302a 3148817i bk11: 1223a 3151852i bk12: 1264a 3149100i bk13: 1190a 3154170i bk14: 1204a 3155132i bk15: 1171a 3156351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124792
Row_Buffer_Locality_read = 0.124861
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.766123
Bank_Level_Parallism_Col = 1.452218
Bank_Level_Parallism_Ready = 1.073390
write_to_read_ratio_blp_rw_average = 0.000937
GrpLevelPara = 1.356475 

BW Util details:
bwutil = 0.024655 
total_CMD = 3222597 
util_bw = 79452 
Wasted_Col = 245091 
Wasted_Row = 89153 
Idle = 2808901 

BW Util Bottlenecks: 
RCDc_limit = 339316 
RCDWRc_limit = 113 
WTRc_limit = 633 
RTWc_limit = 259 
CCDLc_limit = 9754 
rwq = 0 
CCDLc_limit_alone = 9706 
WTRc_limit_alone = 595 
RTWc_limit_alone = 249 

Commands details: 
total_CMD = 3222597 
n_nop = 3170196 
Read = 19822 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 17370 
n_pre = 17354 
n_ref = 0 
n_req = 19833 
total_req = 19863 

Dual Bus Interface Util: 
issued_total_row = 34724 
issued_total_col = 19863 
Row_Bus_Util =  0.010775 
CoL_Bus_Util = 0.006164 
Either_Row_CoL_Bus_Util = 0.016260 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.041717 
queue_avg = 0.192621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192621
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3222597 n_nop=3172063 n_act=16590 n_pre=16574 n_ref_event=0 n_req=18986 n_rd=18979 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02359
n_activity=485571 dram_eff=0.1566
bk0: 1244a 3154965i bk1: 1216a 3156805i bk2: 1212a 3156517i bk3: 1179a 3158597i bk4: 1208a 3158369i bk5: 1143a 3161354i bk6: 1269a 3151333i bk7: 1121a 3159329i bk8: 1226a 3153767i bk9: 1163a 3156815i bk10: 1221a 3152124i bk11: 1159a 3158953i bk12: 1207a 3155488i bk13: 1116a 3161431i bk14: 1180a 3156826i bk15: 1115a 3162119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126672
Row_Buffer_Locality_read = 0.126666
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.581696
Bank_Level_Parallism_Col = 1.417836
Bank_Level_Parallism_Ready = 1.084401
write_to_read_ratio_blp_rw_average = 0.000734
GrpLevelPara = 1.326207 

BW Util details:
bwutil = 0.023590 
total_CMD = 3222597 
util_bw = 76020 
Wasted_Col = 244157 
Wasted_Row = 95420 
Idle = 2807000 

BW Util Bottlenecks: 
RCDc_limit = 329260 
RCDWRc_limit = 71 
WTRc_limit = 348 
RTWc_limit = 166 
CCDLc_limit = 8618 
rwq = 0 
CCDLc_limit_alone = 8592 
WTRc_limit_alone = 328 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3222597 
n_nop = 3172063 
Read = 18979 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 16590 
n_pre = 16574 
n_ref = 0 
n_req = 18986 
total_req = 19005 

Dual Bus Interface Util: 
issued_total_row = 33164 
issued_total_col = 19005 
Row_Bus_Util =  0.010291 
CoL_Bus_Util = 0.005897 
Either_Row_CoL_Bus_Util = 0.015681 
Issued_on_Two_Bus_Simul_Util = 0.000507 
issued_two_Eff = 0.032354 
queue_avg = 0.186308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186308

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79328, Miss = 9724, Miss_rate = 0.123, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 80322, Miss = 9461, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 81816, Miss = 10071, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 79571, Miss = 10213, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 79464, Miss = 9988, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 79848, Miss = 9882, Miss_rate = 0.124, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 80778, Miss = 9688, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 82217, Miss = 9992, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 81405, Miss = 10530, Miss_rate = 0.129, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 81971, Miss = 10033, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 82812, Miss = 9563, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 79040, Miss = 9487, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 78821, Miss = 11244, Miss_rate = 0.143, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 80816, Miss = 10761, Miss_rate = 0.133, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 81502, Miss = 9767, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 79428, Miss = 9368, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 80432, Miss = 10553, Miss_rate = 0.131, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[17]: Access = 81392, Miss = 10109, Miss_rate = 0.124, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 80846, Miss = 9977, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 80292, Miss = 10840, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 80513, Miss = 10056, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 79389, Miss = 9768, Miss_rate = 0.123, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 80331, Miss = 9769, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79373, Miss = 9212, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1931707
L2_total_cache_misses = 240056
L2_total_cache_miss_rate = 0.1243
L2_total_cache_pending_hits = 78
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1674503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 78
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1914578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17129
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1931707
icnt_total_pkts_simt_to_mem=1931707
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1931707
Req_Network_cycles = 1256635
Req_Network_injected_packets_per_cycle =       1.5372 
Req_Network_conflicts_per_cycle =       1.1306
Req_Network_conflicts_per_cycle_util =       7.3793
Req_Bank_Level_Parallism =      10.0329
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       7.1489
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1059

Reply_Network_injected_packets_num = 1931707
Reply_Network_cycles = 1256635
Reply_Network_injected_packets_per_cycle =        1.5372
Reply_Network_conflicts_per_cycle =        0.6595
Reply_Network_conflicts_per_cycle_util =       4.3084
Reply_Bank_Level_Parallism =      10.0428
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1675
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0512
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 53 sec (3413 sec)
gpgpu_simulation_rate = 7433 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3709239x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e32c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e308..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2becf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Simulation cycle for kernel 2 is = 1290000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1290798
gpu_sim_insn = 18918913
gpu_ipc =      14.6568
gpu_tot_sim_cycle = 2547433
gpu_tot_sim_insn = 44290899
gpu_tot_ipc =      17.3865
gpu_tot_issued_cta = 270
gpu_occupancy = 40.2083% 
gpu_tot_occupancy = 40.1898% 
max_total_param_size = 0
gpu_stall_dramfull = 40331
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7794
partiton_level_parallism_total  =       1.6599
partiton_level_parallism_util =      10.8877
partiton_level_parallism_util_total  =      10.4798
L2_BW  =      77.7259 GB/Sec
L2_BW_total  =      72.5065 GB/Sec
gpu_total_sim_rate=6330

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 268029, Miss = 152618, Miss_rate = 0.569, Pending_hits = 3926, Reservation_fails = 253726
	L1D_cache_core[1]: Access = 236481, Miss = 138085, Miss_rate = 0.584, Pending_hits = 4087, Reservation_fails = 228023
	L1D_cache_core[2]: Access = 238648, Miss = 137895, Miss_rate = 0.578, Pending_hits = 4122, Reservation_fails = 229177
	L1D_cache_core[3]: Access = 262154, Miss = 148792, Miss_rate = 0.568, Pending_hits = 4399, Reservation_fails = 251995
	L1D_cache_core[4]: Access = 236784, Miss = 137288, Miss_rate = 0.580, Pending_hits = 3894, Reservation_fails = 217759
	L1D_cache_core[5]: Access = 247515, Miss = 142816, Miss_rate = 0.577, Pending_hits = 4106, Reservation_fails = 249976
	L1D_cache_core[6]: Access = 246204, Miss = 143463, Miss_rate = 0.583, Pending_hits = 4289, Reservation_fails = 236169
	L1D_cache_core[7]: Access = 242048, Miss = 137371, Miss_rate = 0.568, Pending_hits = 4169, Reservation_fails = 228468
	L1D_cache_core[8]: Access = 254961, Miss = 147465, Miss_rate = 0.578, Pending_hits = 4497, Reservation_fails = 252012
	L1D_cache_core[9]: Access = 228928, Miss = 129979, Miss_rate = 0.568, Pending_hits = 4013, Reservation_fails = 222640
	L1D_cache_core[10]: Access = 254076, Miss = 139136, Miss_rate = 0.548, Pending_hits = 4090, Reservation_fails = 235373
	L1D_cache_core[11]: Access = 259616, Miss = 149636, Miss_rate = 0.576, Pending_hits = 4365, Reservation_fails = 265395
	L1D_cache_core[12]: Access = 244406, Miss = 136248, Miss_rate = 0.557, Pending_hits = 3982, Reservation_fails = 232260
	L1D_cache_core[13]: Access = 238205, Miss = 138671, Miss_rate = 0.582, Pending_hits = 4302, Reservation_fails = 242943
	L1D_cache_core[14]: Access = 260280, Miss = 150600, Miss_rate = 0.579, Pending_hits = 4450, Reservation_fails = 274407
	L1D_cache_core[15]: Access = 246080, Miss = 137585, Miss_rate = 0.559, Pending_hits = 4102, Reservation_fails = 231703
	L1D_cache_core[16]: Access = 255235, Miss = 142892, Miss_rate = 0.560, Pending_hits = 4392, Reservation_fails = 259217
	L1D_cache_core[17]: Access = 246086, Miss = 138620, Miss_rate = 0.563, Pending_hits = 4242, Reservation_fails = 245528
	L1D_cache_core[18]: Access = 263703, Miss = 151234, Miss_rate = 0.574, Pending_hits = 4488, Reservation_fails = 274715
	L1D_cache_core[19]: Access = 257713, Miss = 145798, Miss_rate = 0.566, Pending_hits = 4431, Reservation_fails = 271323
	L1D_cache_core[20]: Access = 248287, Miss = 140911, Miss_rate = 0.568, Pending_hits = 4295, Reservation_fails = 254335
	L1D_cache_core[21]: Access = 237695, Miss = 136249, Miss_rate = 0.573, Pending_hits = 4289, Reservation_fails = 247619
	L1D_cache_core[22]: Access = 249805, Miss = 141309, Miss_rate = 0.566, Pending_hits = 4375, Reservation_fails = 244093
	L1D_cache_core[23]: Access = 231545, Miss = 131127, Miss_rate = 0.566, Pending_hits = 4008, Reservation_fails = 248600
	L1D_cache_core[24]: Access = 246129, Miss = 137901, Miss_rate = 0.560, Pending_hits = 4397, Reservation_fails = 245048
	L1D_cache_core[25]: Access = 247671, Miss = 137376, Miss_rate = 0.555, Pending_hits = 4003, Reservation_fails = 241624
	L1D_cache_core[26]: Access = 263228, Miss = 145748, Miss_rate = 0.554, Pending_hits = 4343, Reservation_fails = 268865
	L1D_cache_core[27]: Access = 267113, Miss = 143135, Miss_rate = 0.536, Pending_hits = 4294, Reservation_fails = 265483
	L1D_cache_core[28]: Access = 263287, Miss = 140861, Miss_rate = 0.535, Pending_hits = 4193, Reservation_fails = 240308
	L1D_cache_core[29]: Access = 202500, Miss = 110414, Miss_rate = 0.545, Pending_hits = 3440, Reservation_fails = 144567
	L1D_total_cache_accesses = 7444412
	L1D_total_cache_misses = 4211223
	L1D_total_cache_miss_rate = 0.5657
	L1D_total_cache_pending_hits = 125983
	L1D_total_cache_reservation_fails = 7303351
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.189
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3089826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 125983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3394894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7302983
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 816255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 125983
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7426958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17454

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 446754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6856229
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 368
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7848, 13712, 7181, 10813, 4629, 9953, 20209, 3675, 9895, 8233, 17059, 8843, 10469, 6739, 13097, 10969, 14607, 5959, 31961, 8540, 11418, 6489, 6535, 7687, 
gpgpu_n_tot_thrd_icount = 211133696
gpgpu_n_tot_w_icount = 6597928
gpgpu_n_stall_shd_mem = 4006075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4211149
gpgpu_n_mem_write_global = 17454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9601945
gpgpu_n_store_insn = 88331
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3819722
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 186353
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108499	W0_Idle:23385176	W0_Scoreboard:59206641	W1:2053536	W2:765343	W3:496049	W4:370776	W5:299770	W6:238999	W7:215561	W8:196984	W9:173413	W10:152935	W11:143601	W12:125974	W13:125259	W14:113864	W15:94250	W16:92262	W17:83466	W18:73580	W19:65189	W20:65881	W21:64479	W22:64059	W23:60051	W24:59557	W25:55716	W26:55548	W27:55730	W28:52753	W29:44619	W30:40012	W31:27260	W32:71452
single_issue_nums: WS0:1717191	WS1:1629544	WS2:1636415	WS3:1614778	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33689192 {8:4211149,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 698160 {40:17454,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168445960 {40:4211149,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139632 {8:17454,}
maxmflatency = 3230 
max_icnt2mem_latency = 1613 
maxmrqlatency = 2455 
max_icnt2sh_latency = 77 
averagemflatency = 437 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:378706 	5740 	11480 	23517 	25938 	14227 	10959 	13120 	8484 	448 	47 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735835 	2390576 	1080919 	18862 	2411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	989012 	273004 	1072051 	1864890 	29295 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2213335 	1347916 	568226 	94818 	4202 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	867 	1554 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         5         9         8         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         6         6         8         8         5         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         4         6         8        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         6         4        12        12         6         7         8         4 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         6         6 
dram[5]:        64        64        63        64        64        64        48        49         5         5        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         6         8         7 
dram[7]:        64        64        64        64        64        64        49        47         4         5        12        12         6         8         9        10 
dram[8]:        64        64        64        64        64        64        49        44         7         8        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         7         7         7 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        13         7         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        12        12         6         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     47326     51870    136752    149710     87113     97267     51152     46909    153837    148309     94256     94825     60821     26164 
dram[1]:    113383    116651     55982     55171    156842    176898     99017    107975     47033     42296    147015    145213     98283     94183     24034     24340 
dram[2]:    159666    162096     57839     53988    178679    179826    114783    116350     14850     25184    143736    153114     90218     85177    104447    109380 
dram[3]:    184553    184014     51606     53473    181507    182540    119634    122831     34265     36096    152395    152912     78751     89697    112155    115078 
dram[4]:    171251    171363     49066     45338    185334    187028    129073    134890     39746     38179    152099    152632     95735    159003    116461    116303 
dram[5]:    183151    183202     46513     47744    188589    141640    145170    149160     36448     34560    152908    154252    160583    161569    122293    123916 
dram[6]:    186717    188766     73478     70841    141639     60147    153666    158816     52942     20325    156832    159841    163578    163851    124728     52333 
dram[7]:    186511    186088     66512     51844     62678     65412    163155    167864     26432     27865    162202    164192    164891    216829     54346     53433 
dram[8]:     69837    117592     49825     61415     68800    109796    172683    177354     30518     30624    167605    170668    217939    218514     26132     21572 
dram[9]:    115575    112810    123251    117909     92160     96589    234744     52413     32403     38678    174508    177755    219394    219797     36717     39839 
dram[10]:     88192     88205     27490     48393    129338    133314     71489     75886     42714     39547    181260    108359    183657    184409     66346     58418 
dram[11]:    102989    105839     48244     47835    133116    133105     79428     82571     45090     78931    158946    160135     93225     94211     52764     61118 
average row accesses per activate:
dram[0]:  1.171481  1.166587  1.168052  1.174391  1.199532  1.195075  1.138164  1.141923  1.101487  1.129852  1.144821  1.130924  1.128385  1.131370  1.117703  1.099382 
dram[1]:  1.173250  1.164377  1.170754  1.167121  1.176579  1.173587  1.159338  1.171916  1.130134  1.107411  1.128460  1.134146  1.141919  1.136741  1.113980  1.129258 
dram[2]:  1.151596  1.143051  1.177840  1.175139  1.187960  1.194288  1.177989  1.174589  1.094355  1.111918  1.118666  1.118636  1.108541  1.119282  1.142130  1.126852 
dram[3]:  1.165062  1.189944  1.203185  1.189767  1.182588  1.192202  1.169898  1.172398  1.089766  1.097561  1.107427  1.118629  1.112472  1.149909  1.129612  1.124307 
dram[4]:  1.207456  1.198029  1.167799  1.177187  1.178556  1.193505  1.160393  1.180130  1.102250  1.102067  1.125165  1.141176  1.144879  1.134472  1.131070  1.102922 
dram[5]:  1.176442  1.178242  1.170142  1.198212  1.204149  1.192345  1.166027  1.172480  1.105356  1.116488  1.125392  1.124195  1.129390  1.121771  1.113658  1.115036 
dram[6]:  1.151490  1.167835  1.189802  1.169014  1.164932  1.182307  1.174188  1.170998  1.144711  1.120046  1.127041  1.154847  1.154299  1.126952  1.144155  1.149145 
dram[7]:  1.177705  1.183805  1.175676  1.179759  1.178222  1.175734  1.159038  1.166354  1.111702  1.102799  1.140073  1.136837  1.111920  1.112775  1.132861  1.130601 
dram[8]:  1.164583  1.176971  1.170306  1.177716  1.173815  1.177889  1.191746  1.169154  1.119983  1.137543  1.143391  1.136069  1.124843  1.090129  1.130684  1.100135 
dram[9]:  1.198825  1.188894  1.189503  1.151285  1.180291  1.200253  1.147059  1.154485  1.126705  1.134984  1.149711  1.150967  1.110864  1.127551  1.138517  1.117003 
dram[10]:  1.166137  1.171969  1.166743  1.164662  1.174910  1.186741  1.160925  1.160072  1.129103  1.116000  1.150992  1.119947  1.103979  1.109282  1.130055  1.121974 
dram[11]:  1.170027  1.176724  1.159521  1.159786  1.192737  1.175884  1.159649  1.140137  1.126493  1.121906  1.106719  1.131816  1.126934  1.145792  1.147072  1.142427 
average row locality = 492685/428700 = 1.149254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2555      2443      2530      2458      2561      2475      2529      2446      2518      2445      2498      2410      2416      2418      2336      2312 
dram[1]:      2611      2625      2530      2570      2552      2657      2663      2679      2614      2660      2609      2697      2605      2599      2499      2418 
dram[2]:      2594      2530      2530      2543      2585      2551      2601      2570      2598      2603      2583      2461      2490      2492      2465      2432 
dram[3]:      2537      2553      2493      2558      2513      2599      2534      2591      2513      2565      2505      2546      2452      2514      2326      2432 
dram[4]:      2749      2549      2749      2611      2792      2646      2713      2542      2695      2613      2562      2619      2746      2589      2628      2529 
dram[5]:      2446      2426      2469      2412      2554      2461      2430      2454      2497      2492      2513      2444      2443      2432      2381      2335 
dram[6]:      2818      2828      2940      2739      2910      2860      2784      2794      2911      2911      2830      2752      2938      2743      2766      2683 
dram[7]:      2525      2383      2610      2448      2532      2442      2507      2489      2508      2403      2515      2401      2439      2372      2392      2371 
dram[8]:      2790      2626      2680      2558      2600      2589      2772      2585      2707      2630      2751      2630      2692      2538      2559      2437 
dram[9]:      2653      2817      2561      2732      2599      2847      2613      2780      2561      2842      2588      2798      2494      2648      2542      2649 
dram[10]:      2567      2540      2533      2518      2613      2542      2561      2580      2580      2511      2668      2521      2576      2422      2456      2405 
dram[11]:      2550      2457      2515      2388      2562      2360      2644      2335      2547      2402      2520      2387      2472      2286      2486      2278 
total dram reads = 492512
bank skew: 2940/2278 = 1.29
chip skew: 45207/39189 = 1.15
number of total write accesses:
dram[0]:         0         4         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:        12        10         0         0         0         0         0         0         0         0         0         0         8        12        10         8 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        16         8         8 
dram[3]:        15        12         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         4        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8        11         0         0         0         0         0         0         0         0         0         0         8         0        16        24 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        20        15         4 
dram[8]:        19         4         0         0         0         0         0         0         0         0         0         0         8         8         8         8 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0         4        16        20        17 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        13        16        12        20 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        18         4         8         0 
total dram writes = 654
min_bank_accesses = 0!
chip skew: 91/9 = 10.11
average mf latency per bank:
dram[0]:       3904      3961      2116      2286      2086      2212      2257      2275      2215      2442      2331      2463      6198      6009     10022     10121
dram[1]:       3958      3755      2324      2308      2255      2122      2039      2081      2362      2287      2317      2172      5935      5773      9242      9175
dram[2]:       3678      4009      2279      2221      2209      2240      2258      2197      2300      2073      2244      2402      6229      6037      9165      9576
dram[3]:       3893      3933      2319      2368      2200      2073      2304      2294      2257      2304      2282      2280      6183      6115     10139      9691
dram[4]:       3774      3867      2287      2363      2035      2042      2148      2287      2149      2214      2308      2321      5392      5876      8907      9563
dram[5]:       4211      3876      2280      2313      2133      2314      2351      2167      2356      2342      2306      2309      6310      6262      9788      9856
dram[6]:       3101      3161      2048      2124      2042      2177      1885      2014      2103      2170      2069      2247      5266      5746      8460      8855
dram[7]:       3845      3995      2199      2221      2353      2299      2268      2175      2509      2423      2437      2348      6268      6342      9476      9372
dram[8]:       3302      3565      2021      2238      2193      2243      2102      2425      2048      2326      2166      2312      6008      6360      9261      9522
dram[9]:       3565      3343      2236      1956      2246      2065      2277      2056      2455      2234      2297      2209      6303      6021      8598      8489
dram[10]:       3624      3803      2058      2036      2176      2155      2168      2116      2441      2489      2342      2394      6357      6245      9140      9310
dram[11]:       3537      3692      2056      2209      2249      2326      2199      2395      2520      2473      2396      2355      6383      6707      9109      9944
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2445      2619      2390      2161      2295      2700      2763      2368      2473
dram[1]:       2518      2565      2743      2562      2649      2428      2445      2796      2334      2607      2502      2642      2712      2540      3230      2956
dram[2]:       2538      2686      2660      2663      2712      2699      2556      2553      2700      2684      3027      2914      2754      2579      2939      2523
dram[3]:       2553      2508      2560      2729      2714      2793      2906      2729      2825      2817      2641      2468      2378      2690      2523      2702
dram[4]:       3165      2627      2409      2601      2440      2765      2269      2628      2405      2718      2504      2668      2208      2889      2519      2620
dram[5]:       2291      2228      2369      2333      2453      2397      2591      2152      2595      2361      2507      2491      2386      2302      2380      2733
dram[6]:       2523      2572      2461      2661      2717      2815      2663      2847      2908      2763      2420      2667      2718      3096      2915      3190
dram[7]:       1939      2286      2207      2026      2438      2385      2357      2486      2325      2408      2479      2410      2454      2467      2324      2405
dram[8]:       2583      2243      2572      2448      2581      2693      2791      2710      2507      2801      2642      2382      2489      2616      2474      2152
dram[9]:       2362      2614      2091      2312      2350      2487      2569      2681      2581      2286      2546      2748      2701      2569      2387      2515
dram[10]:       2112      2194      2594      2170      2514      2786      2447      2526      2558      2412      2437      2628      2313      2288      2383      2229
dram[11]:       2305      2238      2792      2007      2543      2334      2630      2424      2806      2364      2663      2147      2578      2469      2928      2432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6428319 n_act=34352 n_pre=34336 n_ref_event=4572360550251980812 n_req=39354 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.0241
n_activity=1003722 dram_eff=0.1569
bk0: 2555a 6391401i bk1: 2443a 6394456i bk2: 2530a 6393409i bk3: 2458a 6396682i bk4: 2561a 6391974i bk5: 2475a 6397503i bk6: 2529a 6388616i bk7: 2446a 6393254i bk8: 2518a 6385588i bk9: 2445a 6393652i bk10: 2498a 6392593i bk11: 2410a 6395283i bk12: 2416a 6395665i bk13: 2418a 6395841i bk14: 2336a 6399348i bk15: 2312a 6398243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127357
Row_Buffer_Locality_read = 0.127344
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.642321
Bank_Level_Parallism_Col = 1.544753
Bank_Level_Parallism_Ready = 1.085926
write_to_read_ratio_blp_rw_average = 0.000189
GrpLevelPara = 1.329144 

BW Util details:
bwutil = 0.024104 
total_CMD = 6532806 
util_bw = 157464 
Wasted_Col = 503606 
Wasted_Row = 200331 
Idle = 5671405 

BW Util Bottlenecks: 
RCDc_limit = 681050 
RCDWRc_limit = 29 
WTRc_limit = 243 
RTWc_limit = 109 
CCDLc_limit = 17954 
rwq = 0 
CCDLc_limit_alone = 17944 
WTRc_limit_alone = 239 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 6532806 
n_nop = 6428319 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 34352 
n_pre = 34336 
n_ref = 4572360550251980812 
n_req = 39354 
total_req = 39366 

Dual Bus Interface Util: 
issued_total_row = 68688 
issued_total_col = 39366 
Row_Bus_Util =  0.010514 
CoL_Bus_Util = 0.006026 
Either_Row_CoL_Bus_Util = 0.015994 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.034138 
queue_avg = 0.232711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6423467 n_act=36243 n_pre=36227 n_ref_event=0 n_req=41604 n_rd=41588 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.0255
n_activity=1004652 dram_eff=0.1658
bk0: 2611a 6387672i bk1: 2625a 6386045i bk2: 2530a 6388239i bk3: 2570a 6384175i bk4: 2552a 6388421i bk5: 2657a 6381228i bk6: 2663a 6380083i bk7: 2679a 6379056i bk8: 2614a 6379377i bk9: 2660a 6370664i bk10: 2609a 6381669i bk11: 2697a 6373024i bk12: 2605a 6382475i bk13: 2599a 6379836i bk14: 2499a 6385293i bk15: 2418a 6390397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129170
Row_Buffer_Locality_read = 0.129172
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.858931
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.074530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025501 
total_CMD = 6532806 
util_bw = 166592 
Wasted_Col = 506541 
Wasted_Row = 189802 
Idle = 5669871 

BW Util Bottlenecks: 
RCDc_limit = 702916 
RCDWRc_limit = 140 
WTRc_limit = 957 
RTWc_limit = 1998 
CCDLc_limit = 21220 
rwq = 0 
CCDLc_limit_alone = 21026 
WTRc_limit_alone = 903 
RTWc_limit_alone = 1858 

Commands details: 
total_CMD = 6532806 
n_nop = 6423467 
Read = 41588 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 36243 
n_pre = 36227 
n_ref = 0 
n_req = 41604 
total_req = 41648 

Dual Bus Interface Util: 
issued_total_row = 72470 
issued_total_col = 41648 
Row_Bus_Util =  0.011093 
CoL_Bus_Util = 0.006375 
Either_Row_CoL_Bus_Util = 0.016737 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.043708 
queue_avg = 0.253586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6425170 n_act=35526 n_pre=35510 n_ref_event=0 n_req=40645 n_rd=40628 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02492
n_activity=997087 dram_eff=0.1633
bk0: 2594a 6383909i bk1: 2530a 6386497i bk2: 2530a 6390028i bk3: 2543a 6389758i bk4: 2585a 6389287i bk5: 2551a 6393072i bk6: 2601a 6384814i bk7: 2570a 6388633i bk8: 2598a 6378423i bk9: 2603a 6381494i bk10: 2583a 6381300i bk11: 2461a 6387672i bk12: 2490a 6383596i bk13: 2492a 6388569i bk14: 2465a 6391253i bk15: 2432a 6389953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126239
Row_Buffer_Locality_read = 0.126292
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.796888
Bank_Level_Parallism_Col = 1.450497
Bank_Level_Parallism_Ready = 1.076784
write_to_read_ratio_blp_rw_average = 0.001505
GrpLevelPara = 1.353999 

BW Util details:
bwutil = 0.024917 
total_CMD = 6532806 
util_bw = 162776 
Wasted_Col = 504591 
Wasted_Row = 188450 
Idle = 5676989 

BW Util Bottlenecks: 
RCDc_limit = 695043 
RCDWRc_limit = 163 
WTRc_limit = 1151 
RTWc_limit = 1238 
CCDLc_limit = 19476 
rwq = 0 
CCDLc_limit_alone = 19305 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1142 

Commands details: 
total_CMD = 6532806 
n_nop = 6425170 
Read = 40628 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 35526 
n_pre = 35510 
n_ref = 0 
n_req = 40645 
total_req = 40694 

Dual Bus Interface Util: 
issued_total_row = 71036 
issued_total_col = 40694 
Row_Bus_Util =  0.010874 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016476 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.038036 
queue_avg = 0.249401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6426623 n_act=35042 n_pre=35026 n_ref_event=0 n_req=40243 n_rd=40231 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02466
n_activity=1003605 dram_eff=0.1605
bk0: 2537a 6393064i bk1: 2553a 6388585i bk2: 2493a 6395123i bk3: 2558a 6389107i bk4: 2513a 6394203i bk5: 2599a 6388286i bk6: 2534a 6388594i bk7: 2591a 6383464i bk8: 2513a 6383584i bk9: 2565a 6380404i bk10: 2505a 6384052i bk11: 2546a 6382603i bk12: 2452a 6389218i bk13: 2514a 6389021i bk14: 2326a 6397768i bk15: 2432a 6390649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129538
Row_Buffer_Locality_read = 0.129552
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.752246
Bank_Level_Parallism_Col = 1.448650
Bank_Level_Parallism_Ready = 1.090773
write_to_read_ratio_blp_rw_average = 0.001649
GrpLevelPara = 1.349051 

BW Util details:
bwutil = 0.024662 
total_CMD = 6532806 
util_bw = 161112 
Wasted_Col = 502466 
Wasted_Row = 195751 
Idle = 5673477 

BW Util Bottlenecks: 
RCDc_limit = 687244 
RCDWRc_limit = 99 
WTRc_limit = 857 
RTWc_limit = 1562 
CCDLc_limit = 19385 
rwq = 0 
CCDLc_limit_alone = 19241 
WTRc_limit_alone = 812 
RTWc_limit_alone = 1463 

Commands details: 
total_CMD = 6532806 
n_nop = 6426623 
Read = 40231 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 35042 
n_pre = 35026 
n_ref = 0 
n_req = 40243 
total_req = 40278 

Dual Bus Interface Util: 
issued_total_row = 70068 
issued_total_col = 40278 
Row_Bus_Util =  0.010726 
CoL_Bus_Util = 0.006165 
Either_Row_CoL_Bus_Util = 0.016254 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.039206 
queue_avg = 0.252871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252871
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6421835 n_act=36765 n_pre=36749 n_ref_event=0 n_req=42349 n_rd=42332 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02596
n_activity=1001437 dram_eff=0.1693
bk0: 2749a 6377183i bk1: 2549a 6388769i bk2: 2749a 6372329i bk3: 2611a 6384130i bk4: 2792a 6374613i bk5: 2646a 6384742i bk6: 2713a 6373371i bk7: 2542a 6387448i bk8: 2695a 6370742i bk9: 2613a 6378461i bk10: 2562a 6382041i bk11: 2619a 6381744i bk12: 2746a 6371658i bk13: 2589a 6380689i bk14: 2628a 6376756i bk15: 2529a 6378731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132116
Row_Buffer_Locality_read = 0.132146
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.932971
Bank_Level_Parallism_Col = 1.486809
Bank_Level_Parallism_Ready = 1.085865
write_to_read_ratio_blp_rw_average = 0.002980
GrpLevelPara = 1.380171 

BW Util details:
bwutil = 0.025960 
total_CMD = 6532806 
util_bw = 169592 
Wasted_Col = 507067 
Wasted_Row = 182933 
Idle = 5673214 

BW Util Bottlenecks: 
RCDc_limit = 709218 
RCDWRc_limit = 145 
WTRc_limit = 1079 
RTWc_limit = 2774 
CCDLc_limit = 21768 
rwq = 0 
CCDLc_limit_alone = 21545 
WTRc_limit_alone = 1020 
RTWc_limit_alone = 2610 

Commands details: 
total_CMD = 6532806 
n_nop = 6421835 
Read = 42332 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 36765 
n_pre = 36749 
n_ref = 0 
n_req = 42349 
total_req = 42398 

Dual Bus Interface Util: 
issued_total_row = 73514 
issued_total_col = 42398 
Row_Bus_Util =  0.011253 
CoL_Bus_Util = 0.006490 
Either_Row_CoL_Bus_Util = 0.016987 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.044525 
queue_avg = 0.270793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6429316 n_act=34100 n_pre=34084 n_ref_event=0 n_req=39192 n_rd=39189 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.024
n_activity=1008816 dram_eff=0.1554
bk0: 2446a 6397949i bk1: 2426a 6401153i bk2: 2469a 6392769i bk3: 2412a 6400092i bk4: 2554a 6394417i bk5: 2461a 6397680i bk6: 2430a 6397228i bk7: 2454a 6397542i bk8: 2497a 6387704i bk9: 2492a 6389385i bk10: 2513a 6390569i bk11: 2444a 6393452i bk12: 2443a 6392793i bk13: 2432a 6392005i bk14: 2381a 6392752i bk15: 2335a 6396017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130256
Row_Buffer_Locality_read = 0.130266
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.641176
Bank_Level_Parallism_Col = 1.423101
Bank_Level_Parallism_Ready = 1.090696
write_to_read_ratio_blp_rw_average = 0.000102
GrpLevelPara = 1.330626 

BW Util details:
bwutil = 0.024001 
total_CMD = 6532806 
util_bw = 156792 
Wasted_Col = 499581 
Wasted_Row = 202166 
Idle = 5674267 

BW Util Bottlenecks: 
RCDc_limit = 674538 
RCDWRc_limit = 23 
WTRc_limit = 189 
RTWc_limit = 76 
CCDLc_limit = 17926 
rwq = 0 
CCDLc_limit_alone = 17906 
WTRc_limit_alone = 173 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 6532806 
n_nop = 6429316 
Read = 39189 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34100 
n_pre = 34084 
n_ref = 0 
n_req = 39192 
total_req = 39198 

Dual Bus Interface Util: 
issued_total_row = 68184 
issued_total_col = 39198 
Row_Bus_Util =  0.010437 
CoL_Bus_Util = 0.006000 
Either_Row_CoL_Bus_Util = 0.015842 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.037607 
queue_avg = 0.240924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240924
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6416664 n_act=39152 n_pre=39136 n_ref_event=0 n_req=45225 n_rd=45207 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02772
n_activity=1001260 dram_eff=0.1809
bk0: 2818a 6359752i bk1: 2828a 6355635i bk2: 2940a 6343763i bk3: 2739a 6362687i bk4: 2910a 6346976i bk5: 2860a 6352727i bk6: 2784a 6361660i bk7: 2794a 6358400i bk8: 2911a 6344118i bk9: 2911a 6341379i bk10: 2830a 6346826i bk11: 2752a 6356525i bk12: 2938a 6342172i bk13: 2743a 6350171i bk14: 2766a 6352951i bk15: 2683a 6356523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134549
Row_Buffer_Locality_read = 0.134603
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.438546
Bank_Level_Parallism_Col = 1.554391
Bank_Level_Parallism_Ready = 1.084749
write_to_read_ratio_blp_rw_average = 0.003528
GrpLevelPara = 1.436070 

BW Util details:
bwutil = 0.027721 
total_CMD = 6532806 
util_bw = 181096 
Wasted_Col = 506056 
Wasted_Row = 174669 
Idle = 5670985 

BW Util Bottlenecks: 
RCDc_limit = 732212 
RCDWRc_limit = 149 
WTRc_limit = 1698 
RTWc_limit = 3773 
CCDLc_limit = 26160 
rwq = 0 
CCDLc_limit_alone = 25829 
WTRc_limit_alone = 1616 
RTWc_limit_alone = 3524 

Commands details: 
total_CMD = 6532806 
n_nop = 6416664 
Read = 45207 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 39152 
n_pre = 39136 
n_ref = 0 
n_req = 45225 
total_req = 45274 

Dual Bus Interface Util: 
issued_total_row = 78288 
issued_total_col = 45274 
Row_Bus_Util =  0.011984 
CoL_Bus_Util = 0.006930 
Either_Row_CoL_Bus_Util = 0.017778 
Issued_on_Two_Bus_Simul_Util = 0.001136 
issued_two_Eff = 0.063887 
queue_avg = 0.398054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398054
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6428754 n_act=34287 n_pre=34271 n_ref_event=0 n_req=39353 n_rd=39337 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02412
n_activity=993436 dram_eff=0.1586
bk0: 2525a 6397973i bk1: 2383a 6404801i bk2: 2610a 6388464i bk3: 2448a 6400451i bk4: 2532a 6392361i bk5: 2442a 6396699i bk6: 2507a 6392668i bk7: 2489a 6393846i bk8: 2508a 6386413i bk9: 2403a 6394193i bk10: 2515a 6390057i bk11: 2401a 6396709i bk12: 2439a 6392258i bk13: 2372a 6395487i bk14: 2392a 6398127i bk15: 2371a 6397883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129012
Row_Buffer_Locality_read = 0.129064
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.664628
Bank_Level_Parallism_Col = 1.432884
Bank_Level_Parallism_Ready = 1.086944
write_to_read_ratio_blp_rw_average = 0.001203
GrpLevelPara = 1.336613 

BW Util details:
bwutil = 0.024121 
total_CMD = 6532806 
util_bw = 157580 
Wasted_Col = 497397 
Wasted_Row = 193978 
Idle = 5683851 

BW Util Bottlenecks: 
RCDc_limit = 676850 
RCDWRc_limit = 141 
WTRc_limit = 1060 
RTWc_limit = 877 
CCDLc_limit = 18699 
rwq = 0 
CCDLc_limit_alone = 18590 
WTRc_limit_alone = 993 
RTWc_limit_alone = 835 

Commands details: 
total_CMD = 6532806 
n_nop = 6428754 
Read = 39337 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 34287 
n_pre = 34271 
n_ref = 0 
n_req = 39353 
total_req = 39395 

Dual Bus Interface Util: 
issued_total_row = 68558 
issued_total_col = 39395 
Row_Bus_Util =  0.010494 
CoL_Bus_Util = 0.006030 
Either_Row_CoL_Bus_Util = 0.015928 
Issued_on_Two_Bus_Simul_Util = 0.000597 
issued_two_Eff = 0.037491 
queue_avg = 0.212836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6422313 n_act=36714 n_pre=36698 n_ref_event=0 n_req=42158 n_rd=42144 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.02584
n_activity=984910 dram_eff=0.1714
bk0: 2790a 6369927i bk1: 2626a 6381645i bk2: 2680a 6377680i bk3: 2558a 6385873i bk4: 2600a 6383312i bk5: 2589a 6384913i bk6: 2772a 6373213i bk7: 2585a 6381539i bk8: 2707a 6369593i bk9: 2630a 6377036i bk10: 2751a 6368342i bk11: 2630a 6376713i bk12: 2692a 6369650i bk13: 2538a 6377433i bk14: 2559a 6376063i bk15: 2437a 6384093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129442
Row_Buffer_Locality_read = 0.129485
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.993593
Bank_Level_Parallism_Col = 1.485166
Bank_Level_Parallism_Ready = 1.085848
write_to_read_ratio_blp_rw_average = 0.000912
GrpLevelPara = 1.377988 

BW Util details:
bwutil = 0.025838 
total_CMD = 6532806 
util_bw = 168796 
Wasted_Col = 503001 
Wasted_Row = 179294 
Idle = 5681715 

BW Util Bottlenecks: 
RCDc_limit = 707513 
RCDWRc_limit = 124 
WTRc_limit = 1081 
RTWc_limit = 694 
CCDLc_limit = 21948 
rwq = 0 
CCDLc_limit_alone = 21854 
WTRc_limit_alone = 1023 
RTWc_limit_alone = 658 

Commands details: 
total_CMD = 6532806 
n_nop = 6422313 
Read = 42144 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 36714 
n_pre = 36698 
n_ref = 0 
n_req = 42158 
total_req = 42199 

Dual Bus Interface Util: 
issued_total_row = 73412 
issued_total_col = 42199 
Row_Bus_Util =  0.011237 
CoL_Bus_Util = 0.006460 
Either_Row_CoL_Bus_Util = 0.016914 
Issued_on_Two_Bus_Simul_Util = 0.000783 
issued_two_Eff = 0.046320 
queue_avg = 0.296206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6421911 n_act=37057 n_pre=37041 n_ref_event=0 n_req=42749 n_rd=42724 n_rd_L2_A=0 n_write=0 n_wr_bk=91 bw_util=0.02622
n_activity=975253 dram_eff=0.1756
bk0: 2653a 6375732i bk1: 2817a 6360483i bk2: 2561a 6383976i bk3: 2732a 6371904i bk4: 2599a 6378908i bk5: 2847a 6365119i bk6: 2613a 6373465i bk7: 2780a 6360920i bk8: 2561a 6375147i bk9: 2842a 6356461i bk10: 2588a 6372354i bk11: 2798a 6360250i bk12: 2494a 6376357i bk13: 2648a 6367337i bk14: 2542a 6372228i bk15: 2649a 6363494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133383
Row_Buffer_Locality_read = 0.133368
Row_Buffer_Locality_write = 0.160000
Bank_Level_Parallism = 3.183417
Bank_Level_Parallism_Col = 1.518931
Bank_Level_Parallism_Ready = 1.084363
write_to_read_ratio_blp_rw_average = 0.003675
GrpLevelPara = 1.404034 

BW Util details:
bwutil = 0.026215 
total_CMD = 6532806 
util_bw = 171260 
Wasted_Col = 495676 
Wasted_Row = 173320 
Idle = 5692550 

BW Util Bottlenecks: 
RCDc_limit = 704326 
RCDWRc_limit = 154 
WTRc_limit = 1791 
RTWc_limit = 3710 
CCDLc_limit = 23518 
rwq = 0 
CCDLc_limit_alone = 23192 
WTRc_limit_alone = 1701 
RTWc_limit_alone = 3474 

Commands details: 
total_CMD = 6532806 
n_nop = 6421911 
Read = 42724 
Write = 0 
L2_Alloc = 0 
L2_WB = 91 
n_act = 37057 
n_pre = 37041 
n_ref = 0 
n_req = 42749 
total_req = 42815 

Dual Bus Interface Util: 
issued_total_row = 74098 
issued_total_col = 42815 
Row_Bus_Util =  0.011342 
CoL_Bus_Util = 0.006554 
Either_Row_CoL_Bus_Util = 0.016975 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.054268 
queue_avg = 0.327705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.327705
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6425707 n_act=35465 n_pre=35449 n_ref_event=0 n_req=40613 n_rd=40593 n_rd_L2_A=0 n_write=0 n_wr_bk=77 bw_util=0.0249
n_activity=991234 dram_eff=0.1641
bk0: 2567a 6388142i bk1: 2540a 6390880i bk2: 2533a 6391218i bk3: 2518a 6393793i bk4: 2613a 6386925i bk5: 2542a 6390777i bk6: 2561a 6386904i bk7: 2580a 6385759i bk8: 2580a 6381375i bk9: 2511a 6383220i bk10: 2668a 6379896i bk11: 2521a 6383130i bk12: 2576a 6382176i bk13: 2422a 6390384i bk14: 2456a 6391341i bk15: 2405a 6393817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127053
Row_Buffer_Locality_read = 0.127091
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 2.784571
Bank_Level_Parallism_Col = 1.448501
Bank_Level_Parallism_Ready = 1.075668
write_to_read_ratio_blp_rw_average = 0.000921
GrpLevelPara = 1.353822 

BW Util details:
bwutil = 0.024902 
total_CMD = 6532806 
util_bw = 162680 
Wasted_Col = 503569 
Wasted_Row = 188880 
Idle = 5677677 

BW Util Bottlenecks: 
RCDc_limit = 693576 
RCDWRc_limit = 180 
WTRc_limit = 1358 
RTWc_limit = 692 
CCDLc_limit = 19664 
rwq = 0 
CCDLc_limit_alone = 19550 
WTRc_limit_alone = 1271 
RTWc_limit_alone = 665 

Commands details: 
total_CMD = 6532806 
n_nop = 6425707 
Read = 40593 
Write = 0 
L2_Alloc = 0 
L2_WB = 77 
n_act = 35465 
n_pre = 35449 
n_ref = 0 
n_req = 40613 
total_req = 40670 

Dual Bus Interface Util: 
issued_total_row = 70914 
issued_total_col = 40670 
Row_Bus_Util =  0.010855 
CoL_Bus_Util = 0.006226 
Either_Row_CoL_Bus_Util = 0.016394 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.041877 
queue_avg = 0.245631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6532806 n_nop=6428945 n_act=34135 n_pre=34119 n_ref_event=0 n_req=39200 n_rd=39189 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02402
n_activity=1003818 dram_eff=0.1563
bk0: 2550a 6393238i bk1: 2457a 6398395i bk2: 2515a 6393488i bk3: 2388a 6400636i bk4: 2562a 6392115i bk5: 2360a 6402924i bk6: 2644a 6383550i bk7: 2335a 6400913i bk8: 2547a 6386044i bk9: 2402a 6394234i bk10: 2520a 6386604i bk11: 2387a 6397761i bk12: 2472a 6391094i bk13: 2286a 6403006i bk14: 2486a 6392818i bk15: 2278a 6407083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129439
Row_Buffer_Locality_read = 0.129450
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.632427
Bank_Level_Parallism_Col = 1.425588
Bank_Level_Parallism_Ready = 1.094943
write_to_read_ratio_blp_rw_average = 0.000577
GrpLevelPara = 1.331006 

BW Util details:
bwutil = 0.024021 
total_CMD = 6532806 
util_bw = 156924 
Wasted_Col = 500298 
Wasted_Row = 200221 
Idle = 5675363 

BW Util Bottlenecks: 
RCDc_limit = 676121 
RCDWRc_limit = 107 
WTRc_limit = 502 
RTWc_limit = 273 
CCDLc_limit = 17830 
rwq = 0 
CCDLc_limit_alone = 17791 
WTRc_limit_alone = 474 
RTWc_limit_alone = 262 

Commands details: 
total_CMD = 6532806 
n_nop = 6428945 
Read = 39189 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 34135 
n_pre = 34119 
n_ref = 0 
n_req = 39200 
total_req = 39231 

Dual Bus Interface Util: 
issued_total_row = 68254 
issued_total_col = 39231 
Row_Bus_Util =  0.010448 
CoL_Bus_Util = 0.006005 
Either_Row_CoL_Bus_Util = 0.015898 
Issued_on_Two_Bus_Simul_Util = 0.000555 
issued_two_Eff = 0.034893 
queue_avg = 0.231209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174476, Miss = 19943, Miss_rate = 0.114, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[1]: Access = 175389, Miss = 19407, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[2]: Access = 179664, Miss = 20685, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 174502, Miss = 20907, Miss_rate = 0.120, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 174369, Miss = 20446, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 175631, Miss = 20184, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177701, Miss = 19877, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 178993, Miss = 20362, Miss_rate = 0.114, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 177821, Miss = 21642, Miss_rate = 0.122, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 179348, Miss = 20698, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 177730, Miss = 19733, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 173450, Miss = 19456, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 19
L2_cache_bank[12]: Access = 173061, Miss = 22904, Miss_rate = 0.132, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 177291, Miss = 22313, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 178061, Miss = 20033, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 173563, Miss = 19314, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 176167, Miss = 21556, Miss_rate = 0.122, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[17]: Access = 178697, Miss = 20593, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 176219, Miss = 20614, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 176262, Miss = 22118, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 176842, Miss = 20554, Miss_rate = 0.116, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 174150, Miss = 20041, Miss_rate = 0.115, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 175687, Miss = 20298, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 173529, Miss = 18893, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4228603
L2_total_cache_misses = 492571
L2_total_cache_miss_rate = 0.1165
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 41
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3718469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4211149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17454
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4228603
icnt_total_pkts_simt_to_mem=4228603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4228603
Req_Network_cycles = 2547433
Req_Network_injected_packets_per_cycle =       1.6599 
Req_Network_conflicts_per_cycle =       1.2331
Req_Network_conflicts_per_cycle_util =       7.7839
Req_Bank_Level_Parallism =      10.4784
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.2862
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1125

Reply_Network_injected_packets_num = 4228603
Reply_Network_cycles = 2547433
Reply_Network_injected_packets_per_cycle =        1.6599
Reply_Network_conflicts_per_cycle =        0.7247
Reply_Network_conflicts_per_cycle_util =       4.5792
Reply_Bank_Level_Parallism =      10.4891
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1867
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0553
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 36 sec (6996 sec)
gpgpu_simulation_rate = 6330 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
gpgpu_silicon_slowdown = 3750000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e35c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2c04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6398
gpu_sim_insn = 498675
gpu_ipc =      77.9423
gpu_tot_sim_cycle = 2553831
gpu_tot_sim_insn = 44789574
gpu_tot_ipc =      17.5382
gpu_tot_issued_cta = 360
gpu_occupancy = 69.3210% 
gpu_tot_occupancy = 40.2367% 
max_total_param_size = 0
gpu_stall_dramfull = 40331
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2607
partiton_level_parallism_total  =       1.6589
partiton_level_parallism_util =      10.0448
partiton_level_parallism_util_total  =      10.4789
L2_BW  =      55.0677 GB/Sec
L2_BW_total  =      72.4628 GB/Sec
gpu_total_sim_rate=6386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 268413, Miss = 152716, Miss_rate = 0.569, Pending_hits = 3938, Reservation_fails = 253865
	L1D_cache_core[1]: Access = 236891, Miss = 138194, Miss_rate = 0.583, Pending_hits = 4163, Reservation_fails = 228202
	L1D_cache_core[2]: Access = 239051, Miss = 137999, Miss_rate = 0.577, Pending_hits = 4203, Reservation_fails = 229448
	L1D_cache_core[3]: Access = 262554, Miss = 148898, Miss_rate = 0.567, Pending_hits = 4478, Reservation_fails = 252283
	L1D_cache_core[4]: Access = 237184, Miss = 137397, Miss_rate = 0.579, Pending_hits = 3967, Reservation_fails = 218015
	L1D_cache_core[5]: Access = 247906, Miss = 142924, Miss_rate = 0.577, Pending_hits = 4183, Reservation_fails = 250129
	L1D_cache_core[6]: Access = 246604, Miss = 143569, Miss_rate = 0.582, Pending_hits = 4369, Reservation_fails = 236408
	L1D_cache_core[7]: Access = 242436, Miss = 137476, Miss_rate = 0.567, Pending_hits = 4238, Reservation_fails = 228648
	L1D_cache_core[8]: Access = 255341, Miss = 147571, Miss_rate = 0.578, Pending_hits = 4569, Reservation_fails = 252228
	L1D_cache_core[9]: Access = 229340, Miss = 130091, Miss_rate = 0.567, Pending_hits = 4094, Reservation_fails = 222861
	L1D_cache_core[10]: Access = 254468, Miss = 139240, Miss_rate = 0.547, Pending_hits = 4165, Reservation_fails = 235554
	L1D_cache_core[11]: Access = 260003, Miss = 149748, Miss_rate = 0.576, Pending_hits = 4440, Reservation_fails = 265556
	L1D_cache_core[12]: Access = 244809, Miss = 136353, Miss_rate = 0.557, Pending_hits = 4063, Reservation_fails = 232534
	L1D_cache_core[13]: Access = 238614, Miss = 138778, Miss_rate = 0.582, Pending_hits = 4381, Reservation_fails = 243196
	L1D_cache_core[14]: Access = 260683, Miss = 150708, Miss_rate = 0.578, Pending_hits = 4527, Reservation_fails = 274587
	L1D_cache_core[15]: Access = 246479, Miss = 137691, Miss_rate = 0.559, Pending_hits = 4178, Reservation_fails = 231868
	L1D_cache_core[16]: Access = 255639, Miss = 142995, Miss_rate = 0.559, Pending_hits = 4472, Reservation_fails = 259528
	L1D_cache_core[17]: Access = 246491, Miss = 138732, Miss_rate = 0.563, Pending_hits = 4316, Reservation_fails = 245696
	L1D_cache_core[18]: Access = 264093, Miss = 151341, Miss_rate = 0.573, Pending_hits = 4559, Reservation_fails = 274862
	L1D_cache_core[19]: Access = 258119, Miss = 145906, Miss_rate = 0.565, Pending_hits = 4509, Reservation_fails = 271629
	L1D_cache_core[20]: Access = 248681, Miss = 141019, Miss_rate = 0.567, Pending_hits = 4368, Reservation_fails = 254533
	L1D_cache_core[21]: Access = 238095, Miss = 136359, Miss_rate = 0.573, Pending_hits = 4364, Reservation_fails = 247796
	L1D_cache_core[22]: Access = 250208, Miss = 141417, Miss_rate = 0.565, Pending_hits = 4454, Reservation_fails = 244269
	L1D_cache_core[23]: Access = 231896, Miss = 131235, Miss_rate = 0.566, Pending_hits = 4082, Reservation_fails = 248761
	L1D_cache_core[24]: Access = 246524, Miss = 138007, Miss_rate = 0.560, Pending_hits = 4473, Reservation_fails = 245315
	L1D_cache_core[25]: Access = 248076, Miss = 137486, Miss_rate = 0.554, Pending_hits = 4080, Reservation_fails = 241791
	L1D_cache_core[26]: Access = 263609, Miss = 145856, Miss_rate = 0.553, Pending_hits = 4415, Reservation_fails = 269042
	L1D_cache_core[27]: Access = 267441, Miss = 143241, Miss_rate = 0.536, Pending_hits = 4364, Reservation_fails = 265655
	L1D_cache_core[28]: Access = 263687, Miss = 140967, Miss_rate = 0.535, Pending_hits = 4268, Reservation_fails = 240583
	L1D_cache_core[29]: Access = 202829, Miss = 110501, Miss_rate = 0.545, Pending_hits = 3501, Reservation_fails = 144717
	L1D_total_cache_accesses = 7456164
	L1D_total_cache_misses = 4214415
	L1D_total_cache_miss_rate = 0.5652
	L1D_total_cache_pending_hits = 128181
	L1D_total_cache_reservation_fails = 7309559
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.188
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3091314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3395840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7306146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 818501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128181
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7433836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 449917
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6856229
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3413
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7880, 13744, 7213, 10845, 4661, 9985, 20241, 3700, 9927, 8265, 17091, 8875, 10501, 6771, 13129, 11001, 14639, 5991, 31993, 8572, 11450, 6521, 6567, 7719, 
gpgpu_n_tot_thrd_icount = 211859424
gpgpu_n_tot_w_icount = 6620607
gpgpu_n_stall_shd_mem = 4006803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4214341
gpgpu_n_mem_write_global = 22328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9667970
gpgpu_n_store_insn = 108556
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3820431
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 186372
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113117	W0_Idle:23421665	W0_Scoreboard:59287087	W1:2053697	W2:765651	W3:496756	W4:371588	W5:300610	W6:239748	W7:216121	W8:197327	W9:173581	W10:152991	W11:143622	W12:125988	W13:125259	W14:113871	W15:94250	W16:92276	W17:83515	W18:73643	W19:65350	W20:66113	W21:64990	W22:64724	W23:60800	W24:60397	W25:56388	W26:56080	W27:56073	W28:52914	W29:44626	W30:40026	W31:27260	W32:84372
single_issue_nums: WS0:1722894	WS1:1635233	WS2:1642111	WS3:1620369	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33714728 {8:4214341,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 893120 {40:22328,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168573640 {40:4214341,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178624 {8:22328,}
maxmflatency = 3230 
max_icnt2mem_latency = 1613 
maxmrqlatency = 2455 
max_icnt2sh_latency = 77 
averagemflatency = 437 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:378719 	5740 	11480 	23518 	25950 	14227 	10959 	13120 	8484 	448 	47 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	737141 	2397336 	1080919 	18862 	2411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	990561 	276506 	1075063 	1864893 	29295 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2217942 	1349951 	569382 	95086 	4202 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	867 	1556 	99 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         5         9         8         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         6         6         8         8         5         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         4         6         8        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         6         4        12        12         6         7         8         4 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         6         6 
dram[5]:        64        64        63        64        64        64        48        49         5         5        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         6         8         7 
dram[7]:        64        64        64        64        64        64        49        47         4         5        12        12         6         8         9        10 
dram[8]:        64        64        64        64        64        64        49        44         7         8        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         7         7         7 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        13         7         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        12        12         6         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     47326     51870    136752    149710     87113     97267     51152     46909    153837    148309     94256     94825     60821     26164 
dram[1]:    113383    116651     55982     55171    156842    176898     99017    107975     47033     42296    147015    145213     98283     94183     24034     24340 
dram[2]:    159666    162096     57839     53988    178679    179826    114783    116350     14850     25184    143736    153114     90218     85177    104447    109380 
dram[3]:    184553    184014     51606     53473    181507    182540    119634    122831     34265     36096    152395    152912     78751     89697    112155    115078 
dram[4]:    171251    171363     49066     45338    185334    187028    129073    134890     39746     38179    152099    152632     95735    159003    116461    116303 
dram[5]:    183151    183202     46513     47744    188589    141640    145170    149160     36448     34560    152908    154252    160583    161569    122293    123916 
dram[6]:    186717    188766     73478     70841    141639     60147    153666    158816     52942     20325    156832    159841    163578    163851    124728     52333 
dram[7]:    186511    186088     66512     51844     62678     65412    163155    167864     26432     27865    162202    164192    164891    216829     54346     53433 
dram[8]:     69837    117592     49825     61415     68800    109796    172683    177354     30518     30624    167605    170668    217939    218514     26132     21572 
dram[9]:    115575    112810    123251    117909     92160     96589    234744     52413     32403     38678    174508    177755    219394    219797     36717     39839 
dram[10]:     88192     88205     27490     48393    129338    133314     71489     75886     42714     39547    181260    108359    183657    184409     66346     58418 
dram[11]:    102989    105839     48244     47835    133116    133105     79428     82571     45090     78931    158946    160135     93225     94211     52764     61118 
average row accesses per activate:
dram[0]:  1.171481  1.166587  1.168052  1.174391  1.199532  1.195075  1.138164  1.141923  1.101487  1.129852  1.144821  1.130924  1.128385  1.131370  1.117703  1.099382 
dram[1]:  1.173250  1.164377  1.170754  1.167121  1.176579  1.173587  1.159338  1.171916  1.130134  1.107411  1.128460  1.134146  1.141919  1.136681  1.113980  1.129258 
dram[2]:  1.151596  1.143051  1.177840  1.175139  1.187960  1.194288  1.177989  1.174589  1.094355  1.111918  1.118666  1.118636  1.108937  1.119229  1.142130  1.126852 
dram[3]:  1.165062  1.189944  1.203185  1.189767  1.182588  1.192202  1.169898  1.172398  1.089766  1.097561  1.107427  1.118629  1.112472  1.149909  1.129612  1.124307 
dram[4]:  1.207456  1.198029  1.167799  1.177187  1.178556  1.193505  1.160393  1.180130  1.102250  1.102067  1.125165  1.141176  1.144819  1.134472  1.131070  1.102922 
dram[5]:  1.176442  1.178242  1.170142  1.198212  1.204149  1.192345  1.166027  1.172480  1.105356  1.116488  1.125392  1.124195  1.129390  1.121771  1.113658  1.115036 
dram[6]:  1.151490  1.167835  1.189802  1.169014  1.164932  1.182307  1.174188  1.170998  1.144711  1.120046  1.127041  1.154847  1.154299  1.126952  1.144155  1.149145 
dram[7]:  1.177705  1.183805  1.175676  1.179759  1.178222  1.175734  1.159038  1.166354  1.111702  1.102799  1.140073  1.136837  1.113233  1.114125  1.132861  1.130601 
dram[8]:  1.164583  1.176971  1.170306  1.177716  1.173815  1.177889  1.191746  1.169154  1.119983  1.137543  1.143391  1.136069  1.125209  1.090129  1.130684  1.100135 
dram[9]:  1.198825  1.188894  1.189503  1.151285  1.180291  1.200253  1.147059  1.154485  1.126705  1.134984  1.149711  1.150967  1.110864  1.127551  1.138517  1.117003 
dram[10]:  1.166137  1.171969  1.166743  1.164662  1.174910  1.186741  1.160925  1.160072  1.129103  1.116000  1.150992  1.119947  1.103935  1.111060  1.130055  1.121974 
dram[11]:  1.170027  1.176724  1.159521  1.159786  1.192737  1.175884  1.159649  1.140137  1.126493  1.121906  1.106719  1.131816  1.128695  1.145792  1.147072  1.142427 
average row locality = 492711/428710 = 1.149287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2555      2443      2530      2458      2561      2475      2529      2446      2518      2445      2498      2410      2416      2418      2336      2312 
dram[1]:      2611      2625      2530      2570      2552      2657      2663      2679      2614      2660      2609      2697      2605      2600      2499      2418 
dram[2]:      2594      2530      2530      2543      2585      2551      2601      2570      2598      2603      2583      2461      2492      2493      2465      2432 
dram[3]:      2537      2553      2493      2558      2513      2599      2534      2591      2513      2565      2505      2546      2452      2514      2326      2432 
dram[4]:      2749      2549      2749      2611      2792      2646      2713      2542      2695      2613      2562      2619      2747      2589      2628      2529 
dram[5]:      2446      2426      2469      2412      2554      2461      2430      2454      2497      2492      2513      2444      2443      2432      2381      2335 
dram[6]:      2818      2828      2940      2739      2910      2860      2784      2794      2911      2911      2830      2752      2938      2743      2766      2683 
dram[7]:      2525      2383      2610      2448      2532      2442      2507      2489      2508      2403      2515      2401      2443      2376      2392      2371 
dram[8]:      2790      2626      2680      2558      2600      2589      2772      2585      2707      2630      2751      2630      2694      2538      2559      2437 
dram[9]:      2653      2817      2561      2732      2599      2847      2613      2780      2561      2842      2588      2798      2494      2648      2542      2649 
dram[10]:      2567      2540      2533      2518      2613      2542      2561      2580      2580      2511      2668      2521      2577      2427      2456      2405 
dram[11]:      2550      2457      2515      2388      2562      2360      2644      2335      2547      2402      2520      2387      2477      2286      2486      2278 
total dram reads = 492538
bank skew: 2940/2278 = 1.29
chip skew: 45207/39189 = 1.15
number of total write accesses:
dram[0]:         0         4         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[1]:        12        10         0         0         0         0         0         0         0         0         0         0         8        12        10         8 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        16         8         8 
dram[3]:        15        12         0         0         0         0         0         0         0         0         0         0         4         8         4         4 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         4        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8        11         0         0         0         0         0         0         0         0         0         0         8         0        16        24 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        20        15         4 
dram[8]:        19         4         0         0         0         0         0         0         0         0         0         0         8         8         8         8 
dram[9]:         0        34         0         0         0         0         0         0         0         0         0         0         4        16        20        17 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        13        16        12        20 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        18         4         8         0 
total dram writes = 654
min_bank_accesses = 0!
chip skew: 91/9 = 10.11
average mf latency per bank:
dram[0]:       3913      3971      2116      2286      2086      2212      2257      2275      2215      2442      2331      2463      6210      6019     10047     10145
dram[1]:       3967      3764      2324      2308      2255      2122      2039      2081      2362      2287      2317      2172      5946      5781      9265      9199
dram[2]:       3686      4018      2279      2221      2209      2240      2258      2197      2300      2073      2244      2402      6235      6046      9189      9601
dram[3]:       3900      3941      2319      2368      2200      2073      2304      2294      2257      2304      2282      2280      6194      6125     10163      9713
dram[4]:       3781      3875      2287      2363      2035      2042      2148      2287      2149      2214      2308      2321      5399      5886      8928      9585
dram[5]:       4218      3883      2280      2313      2133      2314      2351      2167      2356      2342      2306      2309      6321      6274      9811      9881
dram[6]:       3107      3167      2048      2124      2042      2177      1885      2014      2103      2170      2069      2247      5275      5756      8480      8874
dram[7]:       3852      4003      2199      2221      2353      2299      2268      2175      2509      2423      2437      2348      6278      6348      9498      9395
dram[8]:       3308      3571      2021      2238      2193      2243      2102      2425      2048      2326      2166      2312      6017      6373      9282      9544
dram[9]:       3571      3349      2236      1956      2246      2065      2277      2056      2455      2234      2297      2209      6315      6032      8619      8509
dram[10]:       3631      3810      2058      2036      2176      2155      2168      2116      2441      2489      2342      2394      6368      6243      9162      9333
dram[11]:       3544      3699      2056      2209      2249      2326      2199      2395      2520      2473      2396      2355      6383      6720      9132      9969
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2445      2619      2390      2161      2295      2700      2763      2368      2473
dram[1]:       2518      2565      2743      2562      2649      2428      2445      2796      2334      2607      2502      2642      2712      2540      3230      2956
dram[2]:       2538      2686      2660      2663      2712      2699      2556      2553      2700      2684      3027      2914      2754      2579      2939      2523
dram[3]:       2553      2508      2560      2729      2714      2793      2906      2729      2825      2817      2641      2468      2378      2690      2523      2702
dram[4]:       3165      2627      2409      2601      2440      2765      2269      2628      2405      2718      2504      2668      2208      2889      2519      2620
dram[5]:       2291      2228      2369      2333      2453      2397      2591      2152      2595      2361      2507      2491      2386      2302      2380      2733
dram[6]:       2523      2572      2461      2661      2717      2815      2663      2847      2908      2763      2420      2667      2718      3096      2915      3190
dram[7]:       1939      2286      2207      2026      2438      2385      2357      2486      2325      2408      2479      2410      2454      2467      2324      2405
dram[8]:       2583      2243      2572      2448      2581      2693      2791      2710      2507      2801      2642      2382      2489      2616      2474      2152
dram[9]:       2362      2614      2091      2312      2350      2487      2569      2681      2581      2286      2546      2748      2701      2569      2387      2515
dram[10]:       2112      2194      2594      2170      2514      2786      2447      2526      2558      2412      2437      2628      2313      2288      2383      2229
dram[11]:       2305      2238      2792      2007      2543      2334      2630      2424      2806      2364      2663      2147      2578      2469      2928      2432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6444724 n_act=34352 n_pre=34336 n_ref_event=4572360550251980812 n_req=39354 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02404
n_activity=1003722 dram_eff=0.1569
bk0: 2555a 6407806i bk1: 2443a 6410861i bk2: 2530a 6409814i bk3: 2458a 6413087i bk4: 2561a 6408379i bk5: 2475a 6413908i bk6: 2529a 6405021i bk7: 2446a 6409659i bk8: 2518a 6401993i bk9: 2445a 6410057i bk10: 2498a 6408998i bk11: 2410a 6411688i bk12: 2416a 6412070i bk13: 2418a 6412246i bk14: 2336a 6415753i bk15: 2312a 6414648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127357
Row_Buffer_Locality_read = 0.127344
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.642321
Bank_Level_Parallism_Col = 1.544753
Bank_Level_Parallism_Ready = 1.085926
write_to_read_ratio_blp_rw_average = 0.000189
GrpLevelPara = 1.329144 

BW Util details:
bwutil = 0.024043 
total_CMD = 6549211 
util_bw = 157464 
Wasted_Col = 503606 
Wasted_Row = 200331 
Idle = 5687810 

BW Util Bottlenecks: 
RCDc_limit = 681050 
RCDWRc_limit = 29 
WTRc_limit = 243 
RTWc_limit = 109 
CCDLc_limit = 17954 
rwq = 0 
CCDLc_limit_alone = 17944 
WTRc_limit_alone = 239 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 6549211 
n_nop = 6444724 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 34352 
n_pre = 34336 
n_ref = 4572360550251980812 
n_req = 39354 
total_req = 39366 

Dual Bus Interface Util: 
issued_total_row = 68688 
issued_total_col = 39366 
Row_Bus_Util =  0.010488 
CoL_Bus_Util = 0.006011 
Either_Row_CoL_Bus_Util = 0.015954 
Issued_on_Two_Bus_Simul_Util = 0.000545 
issued_two_Eff = 0.034138 
queue_avg = 0.232128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6439869 n_act=36244 n_pre=36228 n_ref_event=0 n_req=41605 n_rd=41589 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02544
n_activity=1004754 dram_eff=0.1658
bk0: 2611a 6404076i bk1: 2625a 6402449i bk2: 2530a 6404643i bk3: 2570a 6400579i bk4: 2552a 6404826i bk5: 2657a 6397633i bk6: 2663a 6396488i bk7: 2679a 6395461i bk8: 2614a 6395783i bk9: 2660a 6387070i bk10: 2609a 6398075i bk11: 2697a 6389430i bk12: 2605a 6398881i bk13: 2600a 6396193i bk14: 2499a 6401697i bk15: 2418a 6406801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129167
Row_Buffer_Locality_read = 0.129169
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.858824
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.074528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025438 
total_CMD = 6549211 
util_bw = 166596 
Wasted_Col = 506565 
Wasted_Row = 189826 
Idle = 5686224 

BW Util Bottlenecks: 
RCDc_limit = 702940 
RCDWRc_limit = 140 
WTRc_limit = 957 
RTWc_limit = 1998 
CCDLc_limit = 21220 
rwq = 0 
CCDLc_limit_alone = 21026 
WTRc_limit_alone = 903 
RTWc_limit_alone = 1858 

Commands details: 
total_CMD = 6549211 
n_nop = 6439869 
Read = 41589 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 36244 
n_pre = 36228 
n_ref = 0 
n_req = 41605 
total_req = 41649 

Dual Bus Interface Util: 
issued_total_row = 72472 
issued_total_col = 41649 
Row_Bus_Util =  0.011066 
CoL_Bus_Util = 0.006359 
Either_Row_CoL_Bus_Util = 0.016695 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.043707 
queue_avg = 0.252951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6441568 n_act=35528 n_pre=35512 n_ref_event=0 n_req=40648 n_rd=40631 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02486
n_activity=997207 dram_eff=0.1632
bk0: 2594a 6400313i bk1: 2530a 6402901i bk2: 2530a 6406433i bk3: 2543a 6406163i bk4: 2585a 6405692i bk5: 2551a 6409477i bk6: 2601a 6401219i bk7: 2570a 6405038i bk8: 2598a 6394829i bk9: 2603a 6397900i bk10: 2583a 6397706i bk11: 2461a 6404078i bk12: 2492a 6399948i bk13: 2493a 6404925i bk14: 2465a 6407656i bk15: 2432a 6406357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126255
Row_Buffer_Locality_read = 0.126308
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.796789
Bank_Level_Parallism_Col = 1.450486
Bank_Level_Parallism_Ready = 1.076779
write_to_read_ratio_blp_rw_average = 0.001504
GrpLevelPara = 1.353994 

BW Util details:
bwutil = 0.024856 
total_CMD = 6549211 
util_bw = 162788 
Wasted_Col = 504625 
Wasted_Row = 188474 
Idle = 5693324 

BW Util Bottlenecks: 
RCDc_limit = 695083 
RCDWRc_limit = 163 
WTRc_limit = 1151 
RTWc_limit = 1238 
CCDLc_limit = 19478 
rwq = 0 
CCDLc_limit_alone = 19307 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1142 

Commands details: 
total_CMD = 6549211 
n_nop = 6441568 
Read = 40631 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 35528 
n_pre = 35512 
n_ref = 0 
n_req = 40648 
total_req = 40697 

Dual Bus Interface Util: 
issued_total_row = 71040 
issued_total_col = 40697 
Row_Bus_Util =  0.010847 
CoL_Bus_Util = 0.006214 
Either_Row_CoL_Bus_Util = 0.016436 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.038033 
queue_avg = 0.248782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6443028 n_act=35042 n_pre=35026 n_ref_event=0 n_req=40243 n_rd=40231 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.0246
n_activity=1003605 dram_eff=0.1605
bk0: 2537a 6409469i bk1: 2553a 6404990i bk2: 2493a 6411528i bk3: 2558a 6405512i bk4: 2513a 6410608i bk5: 2599a 6404691i bk6: 2534a 6404999i bk7: 2591a 6399869i bk8: 2513a 6399989i bk9: 2565a 6396809i bk10: 2505a 6400457i bk11: 2546a 6399008i bk12: 2452a 6405623i bk13: 2514a 6405426i bk14: 2326a 6414173i bk15: 2432a 6407054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129538
Row_Buffer_Locality_read = 0.129552
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.752246
Bank_Level_Parallism_Col = 1.448650
Bank_Level_Parallism_Ready = 1.090773
write_to_read_ratio_blp_rw_average = 0.001649
GrpLevelPara = 1.349051 

BW Util details:
bwutil = 0.024600 
total_CMD = 6549211 
util_bw = 161112 
Wasted_Col = 502466 
Wasted_Row = 195751 
Idle = 5689882 

BW Util Bottlenecks: 
RCDc_limit = 687244 
RCDWRc_limit = 99 
WTRc_limit = 857 
RTWc_limit = 1562 
CCDLc_limit = 19385 
rwq = 0 
CCDLc_limit_alone = 19241 
WTRc_limit_alone = 812 
RTWc_limit_alone = 1463 

Commands details: 
total_CMD = 6549211 
n_nop = 6443028 
Read = 40231 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 35042 
n_pre = 35026 
n_ref = 0 
n_req = 40243 
total_req = 40278 

Dual Bus Interface Util: 
issued_total_row = 70068 
issued_total_col = 40278 
Row_Bus_Util =  0.010699 
CoL_Bus_Util = 0.006150 
Either_Row_CoL_Bus_Util = 0.016213 
Issued_on_Two_Bus_Simul_Util = 0.000636 
issued_two_Eff = 0.039206 
queue_avg = 0.252238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6438237 n_act=36766 n_pre=36750 n_ref_event=0 n_req=42350 n_rd=42333 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.0259
n_activity=1001539 dram_eff=0.1693
bk0: 2749a 6393587i bk1: 2549a 6405173i bk2: 2749a 6388734i bk3: 2611a 6400535i bk4: 2792a 6391018i bk5: 2646a 6401147i bk6: 2713a 6389776i bk7: 2542a 6403853i bk8: 2695a 6387148i bk9: 2613a 6394867i bk10: 2562a 6398447i bk11: 2619a 6398150i bk12: 2747a 6388015i bk13: 2589a 6397093i bk14: 2628a 6393160i bk15: 2529a 6395135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132113
Row_Buffer_Locality_read = 0.132143
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.932859
Bank_Level_Parallism_Col = 1.486791
Bank_Level_Parallism_Ready = 1.085863
write_to_read_ratio_blp_rw_average = 0.002980
GrpLevelPara = 1.380157 

BW Util details:
bwutil = 0.025896 
total_CMD = 6549211 
util_bw = 169596 
Wasted_Col = 507091 
Wasted_Row = 182957 
Idle = 5689567 

BW Util Bottlenecks: 
RCDc_limit = 709242 
RCDWRc_limit = 145 
WTRc_limit = 1079 
RTWc_limit = 2774 
CCDLc_limit = 21768 
rwq = 0 
CCDLc_limit_alone = 21545 
WTRc_limit_alone = 1020 
RTWc_limit_alone = 2610 

Commands details: 
total_CMD = 6549211 
n_nop = 6438237 
Read = 42333 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 36766 
n_pre = 36750 
n_ref = 0 
n_req = 42350 
total_req = 42399 

Dual Bus Interface Util: 
issued_total_row = 73516 
issued_total_col = 42399 
Row_Bus_Util =  0.011225 
CoL_Bus_Util = 0.006474 
Either_Row_CoL_Bus_Util = 0.016945 
Issued_on_Two_Bus_Simul_Util = 0.000754 
issued_two_Eff = 0.044524 
queue_avg = 0.270115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6445721 n_act=34100 n_pre=34084 n_ref_event=0 n_req=39192 n_rd=39189 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02394
n_activity=1008816 dram_eff=0.1554
bk0: 2446a 6414354i bk1: 2426a 6417558i bk2: 2469a 6409174i bk3: 2412a 6416497i bk4: 2554a 6410822i bk5: 2461a 6414085i bk6: 2430a 6413633i bk7: 2454a 6413947i bk8: 2497a 6404109i bk9: 2492a 6405790i bk10: 2513a 6406974i bk11: 2444a 6409857i bk12: 2443a 6409198i bk13: 2432a 6408410i bk14: 2381a 6409157i bk15: 2335a 6412422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130256
Row_Buffer_Locality_read = 0.130266
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.641176
Bank_Level_Parallism_Col = 1.423101
Bank_Level_Parallism_Ready = 1.090696
write_to_read_ratio_blp_rw_average = 0.000102
GrpLevelPara = 1.330626 

BW Util details:
bwutil = 0.023941 
total_CMD = 6549211 
util_bw = 156792 
Wasted_Col = 499581 
Wasted_Row = 202166 
Idle = 5690672 

BW Util Bottlenecks: 
RCDc_limit = 674538 
RCDWRc_limit = 23 
WTRc_limit = 189 
RTWc_limit = 76 
CCDLc_limit = 17926 
rwq = 0 
CCDLc_limit_alone = 17906 
WTRc_limit_alone = 173 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 6549211 
n_nop = 6445721 
Read = 39189 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34100 
n_pre = 34084 
n_ref = 0 
n_req = 39192 
total_req = 39198 

Dual Bus Interface Util: 
issued_total_row = 68184 
issued_total_col = 39198 
Row_Bus_Util =  0.010411 
CoL_Bus_Util = 0.005985 
Either_Row_CoL_Bus_Util = 0.015802 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.037607 
queue_avg = 0.240321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240321
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6433069 n_act=39152 n_pre=39136 n_ref_event=0 n_req=45225 n_rd=45207 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02765
n_activity=1001260 dram_eff=0.1809
bk0: 2818a 6376157i bk1: 2828a 6372040i bk2: 2940a 6360168i bk3: 2739a 6379092i bk4: 2910a 6363381i bk5: 2860a 6369132i bk6: 2784a 6378065i bk7: 2794a 6374805i bk8: 2911a 6360523i bk9: 2911a 6357784i bk10: 2830a 6363231i bk11: 2752a 6372930i bk12: 2938a 6358577i bk13: 2743a 6366576i bk14: 2766a 6369356i bk15: 2683a 6372928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134549
Row_Buffer_Locality_read = 0.134603
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.438546
Bank_Level_Parallism_Col = 1.554391
Bank_Level_Parallism_Ready = 1.084749
write_to_read_ratio_blp_rw_average = 0.003528
GrpLevelPara = 1.436070 

BW Util details:
bwutil = 0.027652 
total_CMD = 6549211 
util_bw = 181096 
Wasted_Col = 506056 
Wasted_Row = 174669 
Idle = 5687390 

BW Util Bottlenecks: 
RCDc_limit = 732212 
RCDWRc_limit = 149 
WTRc_limit = 1698 
RTWc_limit = 3773 
CCDLc_limit = 26160 
rwq = 0 
CCDLc_limit_alone = 25829 
WTRc_limit_alone = 1616 
RTWc_limit_alone = 3524 

Commands details: 
total_CMD = 6549211 
n_nop = 6433069 
Read = 45207 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 39152 
n_pre = 39136 
n_ref = 0 
n_req = 45225 
total_req = 45274 

Dual Bus Interface Util: 
issued_total_row = 78288 
issued_total_col = 45274 
Row_Bus_Util =  0.011954 
CoL_Bus_Util = 0.006913 
Either_Row_CoL_Bus_Util = 0.017734 
Issued_on_Two_Bus_Simul_Util = 0.001133 
issued_two_Eff = 0.063887 
queue_avg = 0.397057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6445147 n_act=34289 n_pre=34273 n_ref_event=0 n_req=39361 n_rd=39345 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02407
n_activity=993556 dram_eff=0.1586
bk0: 2525a 6414378i bk1: 2383a 6421206i bk2: 2610a 6404869i bk3: 2448a 6416856i bk4: 2532a 6408766i bk5: 2442a 6413104i bk6: 2507a 6409073i bk7: 2489a 6410251i bk8: 2508a 6402818i bk9: 2403a 6410598i bk10: 2515a 6406463i bk11: 2401a 6413115i bk12: 2443a 6408600i bk13: 2376a 6411824i bk14: 2392a 6414530i bk15: 2371a 6414287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129138
Row_Buffer_Locality_read = 0.129190
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.664509
Bank_Level_Parallism_Col = 1.432878
Bank_Level_Parallism_Ready = 1.086951
write_to_read_ratio_blp_rw_average = 0.001203
GrpLevelPara = 1.336617 

BW Util details:
bwutil = 0.024066 
total_CMD = 6549211 
util_bw = 157612 
Wasted_Col = 497433 
Wasted_Row = 194002 
Idle = 5700164 

BW Util Bottlenecks: 
RCDc_limit = 676886 
RCDWRc_limit = 141 
WTRc_limit = 1060 
RTWc_limit = 877 
CCDLc_limit = 18711 
rwq = 0 
CCDLc_limit_alone = 18602 
WTRc_limit_alone = 993 
RTWc_limit_alone = 835 

Commands details: 
total_CMD = 6549211 
n_nop = 6445147 
Read = 39345 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 34289 
n_pre = 34273 
n_ref = 0 
n_req = 39361 
total_req = 39403 

Dual Bus Interface Util: 
issued_total_row = 68562 
issued_total_col = 39403 
Row_Bus_Util =  0.010469 
CoL_Bus_Util = 0.006016 
Either_Row_CoL_Bus_Util = 0.015890 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.037487 
queue_avg = 0.212348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212348
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6438714 n_act=36715 n_pre=36699 n_ref_event=0 n_req=42160 n_rd=42146 n_rd_L2_A=0 n_write=0 n_wr_bk=55 bw_util=0.02577
n_activity=985012 dram_eff=0.1714
bk0: 2790a 6386332i bk1: 2626a 6398050i bk2: 2680a 6394085i bk3: 2558a 6402278i bk4: 2600a 6399717i bk5: 2589a 6401318i bk6: 2772a 6389618i bk7: 2585a 6397944i bk8: 2707a 6385998i bk9: 2630a 6393441i bk10: 2751a 6384747i bk11: 2630a 6393118i bk12: 2694a 6386002i bk13: 2538a 6393837i bk14: 2559a 6392468i bk15: 2437a 6400498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129459
Row_Buffer_Locality_read = 0.129502
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.993462
Bank_Level_Parallism_Col = 1.485143
Bank_Level_Parallism_Ready = 1.085844
write_to_read_ratio_blp_rw_average = 0.000912
GrpLevelPara = 1.377970 

BW Util details:
bwutil = 0.025775 
total_CMD = 6549211 
util_bw = 168804 
Wasted_Col = 503027 
Wasted_Row = 179318 
Idle = 5698062 

BW Util Bottlenecks: 
RCDc_limit = 707537 
RCDWRc_limit = 124 
WTRc_limit = 1081 
RTWc_limit = 694 
CCDLc_limit = 21950 
rwq = 0 
CCDLc_limit_alone = 21856 
WTRc_limit_alone = 1023 
RTWc_limit_alone = 658 

Commands details: 
total_CMD = 6549211 
n_nop = 6438714 
Read = 42146 
Write = 0 
L2_Alloc = 0 
L2_WB = 55 
n_act = 36715 
n_pre = 36699 
n_ref = 0 
n_req = 42160 
total_req = 42201 

Dual Bus Interface Util: 
issued_total_row = 73414 
issued_total_col = 42201 
Row_Bus_Util =  0.011210 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.016872 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.046318 
queue_avg = 0.295471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295471
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6438316 n_act=37057 n_pre=37041 n_ref_event=0 n_req=42749 n_rd=42724 n_rd_L2_A=0 n_write=0 n_wr_bk=91 bw_util=0.02615
n_activity=975253 dram_eff=0.1756
bk0: 2653a 6392137i bk1: 2817a 6376888i bk2: 2561a 6400381i bk3: 2732a 6388309i bk4: 2599a 6395313i bk5: 2847a 6381524i bk6: 2613a 6389870i bk7: 2780a 6377325i bk8: 2561a 6391552i bk9: 2842a 6372866i bk10: 2588a 6388759i bk11: 2798a 6376655i bk12: 2494a 6392762i bk13: 2648a 6383742i bk14: 2542a 6388633i bk15: 2649a 6379899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133383
Row_Buffer_Locality_read = 0.133368
Row_Buffer_Locality_write = 0.160000
Bank_Level_Parallism = 3.183417
Bank_Level_Parallism_Col = 1.518931
Bank_Level_Parallism_Ready = 1.084363
write_to_read_ratio_blp_rw_average = 0.003675
GrpLevelPara = 1.404034 

BW Util details:
bwutil = 0.026150 
total_CMD = 6549211 
util_bw = 171260 
Wasted_Col = 495676 
Wasted_Row = 173320 
Idle = 5708955 

BW Util Bottlenecks: 
RCDc_limit = 704326 
RCDWRc_limit = 154 
WTRc_limit = 1791 
RTWc_limit = 3710 
CCDLc_limit = 23518 
rwq = 0 
CCDLc_limit_alone = 23192 
WTRc_limit_alone = 1701 
RTWc_limit_alone = 3474 

Commands details: 
total_CMD = 6549211 
n_nop = 6438316 
Read = 42724 
Write = 0 
L2_Alloc = 0 
L2_WB = 91 
n_act = 37057 
n_pre = 37041 
n_ref = 0 
n_req = 42749 
total_req = 42815 

Dual Bus Interface Util: 
issued_total_row = 74098 
issued_total_col = 42815 
Row_Bus_Util =  0.011314 
CoL_Bus_Util = 0.006537 
Either_Row_CoL_Bus_Util = 0.016933 
Issued_on_Two_Bus_Simul_Util = 0.000919 
issued_two_Eff = 0.054268 
queue_avg = 0.326884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326884
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6442102 n_act=35467 n_pre=35451 n_ref_event=0 n_req=40619 n_rd=40599 n_rd_L2_A=0 n_write=0 n_wr_bk=77 bw_util=0.02484
n_activity=991390 dram_eff=0.1641
bk0: 2567a 6404546i bk1: 2540a 6407285i bk2: 2533a 6407623i bk3: 2518a 6410198i bk4: 2613a 6403330i bk5: 2542a 6407182i bk6: 2561a 6403309i bk7: 2580a 6402164i bk8: 2580a 6397780i bk9: 2511a 6399625i bk10: 2668a 6396301i bk11: 2521a 6399537i bk12: 2577a 6398532i bk13: 2427a 6406733i bk14: 2456a 6407743i bk15: 2405a 6410221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127133
Row_Buffer_Locality_read = 0.127171
Row_Buffer_Locality_write = 0.050000
Bank_Level_Parallism = 2.784482
Bank_Level_Parallism_Col = 1.448500
Bank_Level_Parallism_Ready = 1.075658
write_to_read_ratio_blp_rw_average = 0.000921
GrpLevelPara = 1.353827 

BW Util details:
bwutil = 0.024843 
total_CMD = 6549211 
util_bw = 162704 
Wasted_Col = 503597 
Wasted_Row = 188904 
Idle = 5694006 

BW Util Bottlenecks: 
RCDc_limit = 693616 
RCDWRc_limit = 180 
WTRc_limit = 1358 
RTWc_limit = 692 
CCDLc_limit = 19666 
rwq = 0 
CCDLc_limit_alone = 19552 
WTRc_limit_alone = 1271 
RTWc_limit_alone = 665 

Commands details: 
total_CMD = 6549211 
n_nop = 6442102 
Read = 40599 
Write = 0 
L2_Alloc = 0 
L2_WB = 77 
n_act = 35467 
n_pre = 35451 
n_ref = 0 
n_req = 40619 
total_req = 40676 

Dual Bus Interface Util: 
issued_total_row = 70918 
issued_total_col = 40676 
Row_Bus_Util =  0.010828 
CoL_Bus_Util = 0.006211 
Either_Row_CoL_Bus_Util = 0.016354 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.041873 
queue_avg = 0.245023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245023
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6549211 n_nop=6445343 n_act=34136 n_pre=34120 n_ref_event=0 n_req=39205 n_rd=39194 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02396
n_activity=1003920 dram_eff=0.1563
bk0: 2550a 6409643i bk1: 2457a 6414800i bk2: 2515a 6409893i bk3: 2388a 6417041i bk4: 2562a 6408520i bk5: 2360a 6419329i bk6: 2644a 6399955i bk7: 2335a 6417318i bk8: 2547a 6402449i bk9: 2402a 6410639i bk10: 2520a 6403010i bk11: 2387a 6414167i bk12: 2477a 6407431i bk13: 2286a 6419410i bk14: 2486a 6409222i bk15: 2278a 6423487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129524
Row_Buffer_Locality_read = 0.129535
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.632286
Bank_Level_Parallism_Col = 1.425555
Bank_Level_Parallism_Ready = 1.094931
write_to_read_ratio_blp_rw_average = 0.000576
GrpLevelPara = 1.330979 

BW Util details:
bwutil = 0.023964 
total_CMD = 6549211 
util_bw = 156944 
Wasted_Col = 500330 
Wasted_Row = 200245 
Idle = 5691692 

BW Util Bottlenecks: 
RCDc_limit = 676145 
RCDWRc_limit = 107 
WTRc_limit = 502 
RTWc_limit = 273 
CCDLc_limit = 17838 
rwq = 0 
CCDLc_limit_alone = 17799 
WTRc_limit_alone = 474 
RTWc_limit_alone = 262 

Commands details: 
total_CMD = 6549211 
n_nop = 6445343 
Read = 39194 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 34136 
n_pre = 34120 
n_ref = 0 
n_req = 39205 
total_req = 39236 

Dual Bus Interface Util: 
issued_total_row = 68256 
issued_total_col = 39236 
Row_Bus_Util =  0.010422 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015860 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.034890 
queue_avg = 0.230659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174833, Miss = 19943, Miss_rate = 0.114, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[1]: Access = 175728, Miss = 19407, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[2]: Access = 180001, Miss = 20685, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 174833, Miss = 20908, Miss_rate = 0.120, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 174704, Miss = 20448, Miss_rate = 0.117, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 175963, Miss = 20185, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 178036, Miss = 19877, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 179315, Miss = 20362, Miss_rate = 0.114, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 178144, Miss = 21643, Miss_rate = 0.121, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 179675, Miss = 20698, Miss_rate = 0.115, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 178043, Miss = 19733, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 173764, Miss = 19456, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 19
L2_cache_bank[12]: Access = 173369, Miss = 22904, Miss_rate = 0.132, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 177576, Miss = 22313, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 178467, Miss = 20037, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 173945, Miss = 19318, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 176532, Miss = 21558, Miss_rate = 0.122, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[17]: Access = 179042, Miss = 20593, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 176545, Miss = 20614, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 176593, Miss = 22118, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 177193, Miss = 20555, Miss_rate = 0.116, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 174474, Miss = 20046, Miss_rate = 0.115, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 176027, Miss = 20303, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 173867, Miss = 18893, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4236669
L2_total_cache_misses = 492597
L2_total_cache_miss_rate = 0.1163
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 41
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3721635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4214341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4236669
icnt_total_pkts_simt_to_mem=4236669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4236669
Req_Network_cycles = 2553831
Req_Network_injected_packets_per_cycle =       1.6589 
Req_Network_conflicts_per_cycle =       1.2332
Req_Network_conflicts_per_cycle_util =       7.7883
Req_Bank_Level_Parallism =      10.4775
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.2713
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1123

Reply_Network_injected_packets_num = 4236669
Reply_Network_cycles = 2553831
Reply_Network_injected_packets_per_cycle =        1.6589
Reply_Network_conflicts_per_cycle =        0.7243
Reply_Network_conflicts_per_cycle_util =       4.5790
Reply_Bank_Level_Parallism =      10.4873
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1866
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0553
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 53 sec (7013 sec)
gpgpu_simulation_rate = 6386 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
gpgpu_silicon_slowdown = 3750000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e32c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e308..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2becf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1036979
gpu_sim_insn = 12861985
gpu_ipc =      12.4033
gpu_tot_sim_cycle = 3590810
gpu_tot_sim_insn = 57651559
gpu_tot_ipc =      16.0553
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9527% 
gpu_tot_occupancy = 40.7728% 
max_total_param_size = 0
gpu_stall_dramfull = 61950
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1982
partiton_level_parallism_total  =       1.8147
partiton_level_parallism_util =      11.4012
partiton_level_parallism_util_total  =      10.7841
L2_BW  =      96.0155 GB/Sec
L2_BW_total  =      79.2645 GB/Sec
gpu_total_sim_rate=5843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 390578, Miss = 233871, Miss_rate = 0.599, Pending_hits = 6693, Reservation_fails = 436788
	L1D_cache_core[1]: Access = 344884, Miss = 211178, Miss_rate = 0.612, Pending_hits = 6652, Reservation_fails = 391798
	L1D_cache_core[2]: Access = 346483, Miss = 210568, Miss_rate = 0.608, Pending_hits = 6600, Reservation_fails = 388414
	L1D_cache_core[3]: Access = 381270, Miss = 229230, Miss_rate = 0.601, Pending_hits = 7377, Reservation_fails = 436815
	L1D_cache_core[4]: Access = 346089, Miss = 210531, Miss_rate = 0.608, Pending_hits = 6555, Reservation_fails = 378122
	L1D_cache_core[5]: Access = 361104, Miss = 219281, Miss_rate = 0.607, Pending_hits = 6626, Reservation_fails = 423853
	L1D_cache_core[6]: Access = 359763, Miss = 220044, Miss_rate = 0.612, Pending_hits = 6951, Reservation_fails = 406930
	L1D_cache_core[7]: Access = 351900, Miss = 210268, Miss_rate = 0.598, Pending_hits = 6642, Reservation_fails = 388619
	L1D_cache_core[8]: Access = 372973, Miss = 226987, Miss_rate = 0.609, Pending_hits = 7303, Reservation_fails = 434380
	L1D_cache_core[9]: Access = 334416, Miss = 200420, Miss_rate = 0.599, Pending_hits = 6537, Reservation_fails = 379216
	L1D_cache_core[10]: Access = 371735, Miss = 215270, Miss_rate = 0.579, Pending_hits = 6788, Reservation_fails = 400200
	L1D_cache_core[11]: Access = 379687, Miss = 230731, Miss_rate = 0.608, Pending_hits = 7151, Reservation_fails = 447533
	L1D_cache_core[12]: Access = 357073, Miss = 210565, Miss_rate = 0.590, Pending_hits = 6551, Reservation_fails = 396173
	L1D_cache_core[13]: Access = 348288, Miss = 213590, Miss_rate = 0.613, Pending_hits = 7080, Reservation_fails = 412769
	L1D_cache_core[14]: Access = 380411, Miss = 232579, Miss_rate = 0.611, Pending_hits = 7373, Reservation_fails = 467218
	L1D_cache_core[15]: Access = 359003, Miss = 212266, Miss_rate = 0.591, Pending_hits = 6741, Reservation_fails = 390485
	L1D_cache_core[16]: Access = 372714, Miss = 220701, Miss_rate = 0.592, Pending_hits = 7310, Reservation_fails = 431432
	L1D_cache_core[17]: Access = 358811, Miss = 214358, Miss_rate = 0.597, Pending_hits = 7123, Reservation_fails = 414772
	L1D_cache_core[18]: Access = 386605, Miss = 234444, Miss_rate = 0.606, Pending_hits = 7278, Reservation_fails = 467460
	L1D_cache_core[19]: Access = 376113, Miss = 225675, Miss_rate = 0.600, Pending_hits = 7315, Reservation_fails = 453331
	L1D_cache_core[20]: Access = 362729, Miss = 217818, Miss_rate = 0.600, Pending_hits = 6982, Reservation_fails = 424033
	L1D_cache_core[21]: Access = 348581, Miss = 210642, Miss_rate = 0.604, Pending_hits = 6940, Reservation_fails = 414190
	L1D_cache_core[22]: Access = 365469, Miss = 218383, Miss_rate = 0.598, Pending_hits = 7035, Reservation_fails = 415176
	L1D_cache_core[23]: Access = 339162, Miss = 202748, Miss_rate = 0.598, Pending_hits = 6658, Reservation_fails = 415023
	L1D_cache_core[24]: Access = 357833, Miss = 211422, Miss_rate = 0.591, Pending_hits = 7020, Reservation_fails = 404213
	L1D_cache_core[25]: Access = 362880, Miss = 214070, Miss_rate = 0.590, Pending_hits = 6717, Reservation_fails = 408590
	L1D_cache_core[26]: Access = 382373, Miss = 224571, Miss_rate = 0.587, Pending_hits = 7154, Reservation_fails = 443916
	L1D_cache_core[27]: Access = 387511, Miss = 222094, Miss_rate = 0.573, Pending_hits = 7018, Reservation_fails = 433821
	L1D_cache_core[28]: Access = 382930, Miss = 218820, Miss_rate = 0.571, Pending_hits = 7034, Reservation_fails = 403787
	L1D_cache_core[29]: Access = 296530, Miss = 170733, Miss_rate = 0.576, Pending_hits = 5578, Reservation_fails = 259492
	L1D_total_cache_accesses = 10865898
	L1D_total_cache_misses = 6493858
	L1D_total_cache_miss_rate = 0.5976
	L1D_total_cache_pending_hits = 206782
	L1D_total_cache_reservation_fails = 12368549
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4143004
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 206782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5184978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12365136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1308806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 206782
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10843570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 561465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11803671
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3413
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
10054, 17626, 9135, 13635, 5827, 12523, 25439, 4614, 12353, 10327, 21393, 10993, 13179, 8441, 16507, 13763, 18297, 7409, 40439, 10746, 14240, 8135, 8125, 9557, 
gpgpu_n_tot_thrd_icount = 264042848
gpgpu_n_tot_w_icount = 8251339
gpgpu_n_stall_shd_mem = 6786296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6493784
gpgpu_n_mem_write_global = 22328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13146346
gpgpu_n_store_insn = 108556
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6502900
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 283396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159729	W0_Idle:33702093	W0_Scoreboard:87970247	W1:2546161	W2:944127	W3:612510	W4:458028	W5:369977	W6:294054	W7:266015	W8:243243	W9:213528	W10:187993	W11:176504	W12:154463	W13:154822	W14:141865	W15:117581	W16:116805	W17:106785	W18:95031	W19:84802	W20:86443	W21:85351	W22:85235	W23:80017	W24:79409	W25:74202	W26:73752	W27:73791	W28:69726	W29:58717	W30:52827	W31:35828	W32:111747
single_issue_nums: WS0:2150247	WS1:2036350	WS2:2047596	WS3:2017146	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51950272 {8:6493784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 893120 {40:22328,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 259751360 {40:6493784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178624 {8:22328,}
maxmflatency = 3366 
max_icnt2mem_latency = 1613 
maxmrqlatency = 2455 
max_icnt2sh_latency = 77 
averagemflatency = 447 
avg_icnt2mem_latency = 225 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:572263 	8626 	17450 	35742 	39360 	21843 	17726 	21371 	14043 	800 	78 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1074998 	3563602 	1845442 	28105 	3965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1441635 	356327 	1536149 	3122953 	58426 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3382969 	2098678 	883369 	144497 	6493 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1278 	2100 	175 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         5        13        12         5         6         7         7 
dram[1]:        64        64        64        64        64        64        48        50         6         6        12        12         5         6         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         6        12        12         7         6         5         7 
dram[3]:        64        64        64        64        64        64        50        48         6         5        12        12         6         8         8         5 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         6         8 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         6         8         7 
dram[7]:        64        64        64        64        64        64        50        47         8         6        12        12         6         8         9        10 
dram[8]:        64        64        64        64        64        64        49        44         7         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         7         8         7 
dram[10]:        64        64        64        64        64        64        44        44         9         8        12        16         7         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     47326     51870    136752    149710     87113     97267     51152     46909    153837    148309     94636     94825     60821     26164 
dram[1]:    113383    116651     55982     55171    156842    176898     99017    107975     47033     42296    147015    145213     98283     94183     24034     24340 
dram[2]:    159666    162096     57839     53988    178679    179826    114783    116350     14850     25184    143736    153114     90218     85177    104447    109380 
dram[3]:    184553    184014     51606     53473    181507    182540    119634    122831     34265     36096    152395    152912     78751     89697    112155    115078 
dram[4]:    171251    171363     49066     45553    185334    187028    129073    134890     39746     38179    152099    152632     95735    159003    116461    116303 
dram[5]:    183151    183202     46513     47744    188589    141640    145170    149160     37981     36230    152908    154252    160583    161569    122293    123916 
dram[6]:    186717    188766     73478     70841    141639     60147    153666    158816     52942     20325    156832    159841    163578    163851    124728     52333 
dram[7]:    186511    186088     66512     51844     62678     65412    163155    167864     26432     27865    162202    164192    164891    216829     54346     53433 
dram[8]:     69837    117592     49825     61415     68800    109796    172683    177354     30518     30624    167605    170668    217939    218514     26132     21572 
dram[9]:    115575    112810    123251    117909     92160     96589    234744     52413     32403     38678    174508    177755    219394    219797     36717     39839 
dram[10]:     88192     88205     27490     48393    129338    133314     71489     75886     42714     39547    181260    108359    183657    184409     66346     58418 
dram[11]:    102989    105839     48244     47835    133116    133105     79428     82571     45090     78931    158946    160135     93225     94211     52764     61118 
average row accesses per activate:
dram[0]:  1.175602  1.163796  1.163043  1.176138  1.193063  1.192553  1.140012  1.145320  1.102661  1.131267  1.140710  1.132452  1.118902  1.132434  1.128553  1.103970 
dram[1]:  1.169616  1.163021  1.166667  1.168202  1.178074  1.182084  1.162286  1.169676  1.126446  1.109461  1.128271  1.136540  1.142610  1.137683  1.122160  1.132754 
dram[2]:  1.153756  1.146094  1.178944  1.175358  1.188029  1.187176  1.177830  1.173665  1.096074  1.109111  1.114489  1.128576  1.107643  1.118425  1.142770  1.129279 
dram[3]:  1.168224  1.188848  1.204697  1.192166  1.190640  1.188691  1.171394  1.172033  1.092904  1.093166  1.108922  1.118757  1.116085  1.154985  1.129012  1.127100 
dram[4]:  1.207395  1.204126  1.168492  1.176350  1.179922  1.194287  1.168412  1.176506  1.100214  1.107936  1.125868  1.136998  1.142505  1.135671  1.132561  1.109735 
dram[5]:  1.177460  1.176564  1.178706  1.200392  1.199814  1.193796  1.163562  1.177312  1.103057  1.111307  1.131307  1.126444  1.132041  1.125229  1.112477  1.119582 
dram[6]:  1.154034  1.176471  1.187135  1.176156  1.165003  1.187012  1.176994  1.169780  1.148620  1.121724  1.130949  1.161923  1.150051  1.129431  1.149563  1.151806 
dram[7]:  1.170441  1.178490  1.177850  1.182659  1.183103  1.180095  1.156145  1.169340  1.106039  1.102790  1.135608  1.134960  1.110878  1.115172  1.138331  1.124922 
dram[8]:  1.167863  1.173478  1.169452  1.175338  1.171792  1.179711  1.188479  1.179020  1.116134  1.138167  1.147397  1.141509  1.130627  1.088977  1.130949  1.100089 
dram[9]:  1.196189  1.191637  1.189982  1.153588  1.183048  1.201048  1.146250  1.149553  1.127457  1.130844  1.151799  1.154095  1.110525  1.131125  1.143617  1.122364 
dram[10]:  1.169175  1.174574  1.166262  1.169109  1.172465  1.188916  1.158976  1.156185  1.128427  1.120023  1.151971  1.123651  1.101401  1.107929  1.122929  1.124384 
dram[11]:  1.170894  1.169347  1.163664  1.160743  1.201973  1.179816  1.162851  1.146671  1.131022  1.123964  1.110239  1.128962  1.130042  1.145353  1.150303  1.141258 
average row locality = 749321/651449 = 1.150237
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3902      3715      3852      3746      3887      3747      3835      3720      3813      3723      3794      3685      3668      3690      3573      3504 
dram[1]:      3961      3984      3850      3931      3890      4038      4068      4081      3991      4034      3967      4112      3963      3954      3799      3649 
dram[2]:      3926      3840      3841      3854      3930      3888      3974      3913      3936      3944      3923      3748      3793      3800      3735      3691 
dram[3]:      3870      3855      3796      3896      3816      3931      3882      3931      3835      3919      3828      3853      3738      3821      3551      3687 
dram[4]:      4175      3905      4161      4009      4243      4014      4128      3886      4106      3993      3891      3992      4163      3949      4001      3853 
dram[5]:      3708      3685      3753      3672      3861      3733      3685      3705      3789      3784      3834      3706      3737      3692      3620      3537 
dram[6]:      4260      4295      4466      4173      4434      4405      4236      4258      4413      4451      4301      4205      4473      4205      4206      4075 
dram[7]:      3825      3638      3967      3710      3851      3735      3791      3791      3828      3637      3827      3675      3700      3623      3624      3618 
dram[8]:      4224      3990      4058      3908      3963      3919      4250      3945      4123      3987      4188      3993      4090      3840      3918      3691 
dram[9]:      4018      4290      3896      4131      3936      4355      3958      4243      3901      4330      3938      4284      3786      4057      3862      4039 
dram[10]:      3881      3859      3844      3830      3977      3883      3893      3916      3910      3826      4063      3853      3926      3669      3723      3645 
dram[11]:      3873      3708      3811      3625      3898      3589      4013      3565      3850      3663      3817      3633      3747      3473      3793      3466 
total dram reads = 749070
bank skew: 4473/3466 = 1.29
chip skew: 68856/59501 = 1.16
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         8        16         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0        12        16        14        12 
dram[2]:        24        14         0         0         0         0         0         0         0         0         0         0        16        24        12        16 
dram[3]:        19        16         0         0         0         0         0         0         0         0         0         0         8         8         8         8 
dram[4]:        20        21         0         0         0         0         0         0         0         0         0         0        24         8        24         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         8 
dram[6]:        12        15         0         0         0         0         0         0         0         0         0         0        12         4        24        28 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        28        19         8 
dram[8]:        23         4         0         0         0         0         0         0         0         0         0         0        16        12        12         8 
dram[9]:         0        50         0         0         0         0         0         0         0         0         0         0         8        24        28        21 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0        21        24        16        28 
dram[11]:        20         0         0         0         0         0         0         0         0         0         0         0        26         8        12         0 
total dram writes = 965
min_bank_accesses = 0!
chip skew: 131/17 = 7.71
average mf latency per bank:
dram[0]:       4039      4124      2144      2308      2113      2248      2287      2302      2248      2469      2355      2485      6393      6198     10617     10854
dram[1]:       4117      3921      2344      2323      2274      2149      2049      2100      2378      2322      2339      2194      6165      6004      9899      9882
dram[2]:       3842      4184      2315      2256      2231      2263      2271      2225      2334      2111      2268      2425      6451      6303      9828     10240
dram[3]:       4025      4116      2344      2391      2225      2101      2300      2326      2264      2317      2293      2318      6344      6364     10730     10328
dram[4]:       3925      3982      2327      2382      2057      2071      2179      2301      2168      2234      2334      2341      5618      6110      9473     10186
dram[5]:       4200      4037      2317      2332      2165      2349      2373      2212      2390      2377      2330      2342      6515      6505     10406     10561
dram[6]:       3239      3291      2076      2157      2060      2184      1907      2034      2128      2189      2093      2262      5456      5926      9027      9463
dram[7]:       4011      4145      2223      2267      2380      2306      2308      2201      2527      2469      2465      2371      6567      6579     10131      9941
dram[8]:       3434      3704      2045      2260      2204      2278      2098      2445      2073      2351      2183      2346      6245      6504      9767     10217
dram[9]:       3702      3457      2261      1992      2281      2075      2320      2074      2479      2255      2321      2220      6529      6205      9170      9063
dram[10]:       3787      3948      2084      2067      2199      2173      2199      2144      2480      2512      2365      2415      6542      6558      9816      9980
dram[11]:       3660      3854      2082      2229      2257      2355      2221      2417      2566      2493      2433      2382      6670      6922      9685     10597
maximum mf latency per bank:
dram[0]:       2458      2294      2512      2422      2502      2428      2368      2445      2619      2390      2161      2313      2700      2763      2368      2473
dram[1]:       2616      3361      2743      2562      2649      2428      2572      2825      2550      2607      2632      2731      2712      2593      3230      2956
dram[2]:       2825      2686      2691      2663      2712      2699      2556      2553      2700      2684      3027      2914      2754      2650      3366      2882
dram[3]:       2654      2616      2712      2729      2714      2793      2906      2729      2905      2817      2810      2584      2441      2690      2523      2759
dram[4]:       3165      2627      2409      2611      2607      2765      2625      2655      2405      2718      2504      2668      2463      2917      2626      2620
dram[5]:       2339      2401      2418      2333      2460      2569      2605      2229      2749      2444      2557      2491      2863      2619      2657      2733
dram[6]:       2634      3264      2509      2661      2717      2881      2663      2889      2908      2795      2631      2986      2718      3096      2915      3190
dram[7]:       2239      2286      2314      2124      2500      2513      2357      2533      2346      2408      2479      2462      2527      2500      2362      2405
dram[8]:       2583      2702      2572      2618      2581      2693      2791      2710      2521      2801      2691      2593      2706      2616      3244      2152
dram[9]:       2611      2735      2346      2312      2350      2535      2569      2681      2588      2335      2705      2748      2701      2569      2650      2515
dram[10]:       2842      2768      2594      2772      2514      2786      2463      2635      2558      2561      2622      2667      2357      2345      2540      2388
dram[11]:       2615      2238      2830      2017      2543      2334      2684      2424      2806      2364      2663      2188      2578      2469      2928      2432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9049609 n_act=52243 n_pre=52227 n_ref_event=4572360550251980812 n_req=59862 n_rd=59854 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02601
n_activity=1496661 dram_eff=0.1601
bk0: 3902a 8991162i bk1: 3715a 8996212i bk2: 3852a 8992439i bk3: 3746a 8999475i bk4: 3887a 8992779i bk5: 3747a 9001607i bk6: 3835a 8988157i bk7: 3720a 8994375i bk8: 3813a 8984133i bk9: 3723a 8994743i bk10: 3794a 8993286i bk11: 3685a 8996804i bk12: 3668a 8997760i bk13: 3690a 8997088i bk14: 3573a 9003232i bk15: 3504a 9002557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127443
Row_Buffer_Locality_read = 0.127443
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.702421
Bank_Level_Parallism_Col = 1.512187
Bank_Level_Parallism_Ready = 1.088243
write_to_read_ratio_blp_rw_average = 0.000248
GrpLevelPara = 1.337634 

BW Util details:
bwutil = 0.026013 
total_CMD = 9208509 
util_bw = 239544 
Wasted_Col = 758598 
Wasted_Row = 294425 
Idle = 7915942 

BW Util Bottlenecks: 
RCDc_limit = 1032078 
RCDWRc_limit = 80 
WTRc_limit = 429 
RTWc_limit = 184 
CCDLc_limit = 27252 
rwq = 0 
CCDLc_limit_alone = 27232 
WTRc_limit_alone = 417 
RTWc_limit_alone = 176 

Commands details: 
total_CMD = 9208509 
n_nop = 9049609 
Read = 59854 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 52243 
n_pre = 52227 
n_ref = 4572360550251980812 
n_req = 59862 
total_req = 59886 

Dual Bus Interface Util: 
issued_total_row = 104470 
issued_total_col = 59886 
Row_Bus_Util =  0.011345 
CoL_Bus_Util = 0.006503 
Either_Row_CoL_Bus_Util = 0.017256 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.034336 
queue_avg = 0.265721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9042663 n_act=55080 n_pre=55064 n_ref_event=0 n_req=63294 n_rd=63272 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.02752
n_activity=1499840 dram_eff=0.169
bk0: 3961a 8984949i bk1: 3984a 8981644i bk2: 3850a 8987601i bk3: 3931a 8980090i bk4: 3890a 8986209i bk5: 4038a 8977077i bk6: 4068a 8972776i bk7: 4081a 8969058i bk8: 3991a 8971157i bk9: 4034a 8960948i bk10: 3967a 8975807i bk11: 4112a 8962301i bk12: 3963a 8977143i bk13: 3954a 8972899i bk14: 3799a 8983520i bk15: 3649a 8991384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129981
Row_Buffer_Locality_read = 0.129994
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.926162
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.079213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027521 
total_CMD = 9208509 
util_bw = 253424 
Wasted_Col = 762350 
Wasted_Row = 280099 
Idle = 7912636 

BW Util Bottlenecks: 
RCDc_limit = 1064093 
RCDWRc_limit = 191 
WTRc_limit = 1398 
RTWc_limit = 5947 
CCDLc_limit = 32961 
rwq = 0 
CCDLc_limit_alone = 32429 
WTRc_limit_alone = 1331 
RTWc_limit_alone = 5482 

Commands details: 
total_CMD = 9208509 
n_nop = 9042663 
Read = 63272 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 55080 
n_pre = 55064 
n_ref = 0 
n_req = 63294 
total_req = 63356 

Dual Bus Interface Util: 
issued_total_row = 110144 
issued_total_col = 63356 
Row_Bus_Util =  0.011961 
CoL_Bus_Util = 0.006880 
Either_Row_CoL_Bus_Util = 0.018010 
Issued_on_Two_Bus_Simul_Util = 0.000831 
issued_two_Eff = 0.046151 
queue_avg = 0.291636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291636
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9045387 n_act=53964 n_pre=53948 n_ref_event=0 n_req=61763 n_rd=61736 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.02686
n_activity=1491332 dram_eff=0.1659
bk0: 3926a 8981427i bk1: 3840a 8984743i bk2: 3841a 8990967i bk3: 3854a 8990165i bk4: 3930a 8987985i bk5: 3888a 8991950i bk6: 3974a 8980328i bk7: 3913a 8986719i bk8: 3936a 8973994i bk9: 3944a 8976773i bk10: 3923a 8977210i bk11: 3748a 8988479i bk12: 3793a 8979732i bk13: 3800a 8985928i bk14: 3735a 8990571i bk15: 3691a 8988903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126467
Row_Buffer_Locality_read = 0.126523
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.847358
Bank_Level_Parallism_Col = 1.460067
Bank_Level_Parallism_Ready = 1.076571
write_to_read_ratio_blp_rw_average = 0.002064
GrpLevelPara = 1.361471 

BW Util details:
bwutil = 0.026863 
total_CMD = 9208509 
util_bw = 247368 
Wasted_Col = 760050 
Wasted_Row = 280028 
Idle = 7921063 

BW Util Bottlenecks: 
RCDc_limit = 1052164 
RCDWRc_limit = 253 
WTRc_limit = 1723 
RTWc_limit = 3001 
CCDLc_limit = 30184 
rwq = 0 
CCDLc_limit_alone = 29865 
WTRc_limit_alone = 1621 
RTWc_limit_alone = 2784 

Commands details: 
total_CMD = 9208509 
n_nop = 9045387 
Read = 61736 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 53964 
n_pre = 53948 
n_ref = 0 
n_req = 61763 
total_req = 61842 

Dual Bus Interface Util: 
issued_total_row = 107912 
issued_total_col = 61842 
Row_Bus_Util =  0.011719 
CoL_Bus_Util = 0.006716 
Either_Row_CoL_Bus_Util = 0.017714 
Issued_on_Two_Bus_Simul_Util = 0.000720 
issued_two_Eff = 0.040657 
queue_avg = 0.282562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9047572 n_act=53245 n_pre=53229 n_ref_event=0 n_req=61226 n_rd=61209 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02662
n_activity=1496530 dram_eff=0.1638
bk0: 3870a 8991306i bk1: 3855a 8988192i bk2: 3796a 8996508i bk3: 3896a 8986213i bk4: 3816a 8996696i bk5: 3931a 8987025i bk6: 3882a 8986083i bk7: 3931a 8979380i bk8: 3835a 8978330i bk9: 3919a 8971801i bk10: 3828a 8979648i bk11: 3853a 8978768i bk12: 3738a 8985636i bk13: 3821a 8989224i bk14: 3551a 9000147i bk15: 3687a 8990148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130549
Row_Buffer_Locality_read = 0.130569
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.821812
Bank_Level_Parallism_Col = 1.457069
Bank_Level_Parallism_Ready = 1.088741
write_to_read_ratio_blp_rw_average = 0.001681
GrpLevelPara = 1.356630 

BW Util details:
bwutil = 0.026617 
total_CMD = 9208509 
util_bw = 245104 
Wasted_Col = 755697 
Wasted_Row = 288647 
Idle = 7919061 

BW Util Bottlenecks: 
RCDc_limit = 1039644 
RCDWRc_limit = 137 
WTRc_limit = 1121 
RTWc_limit = 2305 
CCDLc_limit = 30105 
rwq = 0 
CCDLc_limit_alone = 29887 
WTRc_limit_alone = 1062 
RTWc_limit_alone = 2146 

Commands details: 
total_CMD = 9208509 
n_nop = 9047572 
Read = 61209 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 53245 
n_pre = 53229 
n_ref = 0 
n_req = 61226 
total_req = 61276 

Dual Bus Interface Util: 
issued_total_row = 106474 
issued_total_col = 61276 
Row_Bus_Util =  0.011563 
CoL_Bus_Util = 0.006654 
Either_Row_CoL_Bus_Util = 0.017477 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.042333 
queue_avg = 0.289315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9039864 n_act=55924 n_pre=55908 n_ref_event=0 n_req=64494 n_rd=64469 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.02805
n_activity=1497916 dram_eff=0.1724
bk0: 4175a 8970227i bk1: 3905a 8985720i bk2: 4161a 8963022i bk3: 4009a 8976844i bk4: 4243a 8966223i bk5: 4014a 8981206i bk6: 4128a 8964012i bk7: 3886a 8983950i bk8: 4106a 8959216i bk9: 3993a 8970726i bk10: 3891a 8978679i bk11: 3992a 8974918i bk12: 4163a 8961153i bk13: 3949a 8975358i bk14: 4001a 8968656i bk15: 3853a 8973984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133051
Row_Buffer_Locality_read = 0.133087
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 2.994321
Bank_Level_Parallism_Col = 1.495878
Bank_Level_Parallism_Ready = 1.092828
write_to_read_ratio_blp_rw_average = 0.002497
GrpLevelPara = 1.387091 

BW Util details:
bwutil = 0.028046 
total_CMD = 9208509 
util_bw = 258264 
Wasted_Col = 764769 
Wasted_Row = 270211 
Idle = 7915265 

BW Util Bottlenecks: 
RCDc_limit = 1075261 
RCDWRc_limit = 211 
WTRc_limit = 1735 
RTWc_limit = 3566 
CCDLc_limit = 33409 
rwq = 0 
CCDLc_limit_alone = 33142 
WTRc_limit_alone = 1651 
RTWc_limit_alone = 3383 

Commands details: 
total_CMD = 9208509 
n_nop = 9039864 
Read = 64469 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 55924 
n_pre = 55908 
n_ref = 0 
n_req = 64494 
total_req = 64566 

Dual Bus Interface Util: 
issued_total_row = 111832 
issued_total_col = 64566 
Row_Bus_Util =  0.012144 
CoL_Bus_Util = 0.007012 
Either_Row_CoL_Bus_Util = 0.018314 
Issued_on_Two_Bus_Simul_Util = 0.000842 
issued_two_Eff = 0.045972 
queue_avg = 0.307792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307792
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9051637 n_act=51715 n_pre=51699 n_ref_event=0 n_req=59506 n_rd=59501 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02585
n_activity=1508969 dram_eff=0.1578
bk0: 3708a 9002485i bk1: 3685a 9003655i bk2: 3753a 8994022i bk3: 3672a 9004596i bk4: 3861a 8996200i bk5: 3733a 9001080i bk6: 3685a 9001102i bk7: 3705a 9003021i bk8: 3789a 8984994i bk9: 3784a 8985782i bk10: 3834a 8988738i bk11: 3706a 8994866i bk12: 3737a 8991807i bk13: 3692a 8991035i bk14: 3620a 8992892i bk15: 3537a 9000478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131146
Row_Buffer_Locality_read = 0.131157
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.700097
Bank_Level_Parallism_Col = 1.428918
Bank_Level_Parallism_Ready = 1.088062
write_to_read_ratio_blp_rw_average = 0.000185
GrpLevelPara = 1.337169 

BW Util details:
bwutil = 0.025853 
total_CMD = 9208509 
util_bw = 238072 
Wasted_Col = 752100 
Wasted_Row = 300287 
Idle = 7918050 

BW Util Bottlenecks: 
RCDc_limit = 1019734 
RCDWRc_limit = 46 
WTRc_limit = 327 
RTWc_limit = 181 
CCDLc_limit = 27439 
rwq = 0 
CCDLc_limit_alone = 27411 
WTRc_limit_alone = 309 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9208509 
n_nop = 9051637 
Read = 59501 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 51715 
n_pre = 51699 
n_ref = 0 
n_req = 59506 
total_req = 59518 

Dual Bus Interface Util: 
issued_total_row = 103414 
issued_total_col = 59518 
Row_Bus_Util =  0.011230 
CoL_Bus_Util = 0.006463 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.038630 
queue_avg = 0.284091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284091
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9032358 n_act=59483 n_pre=59467 n_ref_event=0 n_req=68881 n_rd=68856 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.02995
n_activity=1498371 dram_eff=0.1841
bk0: 4260a 8942284i bk1: 4295a 8937545i bk2: 4466a 8916141i bk3: 4173a 8944780i bk4: 4434a 8920791i bk5: 4405a 8924850i bk6: 4236a 8943408i bk7: 4258a 8935955i bk8: 4413a 8917215i bk9: 4451a 8910539i bk10: 4301a 8921539i bk11: 4205a 8935543i bk12: 4473a 8911349i bk13: 4205a 8924901i bk14: 4206a 8929822i bk15: 4075a 8940038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136612
Row_Buffer_Locality_read = 0.136647
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 3.539074
Bank_Level_Parallism_Col = 1.558791
Bank_Level_Parallism_Ready = 1.081943
write_to_read_ratio_blp_rw_average = 0.003052
GrpLevelPara = 1.440399 

BW Util details:
bwutil = 0.029951 
total_CMD = 9208509 
util_bw = 275804 
Wasted_Col = 763147 
Wasted_Row = 257280 
Idle = 7912278 

BW Util Bottlenecks: 
RCDc_limit = 1107821 
RCDWRc_limit = 196 
WTRc_limit = 2262 
RTWc_limit = 4820 
CCDLc_limit = 40408 
rwq = 0 
CCDLc_limit_alone = 39977 
WTRc_limit_alone = 2141 
RTWc_limit_alone = 4510 

Commands details: 
total_CMD = 9208509 
n_nop = 9032358 
Read = 68856 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 59483 
n_pre = 59467 
n_ref = 0 
n_req = 68881 
total_req = 68951 

Dual Bus Interface Util: 
issued_total_row = 118950 
issued_total_col = 68951 
Row_Bus_Util =  0.012917 
CoL_Bus_Util = 0.007488 
Either_Row_CoL_Bus_Util = 0.019129 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.066704 
queue_avg = 0.466117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9050406 n_act=52178 n_pre=52162 n_ref_event=0 n_req=59862 n_rd=59840 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.02603
n_activity=1484753 dram_eff=0.1614
bk0: 3825a 9000219i bk1: 3638a 9010049i bk2: 3967a 8988128i bk3: 3710a 9006212i bk4: 3851a 8994036i bk5: 3735a 8999649i bk6: 3791a 8995148i bk7: 3791a 8995830i bk8: 3828a 8982214i bk9: 3637a 8996130i bk10: 3827a 8988081i bk11: 3675a 8998662i bk12: 3700a 8993990i bk13: 3623a 8997784i bk14: 3624a 9003276i bk15: 3618a 8999377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128546
Row_Buffer_Locality_read = 0.128593
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.717473
Bank_Level_Parallism_Col = 1.440129
Bank_Level_Parallism_Ready = 1.088907
write_to_read_ratio_blp_rw_average = 0.000958
GrpLevelPara = 1.342921 

BW Util details:
bwutil = 0.026029 
total_CMD = 9208509 
util_bw = 239688 
Wasted_Col = 750694 
Wasted_Row = 286881 
Idle = 7931246 

BW Util Bottlenecks: 
RCDc_limit = 1026890 
RCDWRc_limit = 204 
WTRc_limit = 1490 
RTWc_limit = 1014 
CCDLc_limit = 28632 
rwq = 0 
CCDLc_limit_alone = 28493 
WTRc_limit_alone = 1395 
RTWc_limit_alone = 970 

Commands details: 
total_CMD = 9208509 
n_nop = 9050406 
Read = 59840 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 52178 
n_pre = 52162 
n_ref = 0 
n_req = 59862 
total_req = 59922 

Dual Bus Interface Util: 
issued_total_row = 104340 
issued_total_col = 59922 
Row_Bus_Util =  0.011331 
CoL_Bus_Util = 0.006507 
Either_Row_CoL_Bus_Util = 0.017169 
Issued_on_Two_Bus_Simul_Util = 0.000669 
issued_two_Eff = 0.038956 
queue_avg = 0.242638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9040809 n_act=55776 n_pre=55760 n_ref_event=0 n_req=64106 n_rd=64087 n_rd_L2_A=0 n_write=0 n_wr_bk=75 bw_util=0.02787
n_activity=1473063 dram_eff=0.1742
bk0: 4224a 8960852i bk1: 3990a 8974610i bk2: 4058a 8971708i bk3: 3908a 8980789i bk4: 3963a 8978060i bk5: 3919a 8981252i bk6: 4250a 8959543i bk7: 3945a 8977523i bk8: 4123a 8956442i bk9: 3987a 8970689i bk10: 4188a 8956663i bk11: 3993a 8970415i bk12: 4090a 8959927i bk13: 3840a 8972647i bk14: 3918a 8966322i bk15: 3691a 8982620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130144
Row_Buffer_Locality_read = 0.130182
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.051333
Bank_Level_Parallism_Col = 1.494307
Bank_Level_Parallism_Ready = 1.089658
write_to_read_ratio_blp_rw_average = 0.001266
GrpLevelPara = 1.384460 

BW Util details:
bwutil = 0.027871 
total_CMD = 9208509 
util_bw = 256648 
Wasted_Col = 758655 
Wasted_Row = 264824 
Idle = 7928382 

BW Util Bottlenecks: 
RCDc_limit = 1071432 
RCDWRc_limit = 168 
WTRc_limit = 1364 
RTWc_limit = 1646 
CCDLc_limit = 33917 
rwq = 0 
CCDLc_limit_alone = 33764 
WTRc_limit_alone = 1304 
RTWc_limit_alone = 1553 

Commands details: 
total_CMD = 9208509 
n_nop = 9040809 
Read = 64087 
Write = 0 
L2_Alloc = 0 
L2_WB = 75 
n_act = 55776 
n_pre = 55760 
n_ref = 0 
n_req = 64106 
total_req = 64162 

Dual Bus Interface Util: 
issued_total_row = 111536 
issued_total_col = 64162 
Row_Bus_Util =  0.012112 
CoL_Bus_Util = 0.006968 
Either_Row_CoL_Bus_Util = 0.018211 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.047692 
queue_avg = 0.337175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337175
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9040183 n_act=56343 n_pre=56327 n_ref_event=0 n_req=65059 n_rd=65024 n_rd_L2_A=0 n_write=0 n_wr_bk=131 bw_util=0.0283
n_activity=1463521 dram_eff=0.1781
bk0: 4018a 8965409i bk1: 4290a 8942095i bk2: 3896a 8977031i bk3: 4131a 8961856i bk4: 3936a 8970620i bk5: 4355a 8945471i bk6: 3958a 8962421i bk7: 4243a 8940536i bk8: 3901a 8963928i bk9: 4330a 8932675i bk10: 3938a 8960942i bk11: 4284a 8938347i bk12: 3786a 8966097i bk13: 4057a 8949982i bk14: 3862a 8960334i bk15: 4039a 8950045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134124
Row_Buffer_Locality_read = 0.134120
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 3.272542
Bank_Level_Parallism_Col = 1.529133
Bank_Level_Parallism_Ready = 1.085818
write_to_read_ratio_blp_rw_average = 0.004172
GrpLevelPara = 1.412500 

BW Util details:
bwutil = 0.028302 
total_CMD = 9208509 
util_bw = 260620 
Wasted_Col = 747604 
Wasted_Row = 258647 
Idle = 7941638 

BW Util Bottlenecks: 
RCDc_limit = 1066689 
RCDWRc_limit = 213 
WTRc_limit = 2441 
RTWc_limit = 6382 
CCDLc_limit = 36253 
rwq = 0 
CCDLc_limit_alone = 35706 
WTRc_limit_alone = 2325 
RTWc_limit_alone = 5951 

Commands details: 
total_CMD = 9208509 
n_nop = 9040183 
Read = 65024 
Write = 0 
L2_Alloc = 0 
L2_WB = 131 
n_act = 56343 
n_pre = 56327 
n_ref = 0 
n_req = 65059 
total_req = 65155 

Dual Bus Interface Util: 
issued_total_row = 112670 
issued_total_col = 65155 
Row_Bus_Util =  0.012235 
CoL_Bus_Util = 0.007076 
Either_Row_CoL_Bus_Util = 0.018279 
Issued_on_Two_Bus_Simul_Util = 0.001032 
issued_two_Eff = 0.056432 
queue_avg = 0.388296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9045601 n_act=53889 n_pre=53873 n_ref_event=0 n_req=61727 n_rd=61698 n_rd_L2_A=0 n_write=0 n_wr_bk=113 bw_util=0.02685
n_activity=1482626 dram_eff=0.1668
bk0: 3881a 8986884i bk1: 3859a 8989774i bk2: 3844a 8992619i bk3: 3830a 8994540i bk4: 3977a 8983294i bk5: 3883a 8990566i bk6: 3893a 8984856i bk7: 3916a 8982247i bk8: 3910a 8975985i bk9: 3826a 8979285i bk10: 4063a 8973993i bk11: 3853a 8980216i bk12: 3926a 8976709i bk13: 3669a 8991192i bk14: 3723a 8990194i bk15: 3645a 8994344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127173
Row_Buffer_Locality_read = 0.127216
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 2.841146
Bank_Level_Parallism_Col = 1.455268
Bank_Level_Parallism_Ready = 1.078001
write_to_read_ratio_blp_rw_average = 0.000860
GrpLevelPara = 1.359876 

BW Util details:
bwutil = 0.026850 
total_CMD = 9208509 
util_bw = 247244 
Wasted_Col = 759744 
Wasted_Row = 279010 
Idle = 7922511 

BW Util Bottlenecks: 
RCDc_limit = 1051276 
RCDWRc_limit = 268 
WTRc_limit = 2102 
RTWc_limit = 910 
CCDLc_limit = 30086 
rwq = 0 
CCDLc_limit_alone = 29932 
WTRc_limit_alone = 1977 
RTWc_limit_alone = 881 

Commands details: 
total_CMD = 9208509 
n_nop = 9045601 
Read = 61698 
Write = 0 
L2_Alloc = 0 
L2_WB = 113 
n_act = 53889 
n_pre = 53873 
n_ref = 0 
n_req = 61727 
total_req = 61811 

Dual Bus Interface Util: 
issued_total_row = 107762 
issued_total_col = 61811 
Row_Bus_Util =  0.011702 
CoL_Bus_Util = 0.006712 
Either_Row_CoL_Bus_Util = 0.017691 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.040913 
queue_avg = 0.282313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282313
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9208509 n_nop=9051077 n_act=51747 n_pre=51731 n_ref_event=0 n_req=59541 n_rd=59524 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02588
n_activity=1500149 dram_eff=0.1589
bk0: 3873a 8994918i bk1: 3708a 9002317i bk2: 3811a 8996383i bk3: 3625a 9005839i bk4: 3898a 8995585i bk5: 3589a 9010299i bk6: 4013a 8979510i bk7: 3565a 9005789i bk8: 3850a 8985747i bk9: 3663a 8995577i bk10: 3817a 8985920i bk11: 3633a 9000922i bk12: 3747a 8994596i bk13: 3473a 9010541i bk14: 3793a 8993839i bk15: 3466a 9014296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131053
Row_Buffer_Locality_read = 0.131073
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.675606
Bank_Level_Parallism_Col = 1.429950
Bank_Level_Parallism_Ready = 1.095228
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.336069 

BW Util details:
bwutil = 0.025885 
total_CMD = 9208509 
util_bw = 238360 
Wasted_Col = 754505 
Wasted_Row = 295765 
Idle = 7919879 

BW Util Bottlenecks: 
RCDc_limit = 1022353 
RCDWRc_limit = 175 
WTRc_limit = 815 
RTWc_limit = 425 
CCDLc_limit = 27307 
rwq = 0 
CCDLc_limit_alone = 27256 
WTRc_limit_alone = 775 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 9208509 
n_nop = 9051077 
Read = 59524 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 51747 
n_pre = 51731 
n_ref = 0 
n_req = 59541 
total_req = 59590 

Dual Bus Interface Util: 
issued_total_row = 103478 
issued_total_col = 59590 
Row_Bus_Util =  0.011237 
CoL_Bus_Util = 0.006471 
Either_Row_CoL_Bus_Util = 0.017096 
Issued_on_Two_Bus_Simul_Util = 0.000612 
issued_two_Eff = 0.035800 
queue_avg = 0.262194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268821, Miss = 30324, Miss_rate = 0.113, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[1]: Access = 270757, Miss = 29530, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[2]: Access = 276713, Miss = 31491, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 269523, Miss = 31785, Miss_rate = 0.118, Pending_hits = 7, Reservation_fails = 449
L2_cache_bank[4]: Access = 269168, Miss = 31058, Miss_rate = 0.115, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 271834, Miss = 30680, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 272580, Miss = 30320, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 25
L2_cache_bank[7]: Access = 275931, Miss = 30897, Miss_rate = 0.112, Pending_hits = 6, Reservation_fails = 66
L2_cache_bank[8]: Access = 274137, Miss = 32876, Miss_rate = 0.120, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[9]: Access = 277006, Miss = 31601, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 271604, Miss = 29987, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 267716, Miss = 29514, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 19
L2_cache_bank[12]: Access = 266900, Miss = 34796, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[13]: Access = 273726, Miss = 34070, Miss_rate = 0.124, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 274108, Miss = 30418, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 267707, Miss = 29432, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 271338, Miss = 32819, Miss_rate = 0.121, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 274538, Miss = 31273, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 270473, Miss = 31298, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 272052, Miss = 33734, Miss_rate = 0.124, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 272558, Miss = 31217, Miss_rate = 0.115, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 269076, Miss = 30483, Miss_rate = 0.113, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[22]: Access = 270616, Miss = 30804, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 267230, Miss = 28722, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6516112
L2_total_cache_misses = 749129
L2_total_cache_miss_rate = 0.1150
L2_total_cache_pending_hits = 255
L2_total_cache_reservation_fails = 581
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5744459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 270083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6493784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 581
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6516112
icnt_total_pkts_simt_to_mem=6516112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6516112
Req_Network_cycles = 3590810
Req_Network_injected_packets_per_cycle =       1.8147 
Req_Network_conflicts_per_cycle =       1.3599
Req_Network_conflicts_per_cycle_util =       8.0789
Req_Bank_Level_Parallism =      10.7802
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.4334
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1203

Reply_Network_injected_packets_num = 6516112
Reply_Network_cycles = 3590810
Reply_Network_injected_packets_per_cycle =        1.8147
Reply_Network_conflicts_per_cycle =        0.7957
Reply_Network_conflicts_per_cycle_util =       4.7313
Reply_Bank_Level_Parallism =      10.7904
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0605
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 44 min, 26 sec (9866 sec)
gpgpu_simulation_rate = 5843 (inst/sec)
gpgpu_simulation_rate = 363 (cycle/sec)
gpgpu_silicon_slowdown = 3760330x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf230e35c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf230e350..

GPGPU-Sim PTX: cudaLaunch for 0x0x555860e2c04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5709
gpu_sim_insn = 390700
gpu_ipc =      68.4358
gpu_tot_sim_cycle = 3596519
gpu_tot_sim_insn = 58042259
gpu_tot_ipc =      16.1385
gpu_tot_issued_cta = 540
gpu_occupancy = 72.9020% 
gpu_tot_occupancy = 40.7923% 
max_total_param_size = 0
gpu_stall_dramfull = 61950
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5066
partiton_level_parallism_total  =       1.8126
partiton_level_parallism_util =      11.5219
partiton_level_parallism_util_total  =      10.7844
L2_BW  =      22.1269 GB/Sec
L2_BW_total  =      79.1738 GB/Sec
gpu_total_sim_rate=5876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 390698, Miss = 233967, Miss_rate = 0.599, Pending_hits = 6693, Reservation_fails = 436897
	L1D_cache_core[1]: Access = 345004, Miss = 211275, Miss_rate = 0.612, Pending_hits = 6675, Reservation_fails = 391906
	L1D_cache_core[2]: Access = 346603, Miss = 210665, Miss_rate = 0.608, Pending_hits = 6623, Reservation_fails = 388523
	L1D_cache_core[3]: Access = 381390, Miss = 229327, Miss_rate = 0.601, Pending_hits = 7400, Reservation_fails = 436923
	L1D_cache_core[4]: Access = 346209, Miss = 210628, Miss_rate = 0.608, Pending_hits = 6578, Reservation_fails = 378230
	L1D_cache_core[5]: Access = 361224, Miss = 219378, Miss_rate = 0.607, Pending_hits = 6649, Reservation_fails = 423956
	L1D_cache_core[6]: Access = 359883, Miss = 220141, Miss_rate = 0.612, Pending_hits = 6974, Reservation_fails = 407033
	L1D_cache_core[7]: Access = 352020, Miss = 210365, Miss_rate = 0.598, Pending_hits = 6660, Reservation_fails = 388724
	L1D_cache_core[8]: Access = 373093, Miss = 227084, Miss_rate = 0.609, Pending_hits = 7326, Reservation_fails = 434483
	L1D_cache_core[9]: Access = 334536, Miss = 200517, Miss_rate = 0.599, Pending_hits = 6560, Reservation_fails = 379319
	L1D_cache_core[10]: Access = 371855, Miss = 215367, Miss_rate = 0.579, Pending_hits = 6811, Reservation_fails = 400293
	L1D_cache_core[11]: Access = 379807, Miss = 230828, Miss_rate = 0.608, Pending_hits = 7174, Reservation_fails = 447636
	L1D_cache_core[12]: Access = 357193, Miss = 210662, Miss_rate = 0.590, Pending_hits = 6574, Reservation_fails = 396266
	L1D_cache_core[13]: Access = 348408, Miss = 213687, Miss_rate = 0.613, Pending_hits = 7103, Reservation_fails = 412878
	L1D_cache_core[14]: Access = 380531, Miss = 232676, Miss_rate = 0.611, Pending_hits = 7396, Reservation_fails = 467327
	L1D_cache_core[15]: Access = 359123, Miss = 212363, Miss_rate = 0.591, Pending_hits = 6764, Reservation_fails = 390590
	L1D_cache_core[16]: Access = 372834, Miss = 220798, Miss_rate = 0.592, Pending_hits = 7333, Reservation_fails = 431535
	L1D_cache_core[17]: Access = 358931, Miss = 214455, Miss_rate = 0.597, Pending_hits = 7146, Reservation_fails = 414875
	L1D_cache_core[18]: Access = 386725, Miss = 234541, Miss_rate = 0.606, Pending_hits = 7301, Reservation_fails = 467568
	L1D_cache_core[19]: Access = 376233, Miss = 225772, Miss_rate = 0.600, Pending_hits = 7325, Reservation_fails = 453440
	L1D_cache_core[20]: Access = 362849, Miss = 217915, Miss_rate = 0.601, Pending_hits = 7005, Reservation_fails = 424138
	L1D_cache_core[21]: Access = 348701, Miss = 210739, Miss_rate = 0.604, Pending_hits = 6963, Reservation_fails = 414293
	L1D_cache_core[22]: Access = 365589, Miss = 218480, Miss_rate = 0.598, Pending_hits = 7047, Reservation_fails = 415285
	L1D_cache_core[23]: Access = 339282, Miss = 202845, Miss_rate = 0.598, Pending_hits = 6681, Reservation_fails = 415126
	L1D_cache_core[24]: Access = 357953, Miss = 211519, Miss_rate = 0.591, Pending_hits = 7043, Reservation_fails = 404310
	L1D_cache_core[25]: Access = 363000, Miss = 214167, Miss_rate = 0.590, Pending_hits = 6740, Reservation_fails = 408698
	L1D_cache_core[26]: Access = 382493, Miss = 224668, Miss_rate = 0.587, Pending_hits = 7177, Reservation_fails = 444019
	L1D_cache_core[27]: Access = 387631, Miss = 222191, Miss_rate = 0.573, Pending_hits = 7041, Reservation_fails = 433930
	L1D_cache_core[28]: Access = 383050, Miss = 218917, Miss_rate = 0.572, Pending_hits = 7045, Reservation_fails = 403896
	L1D_cache_core[29]: Access = 296629, Miss = 170813, Miss_rate = 0.576, Pending_hits = 5597, Reservation_fails = 259577
	L1D_total_cache_accesses = 10869477
	L1D_total_cache_misses = 6496750
	L1D_total_cache_miss_rate = 0.5977
	L1D_total_cache_pending_hits = 207404
	L1D_total_cache_reservation_fails = 12371674
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4143069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 207404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5185723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12368261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 207404
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10847149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 564590
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 11803671
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3413
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
10072, 17644, 9153, 13653, 5845, 12541, 25457, 4632, 12371, 10345, 21411, 11011, 13197, 8459, 16525, 13781, 18315, 7427, 40457, 10764, 14258, 8153, 8143, 9575, 
gpgpu_n_tot_thrd_icount = 264456544
gpgpu_n_tot_w_icount = 8264267
gpgpu_n_stall_shd_mem = 6786296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6496676
gpgpu_n_mem_write_global = 22328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13192146
gpgpu_n_store_insn = 108556
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6502900
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 283396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:164073	W0_Idle:33703285	W0_Scoreboard:88030795	W1:2546161	W2:944127	W3:612510	W4:458028	W5:369977	W6:294054	W7:266015	W8:243243	W9:213528	W10:187993	W11:176504	W12:154463	W13:154822	W14:141865	W15:117581	W16:116805	W17:106785	W18:95031	W19:84802	W20:86451	W21:85351	W22:85235	W23:80017	W24:79409	W25:74202	W26:73752	W27:73791	W28:69726	W29:58717	W30:52827	W31:35828	W32:124667
single_issue_nums: WS0:2153479	WS1:2039582	WS2:2050828	WS3:2020378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51973408 {8:6496676,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 893120 {40:22328,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 259867040 {40:6496676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178624 {8:22328,}
maxmflatency = 3366 
max_icnt2mem_latency = 1613 
maxmrqlatency = 2455 
max_icnt2sh_latency = 77 
averagemflatency = 447 
avg_icnt2mem_latency = 225 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:572291 	8628 	17452 	35765 	39376 	21843 	17726 	21371 	14043 	800 	78 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075275 	3566214 	1845445 	28105 	3965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1442044 	357404 	1537555 	3122953 	58426 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3384590 	2099446 	883742 	144627 	6493 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1278 	2101 	175 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         5        13        12         5         6         7         7 
dram[1]:        64        64        64        64        64        64        48        50         6         6        12        12         5         6         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         6        12        12         7         6         5         7 
dram[3]:        64        64        64        64        64        64        50        48         6         5        12        12         6         8         8         5 
dram[4]:        64        64        64        64        64        64        48        49         6         6        12        12         8         8         6         8 
dram[5]:        64        64        64        64        64        64        48        49         5         6        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         5         7        12        12         5         6         8         7 
dram[7]:        64        64        64        64        64        64        50        47         8         6        12        12         6         8         9        10 
dram[8]:        64        64        64        64        64        64        49        44         7         8        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         7         8         7 
dram[10]:        64        64        64        64        64        64        44        44         9         8        12        16         7         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:    108685    111135     47326     51870    136752    149710     87113     97267     51152     46909    153837    148309     94636     94825     60821     26164 
dram[1]:    113383    116651     55982     55171    156842    176898     99017    107975     47033     42296    147015    145213     98283     94183     24034     24340 
dram[2]:    159666    162096     57839     53988    178679    179826    114783    116350     14850     25184    143736    153114     90218     85177    104447    109380 
dram[3]:    184553    184014     51606     53473    181507    182540    119634    122831     34265     36096    152395    152912     78751     89697    112155    115078 
dram[4]:    171251    171363     49066     45553    185334    187028    129073    134890     39746     38179    152099    152632     95735    159003    116461    116303 
dram[5]:    183151    183202     46513     47744    188589    141640    145170    149160     37981     36230    152908    154252    160583    161569    122293    123916 
dram[6]:    186717    188766     73478     70841    141639     60147    153666    158816     52942     20325    156832    159841    163578    163851    124728     52333 
dram[7]:    186511    186088     66512     51844     62678     65412    163155    167864     26432     27865    162202    164192    164891    216829     54346     53433 
dram[8]:     69837    117592     49825     61415     68800    109796    172683    177354     30518     30624    167605    170668    217939    218514     26132     21572 
dram[9]:    115575    112810    123251    117909     92160     96589    234744     52413     32403     38678    174508    177755    219394    219797     36717     39839 
dram[10]:     88192     88205     27490     48393    129338    133314     71489     75886     42714     39547    181260    108359    183657    184409     66346     58418 
dram[11]:    102989    105839     48244     47835    133116    133105     79428     82571     45090     78931    158946    160135     93225     94211     52764     61118 
average row accesses per activate:
dram[0]:  1.175602  1.163796  1.163043  1.176138  1.193063  1.192553  1.140012  1.145320  1.102661  1.131267  1.140710  1.132452  1.119781  1.133619  1.128553  1.103970 
dram[1]:  1.169616  1.163021  1.166667  1.168202  1.178074  1.182084  1.162286  1.169676  1.126446  1.109461  1.128271  1.136540  1.143433  1.138506  1.122160  1.132754 
dram[2]:  1.153756  1.146094  1.178944  1.175358  1.188029  1.187176  1.177830  1.173665  1.096074  1.109111  1.114489  1.128576  1.107903  1.118390  1.142770  1.129279 
dram[3]:  1.168224  1.188848  1.204697  1.192166  1.190640  1.188691  1.171394  1.172033  1.092904  1.093166  1.108922  1.118757  1.116945  1.154985  1.129012  1.127100 
dram[4]:  1.207395  1.204126  1.168492  1.176350  1.179922  1.194287  1.168412  1.176506  1.100214  1.107936  1.125868  1.136998  1.142466  1.135632  1.132561  1.109735 
dram[5]:  1.177460  1.176564  1.178706  1.200392  1.199814  1.193796  1.163562  1.177312  1.103057  1.111307  1.131307  1.126444  1.132041  1.125229  1.112477  1.119582 
dram[6]:  1.154034  1.176471  1.187135  1.176156  1.165003  1.187012  1.176994  1.169780  1.148620  1.121724  1.130949  1.161923  1.150051  1.129431  1.149563  1.151806 
dram[7]:  1.170441  1.178490  1.177850  1.182659  1.183103  1.180095  1.156145  1.169340  1.106039  1.102790  1.135608  1.134960  1.111744  1.116058  1.138331  1.124922 
dram[8]:  1.167863  1.173478  1.169452  1.175338  1.171792  1.179711  1.188479  1.179020  1.116134  1.138167  1.147397  1.141509  1.131971  1.089802  1.130949  1.100089 
dram[9]:  1.196189  1.191637  1.189982  1.153588  1.183048  1.201048  1.146250  1.149553  1.127457  1.130844  1.151799  1.154095  1.111372  1.131923  1.143617  1.122364 
dram[10]:  1.169175  1.174574  1.166262  1.169109  1.172465  1.188916  1.158976  1.156185  1.128427  1.120023  1.151971  1.123651  1.102492  1.109102  1.122929  1.124384 
dram[11]:  1.170894  1.169347  1.163664  1.160743  1.201973  1.179816  1.162851  1.146671  1.131022  1.123964  1.110239  1.128962  1.131207  1.146293  1.150303  1.141258 
average row locality = 749392/651468 = 1.150313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3902      3715      3852      3746      3887      3747      3835      3720      3813      3723      3794      3685      3672      3695      3573      3504 
dram[1]:      3961      3984      3850      3931      3890      4038      4068      4081      3991      4034      3967      4112      3967      3958      3799      3649 
dram[2]:      3926      3840      3841      3854      3930      3888      3974      3913      3936      3944      3923      3748      3795      3801      3735      3691 
dram[3]:      3870      3855      3796      3896      3816      3931      3882      3931      3835      3919      3828      3853      3742      3821      3551      3687 
dram[4]:      4175      3905      4161      4009      4243      4014      4128      3886      4106      3993      3891      3992      4164      3950      4001      3853 
dram[5]:      3708      3685      3753      3672      3861      3733      3685      3705      3789      3784      3834      3706      3737      3692      3620      3537 
dram[6]:      4260      4295      4466      4173      4434      4405      4236      4258      4413      4451      4301      4205      4473      4205      4206      4075 
dram[7]:      3825      3638      3967      3710      3851      3735      3791      3791      3828      3637      3827      3675      3704      3627      3624      3618 
dram[8]:      4224      3990      4058      3908      3963      3919      4250      3945      4123      3987      4188      3993      4096      3844      3918      3691 
dram[9]:      4018      4290      3896      4131      3936      4355      3958      4243      3901      4330      3938      4284      3790      4061      3862      4039 
dram[10]:      3881      3859      3844      3830      3977      3883      3893      3916      3910      3826      4063      3853      3931      3674      3723      3645 
dram[11]:      3873      3708      3811      3625      3898      3589      4013      3565      3850      3663      3817      3633      3752      3477      3793      3466 
total dram reads = 749141
bank skew: 4473/3466 = 1.29
chip skew: 68856/59501 = 1.16
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         8        16         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0        12        16        14        12 
dram[2]:        24        14         0         0         0         0         0         0         0         0         0         0        16        24        12        16 
dram[3]:        19        16         0         0         0         0         0         0         0         0         0         0         8         8         8         8 
dram[4]:        20        21         0         0         0         0         0         0         0         0         0         0        24         8        24         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         8 
dram[6]:        12        15         0         0         0         0         0         0         0         0         0         0        12         4        24        28 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        28        19         8 
dram[8]:        23         4         0         0         0         0         0         0         0         0         0         0        16        12        12         8 
dram[9]:         0        50         0         0         0         0         0         0         0         0         0         0         8        24        28        21 
dram[10]:        12        12         0         0         0         0         0         0         0         0         0         0        21        24        16        28 
dram[11]:        20         0         0         0         0         0         0         0         0         0         0         0        26         8        12         0 
total dram writes = 965
min_bank_accesses = 0!
chip skew: 131/17 = 7.71
average mf latency per bank:
dram[0]:       4042      4126      2144      2308      2113      2248      2287      2302      2248      2469      2355      2485      6389      6193     10623     10860
dram[1]:       4119      3924      2344      2323      2274      2149      2049      2100      2378      2322      2339      2194      6161      6001      9905      9888
dram[2]:       3845      4186      2315      2256      2231      2263      2271      2225      2334      2111      2268      2425      6450      6304      9834     10246
dram[3]:       4027      4118      2344      2391      2225      2101      2300      2326      2264      2317      2293      2318      6340      6366     10736     10334
dram[4]:       3927      3984      2327      2382      2057      2071      2179      2301      2168      2234      2334      2341      5619      6110      9479     10191
dram[5]:       4202      4039      2317      2332      2165      2349      2373      2212      2390      2377      2330      2342      6517      6507     10412     10567
dram[6]:       3241      3293      2076      2157      2060      2184      1907      2034      2128      2189      2093      2262      5458      5929      9032      9468
dram[7]:       4013      4146      2223      2267      2380      2306      2308      2201      2527      2469      2465      2371      6565      6575     10137      9947
dram[8]:       3435      3706      2045      2260      2204      2278      2098      2445      2073      2351      2183      2346      6238      6500      9772     10222
dram[9]:       3704      3459      2261      1992      2281      2075      2320      2074      2479      2255      2321      2220      6525      6202      9175      9068
dram[10]:       3788      3950      2084      2067      2199      2173      2199      2144      2480      2512      2365      2415      6536      6552      9822      9986
dram[11]:       3662      3856      2082      2229      2257      2355      2221      2417      2566      2493      2433      2382      6663      6917      9691     10603
maximum mf latency per bank:
dram[0]:       2458      2294      2512      2422      2502      2428      2368      2445      2619      2390      2161      2313      2700      2763      2368      2473
dram[1]:       2616      3361      2743      2562      2649      2428      2572      2825      2550      2607      2632      2731      2712      2593      3230      2956
dram[2]:       2825      2686      2691      2663      2712      2699      2556      2553      2700      2684      3027      2914      2754      2650      3366      2882
dram[3]:       2654      2616      2712      2729      2714      2793      2906      2729      2905      2817      2810      2584      2441      2690      2523      2759
dram[4]:       3165      2627      2409      2611      2607      2765      2625      2655      2405      2718      2504      2668      2463      2917      2626      2620
dram[5]:       2339      2401      2418      2333      2460      2569      2605      2229      2749      2444      2557      2491      2863      2619      2657      2733
dram[6]:       2634      3264      2509      2661      2717      2881      2663      2889      2908      2795      2631      2986      2718      3096      2915      3190
dram[7]:       2239      2286      2314      2124      2500      2513      2357      2533      2346      2408      2479      2462      2527      2500      2362      2405
dram[8]:       2583      2702      2572      2618      2581      2693      2791      2710      2521      2801      2691      2593      2706      2616      3244      2152
dram[9]:       2611      2735      2346      2312      2350      2535      2569      2681      2588      2335      2705      2748      2701      2569      2650      2515
dram[10]:       2842      2768      2594      2772      2514      2786      2463      2635      2558      2561      2622      2667      2357      2345      2540      2388
dram[11]:       2615      2238      2830      2017      2543      2334      2684      2424      2806      2364      2663      2188      2578      2469      2928      2432

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9064234 n_act=52245 n_pre=52229 n_ref_event=4572360550251980812 n_req=59871 n_rd=59863 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02598
n_activity=1496789 dram_eff=0.1601
bk0: 3902a 9005799i bk1: 3715a 9010850i bk2: 3852a 9007077i bk3: 3746a 9014113i bk4: 3887a 9007417i bk5: 3747a 9016245i bk6: 3835a 9002795i bk7: 3720a 9009013i bk8: 3813a 8998771i bk9: 3723a 9009382i bk10: 3794a 9007925i bk11: 3685a 9011443i bk12: 3672a 9012335i bk13: 3695a 9011657i bk14: 3573a 9017868i bk15: 3504a 9017194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127541
Row_Buffer_Locality_read = 0.127541
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.702321
Bank_Level_Parallism_Col = 1.512163
Bank_Level_Parallism_Ready = 1.088231
write_to_read_ratio_blp_rw_average = 0.000248
GrpLevelPara = 1.337625 

BW Util details:
bwutil = 0.025976 
total_CMD = 9223147 
util_bw = 239580 
Wasted_Col = 758640 
Wasted_Row = 294449 
Idle = 7930478 

BW Util Bottlenecks: 
RCDc_limit = 1032112 
RCDWRc_limit = 80 
WTRc_limit = 429 
RTWc_limit = 184 
CCDLc_limit = 27266 
rwq = 0 
CCDLc_limit_alone = 27246 
WTRc_limit_alone = 417 
RTWc_limit_alone = 176 

Commands details: 
total_CMD = 9223147 
n_nop = 9064234 
Read = 59863 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 52245 
n_pre = 52229 
n_ref = 4572360550251980812 
n_req = 59871 
total_req = 59895 

Dual Bus Interface Util: 
issued_total_row = 104474 
issued_total_col = 59895 
Row_Bus_Util =  0.011327 
CoL_Bus_Util = 0.006494 
Either_Row_CoL_Bus_Util = 0.017230 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.034333 
queue_avg = 0.265328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9057289 n_act=55082 n_pre=55066 n_ref_event=0 n_req=63302 n_rd=63280 n_rd_L2_A=0 n_write=0 n_wr_bk=84 bw_util=0.02748
n_activity=1500002 dram_eff=0.169
bk0: 3961a 8999586i bk1: 3984a 8996281i bk2: 3850a 9002239i bk3: 3931a 8994728i bk4: 3890a 9000847i bk5: 4038a 8991715i bk6: 4068a 8987414i bk7: 4081a 8983696i bk8: 3991a 8985796i bk9: 4034a 8975587i bk10: 3967a 8990446i bk11: 4112a 8976940i bk12: 3967a 8991723i bk13: 3958a 8987465i bk14: 3799a 8998156i bk15: 3649a 9006021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130059
Row_Buffer_Locality_read = 0.130073
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.926093
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.079219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027480 
total_CMD = 9223147 
util_bw = 253456 
Wasted_Col = 762380 
Wasted_Row = 280123 
Idle = 7927188 

BW Util Bottlenecks: 
RCDc_limit = 1064133 
RCDWRc_limit = 191 
WTRc_limit = 1398 
RTWc_limit = 5947 
CCDLc_limit = 32967 
rwq = 0 
CCDLc_limit_alone = 32435 
WTRc_limit_alone = 1331 
RTWc_limit_alone = 5482 

Commands details: 
total_CMD = 9223147 
n_nop = 9057289 
Read = 63280 
Write = 0 
L2_Alloc = 0 
L2_WB = 84 
n_act = 55082 
n_pre = 55066 
n_ref = 0 
n_req = 63302 
total_req = 63364 

Dual Bus Interface Util: 
issued_total_row = 110148 
issued_total_col = 63364 
Row_Bus_Util =  0.011943 
CoL_Bus_Util = 0.006870 
Either_Row_CoL_Bus_Util = 0.017983 
Issued_on_Two_Bus_Simul_Util = 0.000830 
issued_two_Eff = 0.046148 
queue_avg = 0.291181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9060018 n_act=53966 n_pre=53950 n_ref_event=0 n_req=61766 n_rd=61739 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.02682
n_activity=1491455 dram_eff=0.1659
bk0: 3926a 8996064i bk1: 3840a 8999380i bk2: 3841a 9005604i bk3: 3854a 9004802i bk4: 3930a 9002623i bk5: 3888a 9006588i bk6: 3974a 8994966i bk7: 3913a 9001357i bk8: 3936a 8988633i bk9: 3944a 8991412i bk10: 3923a 8991849i bk11: 3748a 9003119i bk12: 3795a 8994318i bk13: 3801a 9000518i bk14: 3735a 9005206i bk15: 3691a 9003540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126477
Row_Buffer_Locality_read = 0.126533
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.847269
Bank_Level_Parallism_Col = 1.460045
Bank_Level_Parallism_Ready = 1.076568
write_to_read_ratio_blp_rw_average = 0.002064
GrpLevelPara = 1.361454 

BW Util details:
bwutil = 0.026822 
total_CMD = 9223147 
util_bw = 247380 
Wasted_Col = 760093 
Wasted_Row = 280052 
Idle = 7935622 

BW Util Bottlenecks: 
RCDc_limit = 1052208 
RCDWRc_limit = 253 
WTRc_limit = 1723 
RTWc_limit = 3001 
CCDLc_limit = 30186 
rwq = 0 
CCDLc_limit_alone = 29867 
WTRc_limit_alone = 1621 
RTWc_limit_alone = 2784 

Commands details: 
total_CMD = 9223147 
n_nop = 9060018 
Read = 61739 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 53966 
n_pre = 53950 
n_ref = 0 
n_req = 61766 
total_req = 61845 

Dual Bus Interface Util: 
issued_total_row = 107916 
issued_total_col = 61845 
Row_Bus_Util =  0.011701 
CoL_Bus_Util = 0.006705 
Either_Row_CoL_Bus_Util = 0.017687 
Issued_on_Two_Bus_Simul_Util = 0.000719 
issued_two_Eff = 0.040655 
queue_avg = 0.282118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9062204 n_act=53246 n_pre=53230 n_ref_event=0 n_req=61230 n_rd=61213 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02658
n_activity=1496632 dram_eff=0.1638
bk0: 3870a 9005943i bk1: 3855a 9002829i bk2: 3796a 9011146i bk3: 3896a 9000851i bk4: 3816a 9011334i bk5: 3931a 9001663i bk6: 3882a 9000721i bk7: 3931a 8994018i bk8: 3835a 8992969i bk9: 3919a 8986440i bk10: 3828a 8994287i bk11: 3853a 8993407i bk12: 3742a 9000211i bk13: 3821a 9003861i bk14: 3551a 9014784i bk15: 3687a 9004785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130590
Row_Buffer_Locality_read = 0.130610
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.821715
Bank_Level_Parallism_Col = 1.457049
Bank_Level_Parallism_Ready = 1.088735
write_to_read_ratio_blp_rw_average = 0.001681
GrpLevelPara = 1.356614 

BW Util details:
bwutil = 0.026577 
total_CMD = 9223147 
util_bw = 245120 
Wasted_Col = 755727 
Wasted_Row = 288671 
Idle = 7933629 

BW Util Bottlenecks: 
RCDc_limit = 1039668 
RCDWRc_limit = 137 
WTRc_limit = 1121 
RTWc_limit = 2305 
CCDLc_limit = 30111 
rwq = 0 
CCDLc_limit_alone = 29893 
WTRc_limit_alone = 1062 
RTWc_limit_alone = 2146 

Commands details: 
total_CMD = 9223147 
n_nop = 9062204 
Read = 61213 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 53246 
n_pre = 53230 
n_ref = 0 
n_req = 61230 
total_req = 61280 

Dual Bus Interface Util: 
issued_total_row = 106476 
issued_total_col = 61280 
Row_Bus_Util =  0.011544 
CoL_Bus_Util = 0.006644 
Either_Row_CoL_Bus_Util = 0.017450 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.042332 
queue_avg = 0.288863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9054496 n_act=55926 n_pre=55910 n_ref_event=0 n_req=64496 n_rd=64471 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.028
n_activity=1498049 dram_eff=0.1724
bk0: 4175a 8984864i bk1: 3905a 9000357i bk2: 4161a 8977660i bk3: 4009a 8991482i bk4: 4243a 8980861i bk5: 4014a 8995844i bk6: 4128a 8978650i bk7: 3886a 8998588i bk8: 4106a 8973855i bk9: 3993a 8985365i bk10: 3891a 8993318i bk11: 3992a 8989557i bk12: 4164a 8975743i bk13: 3950a 8989947i bk14: 4001a 8983293i bk15: 3853a 8988621i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133047
Row_Buffer_Locality_read = 0.133083
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 2.994210
Bank_Level_Parallism_Col = 1.495853
Bank_Level_Parallism_Ready = 1.092826
write_to_read_ratio_blp_rw_average = 0.002497
GrpLevelPara = 1.387071 

BW Util details:
bwutil = 0.028003 
total_CMD = 9223147 
util_bw = 258272 
Wasted_Col = 764817 
Wasted_Row = 270238 
Idle = 7929820 

BW Util Bottlenecks: 
RCDc_limit = 1075309 
RCDWRc_limit = 211 
WTRc_limit = 1735 
RTWc_limit = 3566 
CCDLc_limit = 33409 
rwq = 0 
CCDLc_limit_alone = 33142 
WTRc_limit_alone = 1651 
RTWc_limit_alone = 3383 

Commands details: 
total_CMD = 9223147 
n_nop = 9054496 
Read = 64471 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 55926 
n_pre = 55910 
n_ref = 0 
n_req = 64496 
total_req = 64568 

Dual Bus Interface Util: 
issued_total_row = 111836 
issued_total_col = 64568 
Row_Bus_Util =  0.012126 
CoL_Bus_Util = 0.007001 
Either_Row_CoL_Bus_Util = 0.018286 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.045971 
queue_avg = 0.307303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.307303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9066275 n_act=51715 n_pre=51699 n_ref_event=0 n_req=59506 n_rd=59501 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02581
n_activity=1508969 dram_eff=0.1578
bk0: 3708a 9017123i bk1: 3685a 9018293i bk2: 3753a 9008660i bk3: 3672a 9019234i bk4: 3861a 9010838i bk5: 3733a 9015718i bk6: 3685a 9015740i bk7: 3705a 9017659i bk8: 3789a 8999632i bk9: 3784a 9000420i bk10: 3834a 9003376i bk11: 3706a 9009504i bk12: 3737a 9006445i bk13: 3692a 9005673i bk14: 3620a 9007530i bk15: 3537a 9015116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131146
Row_Buffer_Locality_read = 0.131157
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.700097
Bank_Level_Parallism_Col = 1.428918
Bank_Level_Parallism_Ready = 1.088062
write_to_read_ratio_blp_rw_average = 0.000185
GrpLevelPara = 1.337169 

BW Util details:
bwutil = 0.025812 
total_CMD = 9223147 
util_bw = 238072 
Wasted_Col = 752100 
Wasted_Row = 300287 
Idle = 7932688 

BW Util Bottlenecks: 
RCDc_limit = 1019734 
RCDWRc_limit = 46 
WTRc_limit = 327 
RTWc_limit = 181 
CCDLc_limit = 27439 
rwq = 0 
CCDLc_limit_alone = 27411 
WTRc_limit_alone = 309 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9223147 
n_nop = 9066275 
Read = 59501 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 51715 
n_pre = 51699 
n_ref = 0 
n_req = 59506 
total_req = 59518 

Dual Bus Interface Util: 
issued_total_row = 103414 
issued_total_col = 59518 
Row_Bus_Util =  0.011212 
CoL_Bus_Util = 0.006453 
Either_Row_CoL_Bus_Util = 0.017009 
Issued_on_Two_Bus_Simul_Util = 0.000657 
issued_two_Eff = 0.038630 
queue_avg = 0.283640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9046996 n_act=59483 n_pre=59467 n_ref_event=0 n_req=68881 n_rd=68856 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.0299
n_activity=1498371 dram_eff=0.1841
bk0: 4260a 8956922i bk1: 4295a 8952183i bk2: 4466a 8930779i bk3: 4173a 8959418i bk4: 4434a 8935429i bk5: 4405a 8939488i bk6: 4236a 8958046i bk7: 4258a 8950593i bk8: 4413a 8931853i bk9: 4451a 8925177i bk10: 4301a 8936177i bk11: 4205a 8950181i bk12: 4473a 8925987i bk13: 4205a 8939539i bk14: 4206a 8944460i bk15: 4075a 8954676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136612
Row_Buffer_Locality_read = 0.136647
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 3.539074
Bank_Level_Parallism_Col = 1.558791
Bank_Level_Parallism_Ready = 1.081943
write_to_read_ratio_blp_rw_average = 0.003052
GrpLevelPara = 1.440399 

BW Util details:
bwutil = 0.029903 
total_CMD = 9223147 
util_bw = 275804 
Wasted_Col = 763147 
Wasted_Row = 257280 
Idle = 7926916 

BW Util Bottlenecks: 
RCDc_limit = 1107821 
RCDWRc_limit = 196 
WTRc_limit = 2262 
RTWc_limit = 4820 
CCDLc_limit = 40408 
rwq = 0 
CCDLc_limit_alone = 39977 
WTRc_limit_alone = 2141 
RTWc_limit_alone = 4510 

Commands details: 
total_CMD = 9223147 
n_nop = 9046996 
Read = 68856 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 59483 
n_pre = 59467 
n_ref = 0 
n_req = 68881 
total_req = 68951 

Dual Bus Interface Util: 
issued_total_row = 118950 
issued_total_col = 68951 
Row_Bus_Util =  0.012897 
CoL_Bus_Util = 0.007476 
Either_Row_CoL_Bus_Util = 0.019099 
Issued_on_Two_Bus_Simul_Util = 0.001274 
issued_two_Eff = 0.066704 
queue_avg = 0.465377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.465377
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9065032 n_act=52180 n_pre=52164 n_ref_event=0 n_req=59870 n_rd=59848 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.02599
n_activity=1484925 dram_eff=0.1614
bk0: 3825a 9014856i bk1: 3638a 9024687i bk2: 3967a 9002766i bk3: 3710a 9020850i bk4: 3851a 9008674i bk5: 3735a 9014287i bk6: 3791a 9009786i bk7: 3791a 9010468i bk8: 3828a 8996852i bk9: 3637a 9010768i bk10: 3827a 9002720i bk11: 3675a 9013302i bk12: 3704a 9008566i bk13: 3627a 9012358i bk14: 3624a 9017912i bk15: 3618a 9014013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128629
Row_Buffer_Locality_read = 0.128676
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.717289
Bank_Level_Parallism_Col = 1.440089
Bank_Level_Parallism_Ready = 1.088896
write_to_read_ratio_blp_rw_average = 0.000958
GrpLevelPara = 1.342890 

BW Util details:
bwutil = 0.025991 
total_CMD = 9223147 
util_bw = 239720 
Wasted_Col = 750754 
Wasted_Row = 286929 
Idle = 7945744 

BW Util Bottlenecks: 
RCDc_limit = 1026938 
RCDWRc_limit = 204 
WTRc_limit = 1490 
RTWc_limit = 1014 
CCDLc_limit = 28644 
rwq = 0 
CCDLc_limit_alone = 28505 
WTRc_limit_alone = 1395 
RTWc_limit_alone = 970 

Commands details: 
total_CMD = 9223147 
n_nop = 9065032 
Read = 59848 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 52180 
n_pre = 52164 
n_ref = 0 
n_req = 59870 
total_req = 59930 

Dual Bus Interface Util: 
issued_total_row = 104344 
issued_total_col = 59930 
Row_Bus_Util =  0.011313 
CoL_Bus_Util = 0.006498 
Either_Row_CoL_Bus_Util = 0.017143 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.038953 
queue_avg = 0.242264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242264
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9055433 n_act=55778 n_pre=55762 n_ref_event=0 n_req=64116 n_rd=64097 n_rd_L2_A=0 n_write=0 n_wr_bk=75 bw_util=0.02783
n_activity=1473213 dram_eff=0.1742
bk0: 4224a 8975490i bk1: 3990a 8989248i bk2: 4058a 8986346i bk3: 3908a 8995427i bk4: 3963a 8992698i bk5: 3919a 8995890i bk6: 4250a 8974181i bk7: 3945a 8992161i bk8: 4123a 8971080i bk9: 3987a 8985327i bk10: 4188a 8971301i bk11: 3993a 8985053i bk12: 4096a 8974501i bk13: 3844a 8987219i bk14: 3918a 8980959i bk15: 3691a 8997258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130248
Row_Buffer_Locality_read = 0.130287
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.051220
Bank_Level_Parallism_Col = 1.494295
Bank_Level_Parallism_Ready = 1.089644
write_to_read_ratio_blp_rw_average = 0.001265
GrpLevelPara = 1.384456 

BW Util details:
bwutil = 0.027831 
total_CMD = 9223147 
util_bw = 256688 
Wasted_Col = 758692 
Wasted_Row = 264848 
Idle = 7942919 

BW Util Bottlenecks: 
RCDc_limit = 1071466 
RCDWRc_limit = 168 
WTRc_limit = 1364 
RTWc_limit = 1646 
CCDLc_limit = 33930 
rwq = 0 
CCDLc_limit_alone = 33777 
WTRc_limit_alone = 1304 
RTWc_limit_alone = 1553 

Commands details: 
total_CMD = 9223147 
n_nop = 9055433 
Read = 64097 
Write = 0 
L2_Alloc = 0 
L2_WB = 75 
n_act = 55778 
n_pre = 55762 
n_ref = 0 
n_req = 64116 
total_req = 64172 

Dual Bus Interface Util: 
issued_total_row = 111540 
issued_total_col = 64172 
Row_Bus_Util =  0.012093 
CoL_Bus_Util = 0.006958 
Either_Row_CoL_Bus_Util = 0.018184 
Issued_on_Two_Bus_Simul_Util = 0.000867 
issued_two_Eff = 0.047688 
queue_avg = 0.336668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336668
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9054809 n_act=56345 n_pre=56329 n_ref_event=0 n_req=65067 n_rd=65032 n_rd_L2_A=0 n_write=0 n_wr_bk=131 bw_util=0.02826
n_activity=1463671 dram_eff=0.1781
bk0: 4018a 8980046i bk1: 4290a 8956732i bk2: 3896a 8991669i bk3: 4131a 8976494i bk4: 3936a 8985258i bk5: 4355a 8960109i bk6: 3958a 8977059i bk7: 4243a 8955174i bk8: 3901a 8978567i bk9: 4330a 8947314i bk10: 3938a 8975581i bk11: 4284a 8952986i bk12: 3790a 8980672i bk13: 4061a 8964561i bk14: 3862a 8974970i bk15: 4039a 8964682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134200
Row_Buffer_Locality_read = 0.134195
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 3.272414
Bank_Level_Parallism_Col = 1.529115
Bank_Level_Parallism_Ready = 1.085808
write_to_read_ratio_blp_rw_average = 0.004172
GrpLevelPara = 1.412489 

BW Util details:
bwutil = 0.028261 
total_CMD = 9223147 
util_bw = 260652 
Wasted_Col = 747642 
Wasted_Row = 258671 
Idle = 7956182 

BW Util Bottlenecks: 
RCDc_limit = 1066723 
RCDWRc_limit = 213 
WTRc_limit = 2441 
RTWc_limit = 6382 
CCDLc_limit = 36263 
rwq = 0 
CCDLc_limit_alone = 35716 
WTRc_limit_alone = 2325 
RTWc_limit_alone = 5951 

Commands details: 
total_CMD = 9223147 
n_nop = 9054809 
Read = 65032 
Write = 0 
L2_Alloc = 0 
L2_WB = 131 
n_act = 56345 
n_pre = 56329 
n_ref = 0 
n_req = 65067 
total_req = 65163 

Dual Bus Interface Util: 
issued_total_row = 112674 
issued_total_col = 65163 
Row_Bus_Util =  0.012216 
CoL_Bus_Util = 0.007065 
Either_Row_CoL_Bus_Util = 0.018252 
Issued_on_Two_Bus_Simul_Util = 0.001030 
issued_two_Eff = 0.056428 
queue_avg = 0.387701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9060225 n_act=53891 n_pre=53875 n_ref_event=0 n_req=61737 n_rd=61708 n_rd_L2_A=0 n_write=0 n_wr_bk=113 bw_util=0.02681
n_activity=1482767 dram_eff=0.1668
bk0: 3881a 9001521i bk1: 3859a 9004412i bk2: 3844a 9007257i bk3: 3830a 9009178i bk4: 3977a 8997932i bk5: 3883a 9005204i bk6: 3893a 8999494i bk7: 3916a 8996885i bk8: 3910a 8990623i bk9: 3826a 8993923i bk10: 4063a 8988631i bk11: 3853a 8994856i bk12: 3931a 8991274i bk13: 3674a 9005761i bk14: 3723a 9004829i bk15: 3645a 9008981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127282
Row_Buffer_Locality_read = 0.127325
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 2.841075
Bank_Level_Parallism_Col = 1.455277
Bank_Level_Parallism_Ready = 1.078005
write_to_read_ratio_blp_rw_average = 0.000860
GrpLevelPara = 1.359891 

BW Util details:
bwutil = 0.026811 
total_CMD = 9223147 
util_bw = 247284 
Wasted_Col = 759774 
Wasted_Row = 279034 
Idle = 7937055 

BW Util Bottlenecks: 
RCDc_limit = 1051316 
RCDWRc_limit = 268 
WTRc_limit = 2102 
RTWc_limit = 910 
CCDLc_limit = 30092 
rwq = 0 
CCDLc_limit_alone = 29938 
WTRc_limit_alone = 1977 
RTWc_limit_alone = 881 

Commands details: 
total_CMD = 9223147 
n_nop = 9060225 
Read = 61708 
Write = 0 
L2_Alloc = 0 
L2_WB = 113 
n_act = 53891 
n_pre = 53875 
n_ref = 0 
n_req = 61737 
total_req = 61821 

Dual Bus Interface Util: 
issued_total_row = 107766 
issued_total_col = 61821 
Row_Bus_Util =  0.011684 
CoL_Bus_Util = 0.006703 
Either_Row_CoL_Bus_Util = 0.017664 
Issued_on_Two_Bus_Simul_Util = 0.000723 
issued_two_Eff = 0.040909 
queue_avg = 0.281886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281886
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9223147 n_nop=9065702 n_act=51749 n_pre=51733 n_ref_event=0 n_req=59550 n_rd=59533 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02585
n_activity=1500274 dram_eff=0.1589
bk0: 3873a 9009556i bk1: 3708a 9016955i bk2: 3811a 9011021i bk3: 3625a 9020477i bk4: 3898a 9010223i bk5: 3589a 9024937i bk6: 4013a 8994148i bk7: 3565a 9020427i bk8: 3850a 9000385i bk9: 3663a 9010215i bk10: 3817a 9000559i bk11: 3633a 9015561i bk12: 3752a 9009163i bk13: 3477a 9025113i bk14: 3793a 9008475i bk15: 3466a 9028933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131150
Row_Buffer_Locality_read = 0.131171
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.675526
Bank_Level_Parallism_Col = 1.429950
Bank_Level_Parallism_Ready = 1.095214
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.336075 

BW Util details:
bwutil = 0.025848 
total_CMD = 9223147 
util_bw = 238396 
Wasted_Col = 754540 
Wasted_Row = 295789 
Idle = 7934422 

BW Util Bottlenecks: 
RCDc_limit = 1022385 
RCDWRc_limit = 175 
WTRc_limit = 815 
RTWc_limit = 425 
CCDLc_limit = 27318 
rwq = 0 
CCDLc_limit_alone = 27267 
WTRc_limit_alone = 775 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 9223147 
n_nop = 9065702 
Read = 59533 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 51749 
n_pre = 51733 
n_ref = 0 
n_req = 59550 
total_req = 59599 

Dual Bus Interface Util: 
issued_total_row = 103482 
issued_total_col = 59599 
Row_Bus_Util =  0.011220 
CoL_Bus_Util = 0.006462 
Either_Row_CoL_Bus_Util = 0.017071 
Issued_on_Two_Bus_Simul_Util = 0.000611 
issued_two_Eff = 0.035797 
queue_avg = 0.261809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268941, Miss = 30328, Miss_rate = 0.113, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[1]: Access = 270877, Miss = 29535, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[2]: Access = 276833, Miss = 31495, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 269643, Miss = 31789, Miss_rate = 0.118, Pending_hits = 7, Reservation_fails = 449
L2_cache_bank[4]: Access = 269288, Miss = 31060, Miss_rate = 0.115, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 271954, Miss = 30681, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 272700, Miss = 30324, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 25
L2_cache_bank[7]: Access = 276051, Miss = 30897, Miss_rate = 0.112, Pending_hits = 6, Reservation_fails = 66
L2_cache_bank[8]: Access = 274257, Miss = 32877, Miss_rate = 0.120, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[9]: Access = 277125, Miss = 31602, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 271720, Miss = 29987, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 267832, Miss = 29514, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 19
L2_cache_bank[12]: Access = 267016, Miss = 34796, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[13]: Access = 273842, Miss = 34070, Miss_rate = 0.124, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 274257, Miss = 30422, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 267827, Miss = 29436, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 271458, Miss = 32825, Miss_rate = 0.121, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[17]: Access = 274658, Miss = 31277, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[18]: Access = 270593, Miss = 31302, Miss_rate = 0.116, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 272172, Miss = 33738, Miss_rate = 0.124, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 272678, Miss = 31222, Miss_rate = 0.115, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 269196, Miss = 30488, Miss_rate = 0.113, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[22]: Access = 270736, Miss = 30809, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 267350, Miss = 28726, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6519004
L2_total_cache_misses = 749200
L2_total_cache_miss_rate = 0.1149
L2_total_cache_pending_hits = 255
L2_total_cache_reservation_fails = 581
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5747280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 270098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6496676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 581
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6519004
icnt_total_pkts_simt_to_mem=6519004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6519004
Req_Network_cycles = 3596519
Req_Network_injected_packets_per_cycle =       1.8126 
Req_Network_conflicts_per_cycle =       1.3587
Req_Network_conflicts_per_cycle_util =       8.0807
Req_Bank_Level_Parallism =      10.7805
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.4200
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1202

Reply_Network_injected_packets_num = 6519004
Reply_Network_cycles = 3596519
Reply_Network_injected_packets_per_cycle =        1.8126
Reply_Network_conflicts_per_cycle =        0.7948
Reply_Network_conflicts_per_cycle_util =       4.7317
Reply_Bank_Level_Parallism =      10.7903
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0604
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 44 min, 37 sec (9877 sec)
gpgpu_simulation_rate = 5876 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
gpgpu_silicon_slowdown = 3750000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 9874427.944000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 9.567000 ms.
Correct
GPGPU-Sim: *** exit detected ***
