<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='35' type='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='47' u='r' c='_ZNK4llvm14SIRegisterInfo15spillSGPRToSMEMEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='66' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='68' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
