// Seed: 3730612280
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11
);
  parameter id_13 = id_10 / id_9;
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
);
  logic [7:0] id_3;
  always @(negedge -1 or -1 or id_3[1 : 1]);
  xor primCall (id_1, id_0, id_7, id_4, id_6);
  tri0 id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_5 = 0;
  id_8(
      id_5, -1, 1
  );
  wire id_9;
endmodule
