memory.v,verilog,xil_defaultlib,../../../../Lab5_q1.gen/sources_1/ip/memory/sim/memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
