

================================================================
== Vivado HLS Report for 'assignment3p2'
================================================================
* Date:           Wed Mar  5 10:55:42 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment3p2
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |        6|        6|         2|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %in_r) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %a) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %b) nounwind, !map !19"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c) nounwind, !map !23"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %out_r) nounwind, !map !27"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @assignment3p2_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c) nounwind" [assignment3p2.c:3]   --->   Operation 10 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b) nounwind" [assignment3p2.c:3]   --->   Operation 11 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [assignment3p2.c:3]   --->   Operation 12 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i8 %a_read to i32" [assignment3p2.c:13]   --->   Operation 13 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i8 %b_read to i9" [assignment3p2.c:13]   --->   Operation 14 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i8 %c_read to i9" [assignment3p2.c:10]   --->   Operation 15 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%add_ln13 = add i9 %sext_ln13_1, %sext_ln10" [assignment3p2.c:13]   --->   Operation 16 'add' 'add_ln13' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i9 %add_ln13 to i32" [assignment3p2.c:13]   --->   Operation 17 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "br label %1" [assignment3p2.c:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.39ns)   --->   "%icmp_ln10 = icmp eq i2 %i_0, -1" [assignment3p2.c:10]   --->   Operation 20 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.62ns)   --->   "%i = add i2 %i_0, 1" [assignment3p2.c:10]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %2" [assignment3p2.c:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %i_0 to i64" [assignment3p2.c:12]   --->   Operation 24 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [3 x i32]* %in_r, i64 0, i64 %zext_ln12" [assignment3p2.c:12]   --->   Operation 25 'getelementptr' 'in_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.73ns)   --->   "%x = load i32* %in_addr, align 4" [assignment3p2.c:12]   --->   Operation 26 'load' 'x' <Predicate = (!icmp_ln10)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [assignment3p2.c:16]   --->   Operation 27 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [assignment3p2.c:11]   --->   Operation 28 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.73ns)   --->   "%x = load i32* %in_addr, align 4" [assignment3p2.c:12]   --->   Operation 29 'load' 'x' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 30 [1/1] (3.90ns)   --->   "%mul_ln13 = mul nsw i32 %x, %sext_ln13" [assignment3p2.c:13]   --->   Operation 30 'mul' 'mul_ln13' <Predicate = true> <Delay = 3.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.14ns)   --->   "%y = add i32 %sext_ln13_2, %mul_ln13" [assignment3p2.c:13]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [3 x i32]* %out_r, i64 0, i64 %zext_ln12" [assignment3p2.c:14]   --->   Operation 32 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.73ns)   --->   "store i32 %y, i32* %out_addr, align 4" [assignment3p2.c:14]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [assignment3p2.c:10]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.871ns
The critical path consists of the following:
	wire read on port 'c' (assignment3p2.c:3) [12]  (0 ns)
	'add' operation ('add_ln13', assignment3p2.c:13) [18]  (0.871 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assignment3p2.c:10) [22]  (0 ns)
	'getelementptr' operation ('in_addr', assignment3p2.c:12) [30]  (0 ns)
	'load' operation ('x', assignment3p2.c:12) on array 'in_r' [31]  (0.73 ns)

 <State 3>: 6.5ns
The critical path consists of the following:
	'load' operation ('x', assignment3p2.c:12) on array 'in_r' [31]  (0.73 ns)
	'mul' operation ('mul_ln13', assignment3p2.c:13) [32]  (3.9 ns)
	'add' operation ('y', assignment3p2.c:13) [33]  (1.14 ns)
	'store' operation ('store_ln14', assignment3p2.c:14) of variable 'y', assignment3p2.c:13 on array 'out_r' [35]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
