

================================================================
== Vivado HLS Report for 'shuffle_96_l_p'
================================================================
* Date:           Fri Dec 21 18:31:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18433|  25345|  18433|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  18432|  25344| 96 ~ 132 |          -|          -|   192|    no    |
        | + Loop 1.1      |     84|    120|  14 ~ 20 |          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     12|     18|   2 ~ 3  |          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond2)
	2  / (exitcond2)
14 --> 
	15  / (!exitcond & !tmp_2046)
	16  / (!exitcond & tmp_2046)
	13  / (exitcond)
15 --> 
	16  / true
16 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_17 (26)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1242
:0  br label %.loopexit


 <State 2>: 6.77ns
ST_2: co (28)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_26, %.loopexit.loopexit ]

ST_2: tmp_2046 (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:1  %tmp_2046 = trunc i8 %co to i1

ST_2: tmp_s (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

ST_2: tmp_507 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:4  %tmp_507 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.loopexit:5  %p_shl1_cast = zext i9 %tmp_507 to i12

ST_2: tmp_508 (34)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1245
.loopexit:6  %tmp_508 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_577_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.loopexit:7  %tmp_577_cast = sext i12 %tmp_508 to i13

ST_2: exitcond3 (36)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:8  %exitcond3 = icmp eq i8 %co, -64

ST_2: empty (37)  [1/1] 0.00ns
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_26 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:10  %co_26 = add i8 1, %co

ST_2: StgValue_29 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1242
.loopexit:11  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: p_lshr_f_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: arrayNo (42)  [11/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

ST_2: zext_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:3  %zext_cast = zext i7 %p_lshr_f_cast to i16

ST_2: mul (45)  [1/1] 6.77ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:4  %mul = mul i16 %zext_cast, 171

ST_2: tmp_2047 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:5  %tmp_2047 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %mul, i32 12, i32 15)

ST_2: StgValue_35 (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1250
:0  ret void


 <State 3>: 3.29ns
ST_3: arrayNo (42)  [10/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 4>: 3.29ns
ST_4: arrayNo (42)  [9/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 5>: 3.29ns
ST_5: arrayNo (42)  [8/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 6>: 3.29ns
ST_6: arrayNo (42)  [7/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 7>: 3.29ns
ST_7: arrayNo (42)  [6/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 8>: 3.29ns
ST_8: arrayNo (42)  [5/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 9>: 3.29ns
ST_9: arrayNo (42)  [4/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 10>: 3.29ns
ST_10: arrayNo (42)  [3/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 11>: 3.29ns
ST_11: arrayNo (42)  [2/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24


 <State 12>: 3.29ns
ST_12: arrayNo (42)  [1/11] 3.29ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 24

ST_12: arrayNo_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:2  %arrayNo_cast = zext i7 %arrayNo to i9

ST_12: tmp_2048 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:6  %tmp_2048 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_2047, i3 0)

ST_12: tmp_509 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:7  %tmp_509 = sext i7 %tmp_2048 to i10

ST_12: p_shl2_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:8  %p_shl2_cast = zext i10 %tmp_509 to i11

ST_12: tmp_2049 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:9  %tmp_2049 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_2047, i1 false)

ST_12: tmp_510 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:10  %tmp_510 = sext i5 %tmp_2049 to i8

ST_12: p_shl3_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:11  %p_shl3_cast = zext i8 %tmp_510 to i11

ST_12: tmp_511 (53)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:12  %tmp_511 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_12: tmp_582_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4.preheader:13  %tmp_582_cast = sext i11 %tmp_511 to i12

ST_12: StgValue_55 (55)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1243
.preheader4.preheader:14  br label %.preheader4


 <State 13>: 4.67ns
ST_13: h (57)  [1/1] 0.00ns
.preheader4:0  %h = phi i3 [ 0, %.preheader4.preheader ], [ %h_26, %.preheader4.loopexit ]

ST_13: h_cast2_cast9 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:1  %h_cast2_cast9 = zext i3 %h to i12

ST_13: h_cast2_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:2  %h_cast2_cast = zext i3 %h to i13

ST_13: tmp_512 (60)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:3  %tmp_512 = add i13 %h_cast2_cast, %tmp_577_cast

ST_13: tmp_2050 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:4  %tmp_2050 = trunc i13 %tmp_512 to i11

ST_13: p_shl6_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:5  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_2050, i3 0)

ST_13: p_shl7_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:6  %p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_512, i1 false)

ST_13: tmp_513 (64)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:7  %tmp_513 = sub i14 %p_shl6_cast, %p_shl7_cast

ST_13: tmp_514 (65)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:8  %tmp_514 = add i12 %h_cast2_cast9, %tmp_582_cast

ST_13: tmp_2051 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:9  %tmp_2051 = trunc i12 %tmp_514 to i6

ST_13: p_shl4_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:10  %p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_2051, i3 0)

ST_13: tmp_2052 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:11  %tmp_2052 = trunc i12 %tmp_514 to i8

ST_13: p_shl5_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:12  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2052, i1 false)

ST_13: tmp_515 (70)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader4:13  %tmp_515 = sub i9 %p_shl4_cast, %p_shl5_cast

ST_13: exitcond2 (71)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1243
.preheader4:14  %exitcond2 = icmp eq i3 %h, -2

ST_13: empty_462 (72)  [1/1] 0.00ns
.preheader4:15  %empty_462 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_13: h_26 (73)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1243
.preheader4:16  %h_26 = add i3 1, %h

ST_13: StgValue_73 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1243
.preheader4:17  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_13: StgValue_74 (76)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_75 (149)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 14>: 5.58ns
ST_14: w (78)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_36, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_14: w_cast1_cast8 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:1  %w_cast1_cast8 = zext i3 %w to i9

ST_14: w_cast1_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:2  %w_cast1_cast = zext i3 %w to i14

ST_14: tmp_516 (81)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:3  %tmp_516 = add i14 %tmp_513, %w_cast1_cast

ST_14: tmp_591_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:4  %tmp_591_cast = zext i14 %tmp_516 to i32

ST_14: output_V_addr (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:5  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_591_cast

ST_14: tmp_517 (84)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:6  %tmp_517 = add i9 %tmp_515, %w_cast1_cast8

ST_14: tmp_592_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:7  %tmp_592_cast = zext i9 %tmp_517 to i32

ST_14: buffer1_1_96_4x4_p_V (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:8  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_405 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:9  %buffer1_1_96_4x4_p_V_405 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_406 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:10  %buffer1_1_96_4x4_p_V_406 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_407 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:11  %buffer1_1_96_4x4_p_V_407 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_408 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:12  %buffer1_1_96_4x4_p_V_408 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_409 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:13  %buffer1_1_96_4x4_p_V_409 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_410 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:14  %buffer1_1_96_4x4_p_V_410 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_411 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:15  %buffer1_1_96_4x4_p_V_411 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_412 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:16  %buffer1_1_96_4x4_p_V_412 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_413 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:17  %buffer1_1_96_4x4_p_V_413 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_414 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:18  %buffer1_1_96_4x4_p_V_414 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_415 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:19  %buffer1_1_96_4x4_p_V_415 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_416 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:20  %buffer1_1_96_4x4_p_V_416 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_417 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:21  %buffer1_1_96_4x4_p_V_417 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_418 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:22  %buffer1_1_96_4x4_p_V_418 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_419 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:23  %buffer1_1_96_4x4_p_V_419 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_420 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:24  %buffer1_1_96_4x4_p_V_420 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_421 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:25  %buffer1_1_96_4x4_p_V_421 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_422 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:26  %buffer1_1_96_4x4_p_V_422 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_423 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:27  %buffer1_1_96_4x4_p_V_423 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_424 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:28  %buffer1_1_96_4x4_p_V_424 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_425 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:29  %buffer1_1_96_4x4_p_V_425 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_426 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:30  %buffer1_1_96_4x4_p_V_426 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_592_cast

ST_14: buffer1_1_96_4x4_p_V_427 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
.preheader:31  %buffer1_1_96_4x4_p_V_427 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_592_cast

ST_14: exitcond (110)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1244
.preheader:32  %exitcond = icmp eq i3 %w, -2

ST_14: empty_463 (111)  [1/1] 0.00ns
.preheader:33  %empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_14: w_36 (112)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1244
.preheader:34  %w_36 = add i3 %w, 1

ST_14: StgValue_111 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1244
.preheader:35  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_14: StgValue_112 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
:0  br i1 %tmp_2046, label %._crit_edge, label %2

ST_14: buffer1_1_96_4x4_p_V_428 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:0  %buffer1_1_96_4x4_p_V_428 = load i8* %buffer1_1_96_4x4_p_V_427, align 1

ST_14: buffer1_1_96_4x4_p_V_429 (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:1  %buffer1_1_96_4x4_p_V_429 = load i8* %buffer1_1_96_4x4_p_V_407, align 1

ST_14: buffer1_1_96_4x4_p_V_430 (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:2  %buffer1_1_96_4x4_p_V_430 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_14: buffer1_1_96_4x4_p_V_431 (120)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:3  %buffer1_1_96_4x4_p_V_431 = load i8* %buffer1_1_96_4x4_p_V_406, align 1

ST_14: buffer1_1_96_4x4_p_V_432 (121)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:4  %buffer1_1_96_4x4_p_V_432 = load i8* %buffer1_1_96_4x4_p_V_414, align 1

ST_14: buffer1_1_96_4x4_p_V_433 (122)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:5  %buffer1_1_96_4x4_p_V_433 = load i8* %buffer1_1_96_4x4_p_V_408, align 1

ST_14: buffer1_1_96_4x4_p_V_434 (123)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:6  %buffer1_1_96_4x4_p_V_434 = load i8* %buffer1_1_96_4x4_p_V_411, align 1

ST_14: buffer1_1_96_4x4_p_V_435 (124)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:7  %buffer1_1_96_4x4_p_V_435 = load i8* %buffer1_1_96_4x4_p_V_420, align 1

ST_14: buffer1_1_96_4x4_p_V_436 (125)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:8  %buffer1_1_96_4x4_p_V_436 = load i8* %buffer1_1_96_4x4_p_V_405, align 1

ST_14: buffer1_1_96_4x4_p_V_437 (126)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:9  %buffer1_1_96_4x4_p_V_437 = load i8* %buffer1_1_96_4x4_p_V_413, align 1

ST_14: buffer1_1_96_4x4_p_V_438 (127)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:10  %buffer1_1_96_4x4_p_V_438 = load i8* %buffer1_1_96_4x4_p_V_415, align 1

ST_14: buffer1_1_96_4x4_p_V_439 (128)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:11  %buffer1_1_96_4x4_p_V_439 = load i8* %buffer1_1_96_4x4_p_V_418, align 1

ST_14: buffer1_1_96_4x4_p_V_440 (129)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:12  %buffer1_1_96_4x4_p_V_440 = load i8* %buffer1_1_96_4x4_p_V_419, align 1

ST_14: buffer1_1_96_4x4_p_V_441 (130)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:13  %buffer1_1_96_4x4_p_V_441 = load i8* %buffer1_1_96_4x4_p_V_412, align 1

ST_14: buffer1_1_96_4x4_p_V_442 (131)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:14  %buffer1_1_96_4x4_p_V_442 = load i8* %buffer1_1_96_4x4_p_V_416, align 1

ST_14: buffer1_1_96_4x4_p_V_443 (132)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:15  %buffer1_1_96_4x4_p_V_443 = load i8* %buffer1_1_96_4x4_p_V_424, align 1

ST_14: buffer1_1_96_4x4_p_V_444 (133)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:16  %buffer1_1_96_4x4_p_V_444 = load i8* %buffer1_1_96_4x4_p_V_410, align 1

ST_14: buffer1_1_96_4x4_p_V_445 (134)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:17  %buffer1_1_96_4x4_p_V_445 = load i8* %buffer1_1_96_4x4_p_V_417, align 1

ST_14: buffer1_1_96_4x4_p_V_446 (135)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:18  %buffer1_1_96_4x4_p_V_446 = load i8* %buffer1_1_96_4x4_p_V_425, align 1

ST_14: buffer1_1_96_4x4_p_V_447 (136)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:19  %buffer1_1_96_4x4_p_V_447 = load i8* %buffer1_1_96_4x4_p_V_426, align 1

ST_14: buffer1_1_96_4x4_p_V_448 (137)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:20  %buffer1_1_96_4x4_p_V_448 = load i8* %buffer1_1_96_4x4_p_V_409, align 1

ST_14: buffer1_1_96_4x4_p_V_449 (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:21  %buffer1_1_96_4x4_p_V_449 = load i8* %buffer1_1_96_4x4_p_V_422, align 1

ST_14: buffer1_1_96_4x4_p_V_450 (139)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:22  %buffer1_1_96_4x4_p_V_450 = load i8* %buffer1_1_96_4x4_p_V_423, align 1

ST_14: buffer1_1_96_4x4_p_V_451 (140)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:23  %buffer1_1_96_4x4_p_V_451 = load i8* %buffer1_1_96_4x4_p_V_421, align 1

ST_14: StgValue_137 (147)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 15>: 6.46ns
ST_15: buffer1_1_96_4x4_p_V_428 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:0  %buffer1_1_96_4x4_p_V_428 = load i8* %buffer1_1_96_4x4_p_V_427, align 1

ST_15: buffer1_1_96_4x4_p_V_429 (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:1  %buffer1_1_96_4x4_p_V_429 = load i8* %buffer1_1_96_4x4_p_V_407, align 1

ST_15: buffer1_1_96_4x4_p_V_430 (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:2  %buffer1_1_96_4x4_p_V_430 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_15: buffer1_1_96_4x4_p_V_431 (120)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:3  %buffer1_1_96_4x4_p_V_431 = load i8* %buffer1_1_96_4x4_p_V_406, align 1

ST_15: buffer1_1_96_4x4_p_V_432 (121)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:4  %buffer1_1_96_4x4_p_V_432 = load i8* %buffer1_1_96_4x4_p_V_414, align 1

ST_15: buffer1_1_96_4x4_p_V_433 (122)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:5  %buffer1_1_96_4x4_p_V_433 = load i8* %buffer1_1_96_4x4_p_V_408, align 1

ST_15: buffer1_1_96_4x4_p_V_434 (123)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:6  %buffer1_1_96_4x4_p_V_434 = load i8* %buffer1_1_96_4x4_p_V_411, align 1

ST_15: buffer1_1_96_4x4_p_V_435 (124)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:7  %buffer1_1_96_4x4_p_V_435 = load i8* %buffer1_1_96_4x4_p_V_420, align 1

ST_15: buffer1_1_96_4x4_p_V_436 (125)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:8  %buffer1_1_96_4x4_p_V_436 = load i8* %buffer1_1_96_4x4_p_V_405, align 1

ST_15: buffer1_1_96_4x4_p_V_437 (126)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:9  %buffer1_1_96_4x4_p_V_437 = load i8* %buffer1_1_96_4x4_p_V_413, align 1

ST_15: buffer1_1_96_4x4_p_V_438 (127)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:10  %buffer1_1_96_4x4_p_V_438 = load i8* %buffer1_1_96_4x4_p_V_415, align 1

ST_15: buffer1_1_96_4x4_p_V_439 (128)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:11  %buffer1_1_96_4x4_p_V_439 = load i8* %buffer1_1_96_4x4_p_V_418, align 1

ST_15: buffer1_1_96_4x4_p_V_440 (129)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:12  %buffer1_1_96_4x4_p_V_440 = load i8* %buffer1_1_96_4x4_p_V_419, align 1

ST_15: buffer1_1_96_4x4_p_V_441 (130)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:13  %buffer1_1_96_4x4_p_V_441 = load i8* %buffer1_1_96_4x4_p_V_412, align 1

ST_15: buffer1_1_96_4x4_p_V_442 (131)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:14  %buffer1_1_96_4x4_p_V_442 = load i8* %buffer1_1_96_4x4_p_V_416, align 1

ST_15: buffer1_1_96_4x4_p_V_443 (132)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:15  %buffer1_1_96_4x4_p_V_443 = load i8* %buffer1_1_96_4x4_p_V_424, align 1

ST_15: buffer1_1_96_4x4_p_V_444 (133)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:16  %buffer1_1_96_4x4_p_V_444 = load i8* %buffer1_1_96_4x4_p_V_410, align 1

ST_15: buffer1_1_96_4x4_p_V_445 (134)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:17  %buffer1_1_96_4x4_p_V_445 = load i8* %buffer1_1_96_4x4_p_V_417, align 1

ST_15: buffer1_1_96_4x4_p_V_446 (135)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:18  %buffer1_1_96_4x4_p_V_446 = load i8* %buffer1_1_96_4x4_p_V_425, align 1

ST_15: buffer1_1_96_4x4_p_V_447 (136)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:19  %buffer1_1_96_4x4_p_V_447 = load i8* %buffer1_1_96_4x4_p_V_426, align 1

ST_15: buffer1_1_96_4x4_p_V_448 (137)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:20  %buffer1_1_96_4x4_p_V_448 = load i8* %buffer1_1_96_4x4_p_V_409, align 1

ST_15: buffer1_1_96_4x4_p_V_449 (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:21  %buffer1_1_96_4x4_p_V_449 = load i8* %buffer1_1_96_4x4_p_V_422, align 1

ST_15: buffer1_1_96_4x4_p_V_450 (139)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:22  %buffer1_1_96_4x4_p_V_450 = load i8* %buffer1_1_96_4x4_p_V_423, align 1

ST_15: buffer1_1_96_4x4_p_V_451 (140)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:23  %buffer1_1_96_4x4_p_V_451 = load i8* %buffer1_1_96_4x4_p_V_421, align 1

ST_15: tmp (141)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1245
:24  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i9(i8 %buffer1_1_96_4x4_p_V_428, i8 %buffer1_1_96_4x4_p_V_429, i8 %buffer1_1_96_4x4_p_V_430, i8 %buffer1_1_96_4x4_p_V_431, i8 %buffer1_1_96_4x4_p_V_432, i8 %buffer1_1_96_4x4_p_V_433, i8 %buffer1_1_96_4x4_p_V_434, i8 %buffer1_1_96_4x4_p_V_435, i8 %buffer1_1_96_4x4_p_V_436, i8 %buffer1_1_96_4x4_p_V_437, i8 %buffer1_1_96_4x4_p_V_438, i8 %buffer1_1_96_4x4_p_V_439, i8 %buffer1_1_96_4x4_p_V_440, i8 %buffer1_1_96_4x4_p_V_441, i8 %buffer1_1_96_4x4_p_V_442, i8 %buffer1_1_96_4x4_p_V_443, i8 %buffer1_1_96_4x4_p_V_444, i8 %buffer1_1_96_4x4_p_V_445, i8 %buffer1_1_96_4x4_p_V_446, i8 %buffer1_1_96_4x4_p_V_447, i8 %buffer1_1_96_4x4_p_V_448, i8 %buffer1_1_96_4x4_p_V_449, i8 %buffer1_1_96_4x4_p_V_450, i8 %buffer1_1_96_4x4_p_V_451, i9 %arrayNo_cast)


 <State 16>: 3.25ns
ST_16: StgValue_163 (142)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1245
:25  store i8 %tmp, i8* %output_V_addr, align 1

ST_16: StgValue_164 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1245
:26  br label %._crit_edge

ST_16: StgValue_165 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1244
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17              (br               ) [ 01111111111111111]
co                       (phi              ) [ 00100000000000000]
tmp_2046                 (trunc            ) [ 00011111111111111]
tmp_s                    (bitconcatenate   ) [ 00000000000000000]
p_shl_cast               (zext             ) [ 00000000000000000]
tmp_507                  (bitconcatenate   ) [ 00000000000000000]
p_shl1_cast              (zext             ) [ 00000000000000000]
tmp_508                  (sub              ) [ 00000000000000000]
tmp_577_cast             (sext             ) [ 00011111111111111]
exitcond3                (icmp             ) [ 00111111111111111]
empty                    (speclooptripcount) [ 00000000000000000]
co_26                    (add              ) [ 01111111111111111]
StgValue_29              (br               ) [ 00000000000000000]
p_lshr_f_cast            (partselect       ) [ 00011111111110000]
zext_cast                (zext             ) [ 00000000000000000]
mul                      (mul              ) [ 00000000000000000]
tmp_2047                 (partselect       ) [ 00011111111110000]
StgValue_35              (ret              ) [ 00000000000000000]
arrayNo                  (urem             ) [ 00000000000000000]
arrayNo_cast             (zext             ) [ 00000000000001111]
tmp_2048                 (bitconcatenate   ) [ 00000000000000000]
tmp_509                  (sext             ) [ 00000000000000000]
p_shl2_cast              (zext             ) [ 00000000000000000]
tmp_2049                 (bitconcatenate   ) [ 00000000000000000]
tmp_510                  (sext             ) [ 00000000000000000]
p_shl3_cast              (zext             ) [ 00000000000000000]
tmp_511                  (sub              ) [ 00000000000000000]
tmp_582_cast             (sext             ) [ 00000000000001111]
StgValue_55              (br               ) [ 00111111111111111]
h                        (phi              ) [ 00000000000001000]
h_cast2_cast9            (zext             ) [ 00000000000000000]
h_cast2_cast             (zext             ) [ 00000000000000000]
tmp_512                  (add              ) [ 00000000000000000]
tmp_2050                 (trunc            ) [ 00000000000000000]
p_shl6_cast              (bitconcatenate   ) [ 00000000000000000]
p_shl7_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_513                  (sub              ) [ 00000000000000111]
tmp_514                  (add              ) [ 00000000000000000]
tmp_2051                 (trunc            ) [ 00000000000000000]
p_shl4_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_2052                 (trunc            ) [ 00000000000000000]
p_shl5_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_515                  (sub              ) [ 00000000000000111]
exitcond2                (icmp             ) [ 00111111111111111]
empty_462                (speclooptripcount) [ 00000000000000000]
h_26                     (add              ) [ 00111111111111111]
StgValue_73              (br               ) [ 00000000000000000]
StgValue_74              (br               ) [ 00111111111111111]
StgValue_75              (br               ) [ 01111111111111111]
w                        (phi              ) [ 00000000000000100]
w_cast1_cast8            (zext             ) [ 00000000000000000]
w_cast1_cast             (zext             ) [ 00000000000000000]
tmp_516                  (add              ) [ 00000000000000000]
tmp_591_cast             (zext             ) [ 00000000000000000]
output_V_addr            (getelementptr    ) [ 00000000000000011]
tmp_517                  (add              ) [ 00000000000000000]
tmp_592_cast             (zext             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V     (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_405 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_406 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_407 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_408 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_409 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_410 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_411 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_412 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_413 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_414 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_415 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_416 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_417 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_418 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_419 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_420 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_421 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_422 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_423 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_424 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_425 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_426 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_427 (getelementptr    ) [ 00000000000000010]
exitcond                 (icmp             ) [ 00111111111111111]
empty_463                (speclooptripcount) [ 00000000000000000]
w_36                     (add              ) [ 00111111111111111]
StgValue_111             (br               ) [ 00000000000000000]
StgValue_112             (br               ) [ 00000000000000000]
StgValue_137             (br               ) [ 00111111111111111]
buffer1_1_96_4x4_p_V_428 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_429 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_430 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_431 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_432 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_433 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_434 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_435 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_436 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_437 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_438 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_439 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_440 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_441 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_442 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_443 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_444 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_445 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_446 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_447 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_448 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_449 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_450 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_451 (load             ) [ 00000000000000000]
tmp                      (mux              ) [ 00111111111111101]
StgValue_163             (store            ) [ 00000000000000000]
StgValue_164             (br               ) [ 00000000000000000]
StgValue_165             (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_1_96_4x4_p_V_24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_96_4x4_p_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_96_4x4_p_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_96_4x4_p_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_96_4x4_p_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_96_4x4_p_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_96_4x4_p_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_96_4x4_p_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_96_4x4_p_V_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_96_4x4_p_V_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_96_4x4_p_V_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_96_4x4_p_V_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i9"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="output_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buffer1_1_96_4x4_p_V_405_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_405/14 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buffer1_1_96_4x4_p_V_406_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_406/14 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer1_1_96_4x4_p_V_407_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="9" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_407/14 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buffer1_1_96_4x4_p_V_408_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_408/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer1_1_96_4x4_p_V_409_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_409/14 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer1_1_96_4x4_p_V_410_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="9" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_410/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer1_1_96_4x4_p_V_411_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_411/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buffer1_1_96_4x4_p_V_412_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_412/14 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buffer1_1_96_4x4_p_V_413_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_413/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buffer1_1_96_4x4_p_V_414_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_414/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buffer1_1_96_4x4_p_V_415_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_415/14 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buffer1_1_96_4x4_p_V_416_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_416/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buffer1_1_96_4x4_p_V_417_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_417/14 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buffer1_1_96_4x4_p_V_418_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_418/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buffer1_1_96_4x4_p_V_419_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_419/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buffer1_1_96_4x4_p_V_420_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_420/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buffer1_1_96_4x4_p_V_421_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_421/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="buffer1_1_96_4x4_p_V_422_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_422/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buffer1_1_96_4x4_p_V_423_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_423/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buffer1_1_96_4x4_p_V_424_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="9" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_424/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buffer1_1_96_4x4_p_V_425_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_425/14 "/>
</bind>
</comp>

<comp id="265" class="1004" name="buffer1_1_96_4x4_p_V_426_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_426/14 "/>
</bind>
</comp>

<comp id="272" class="1004" name="buffer1_1_96_4x4_p_V_427_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_427/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_428/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_429/14 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_430/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_431/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_432/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_433/14 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_434/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_435/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_436/14 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_437/14 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_438/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_439/14 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_440/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_441/14 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_442/14 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_443/14 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_444/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_445/14 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_446/14 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_447/14 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_448/14 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_449/14 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_450/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_451/14 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_163_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="2"/>
<pin id="401" dir="0" index="1" bw="8" slack="1"/>
<pin id="402" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/16 "/>
</bind>
</comp>

<comp id="403" class="1005" name="co_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="co_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="h_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="h_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/13 "/>
</bind>
</comp>

<comp id="425" class="1005" name="w_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="w_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/14 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_2046_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2046/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_507_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_507/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl1_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_508_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_508/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_577_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_577_cast/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="co_26_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_26/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_lshr_f_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="0" index="3" bw="4" slack="0"/>
<pin id="491" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mul_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_2047_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="0" index="3" bw="5" slack="0"/>
<pin id="517" dir="1" index="4" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2047/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="arrayNo_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2048_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="10"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2048/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_509_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_509/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_shl2_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_2049_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="4" slack="10"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2049/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_510_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_510/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl3_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_511_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_511/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_582_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_582_cast/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="h_cast2_cast9_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast9/13 "/>
</bind>
</comp>

<comp id="570" class="1004" name="h_cast2_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_512_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="11"/>
<pin id="577" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_512/13 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_2050_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="13" slack="0"/>
<pin id="581" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2050/13 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_shl6_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="0"/>
<pin id="585" dir="0" index="1" bw="11" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/13 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_shl7_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="0" index="1" bw="13" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/13 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_513_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="0" index="1" bw="14" slack="0"/>
<pin id="602" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_513/13 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_514_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="11" slack="1"/>
<pin id="608" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_514/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_2051_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="0"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2051/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_shl4_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/13 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_2052_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="0"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2052/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_shl5_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_515_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_515/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="exitcond2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="h_26_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="0"/>
<pin id="649" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_26/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="w_cast1_cast8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast8/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="w_cast1_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_516_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="14" slack="1"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_516/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_591_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="14" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_591_cast/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_517_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="1"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_517/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_592_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_592_cast/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="0" index="1" bw="2" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="w_36_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_36/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="0" index="3" bw="8" slack="0"/>
<pin id="720" dir="0" index="4" bw="8" slack="0"/>
<pin id="721" dir="0" index="5" bw="8" slack="0"/>
<pin id="722" dir="0" index="6" bw="8" slack="0"/>
<pin id="723" dir="0" index="7" bw="8" slack="0"/>
<pin id="724" dir="0" index="8" bw="8" slack="0"/>
<pin id="725" dir="0" index="9" bw="8" slack="0"/>
<pin id="726" dir="0" index="10" bw="8" slack="0"/>
<pin id="727" dir="0" index="11" bw="8" slack="0"/>
<pin id="728" dir="0" index="12" bw="8" slack="0"/>
<pin id="729" dir="0" index="13" bw="8" slack="0"/>
<pin id="730" dir="0" index="14" bw="8" slack="0"/>
<pin id="731" dir="0" index="15" bw="8" slack="0"/>
<pin id="732" dir="0" index="16" bw="8" slack="0"/>
<pin id="733" dir="0" index="17" bw="8" slack="0"/>
<pin id="734" dir="0" index="18" bw="8" slack="0"/>
<pin id="735" dir="0" index="19" bw="8" slack="0"/>
<pin id="736" dir="0" index="20" bw="8" slack="0"/>
<pin id="737" dir="0" index="21" bw="8" slack="0"/>
<pin id="738" dir="0" index="22" bw="8" slack="0"/>
<pin id="739" dir="0" index="23" bw="8" slack="0"/>
<pin id="740" dir="0" index="24" bw="8" slack="0"/>
<pin id="741" dir="0" index="25" bw="6" slack="3"/>
<pin id="742" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_2046_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="12"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2046 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_577_cast_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="13" slack="11"/>
<pin id="774" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="tmp_577_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="co_26_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_26 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_lshr_f_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="1"/>
<pin id="787" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_2047_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="10"/>
<pin id="792" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2047 "/>
</bind>
</comp>

<comp id="796" class="1005" name="arrayNo_cast_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="3"/>
<pin id="798" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_582_cast_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="1"/>
<pin id="803" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_582_cast "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_513_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="1"/>
<pin id="808" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_513 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_515_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="1"/>
<pin id="813" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_515 "/>
</bind>
</comp>

<comp id="819" class="1005" name="h_26_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_26 "/>
</bind>
</comp>

<comp id="824" class="1005" name="output_V_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="13" slack="2"/>
<pin id="826" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="buffer1_1_96_4x4_p_V_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="buffer1_1_96_4x4_p_V_405_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_405 "/>
</bind>
</comp>

<comp id="839" class="1005" name="buffer1_1_96_4x4_p_V_406_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_406 "/>
</bind>
</comp>

<comp id="844" class="1005" name="buffer1_1_96_4x4_p_V_407_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_407 "/>
</bind>
</comp>

<comp id="849" class="1005" name="buffer1_1_96_4x4_p_V_408_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_408 "/>
</bind>
</comp>

<comp id="854" class="1005" name="buffer1_1_96_4x4_p_V_409_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_409 "/>
</bind>
</comp>

<comp id="859" class="1005" name="buffer1_1_96_4x4_p_V_410_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_410 "/>
</bind>
</comp>

<comp id="864" class="1005" name="buffer1_1_96_4x4_p_V_411_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_411 "/>
</bind>
</comp>

<comp id="869" class="1005" name="buffer1_1_96_4x4_p_V_412_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_412 "/>
</bind>
</comp>

<comp id="874" class="1005" name="buffer1_1_96_4x4_p_V_413_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_413 "/>
</bind>
</comp>

<comp id="879" class="1005" name="buffer1_1_96_4x4_p_V_414_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_414 "/>
</bind>
</comp>

<comp id="884" class="1005" name="buffer1_1_96_4x4_p_V_415_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="1"/>
<pin id="886" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_415 "/>
</bind>
</comp>

<comp id="889" class="1005" name="buffer1_1_96_4x4_p_V_416_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_416 "/>
</bind>
</comp>

<comp id="894" class="1005" name="buffer1_1_96_4x4_p_V_417_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="1"/>
<pin id="896" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_417 "/>
</bind>
</comp>

<comp id="899" class="1005" name="buffer1_1_96_4x4_p_V_418_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_418 "/>
</bind>
</comp>

<comp id="904" class="1005" name="buffer1_1_96_4x4_p_V_419_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_419 "/>
</bind>
</comp>

<comp id="909" class="1005" name="buffer1_1_96_4x4_p_V_420_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="1"/>
<pin id="911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_420 "/>
</bind>
</comp>

<comp id="914" class="1005" name="buffer1_1_96_4x4_p_V_421_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_421 "/>
</bind>
</comp>

<comp id="919" class="1005" name="buffer1_1_96_4x4_p_V_422_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="1"/>
<pin id="921" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_422 "/>
</bind>
</comp>

<comp id="924" class="1005" name="buffer1_1_96_4x4_p_V_423_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_423 "/>
</bind>
</comp>

<comp id="929" class="1005" name="buffer1_1_96_4x4_p_V_424_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="1"/>
<pin id="931" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_424 "/>
</bind>
</comp>

<comp id="934" class="1005" name="buffer1_1_96_4x4_p_V_425_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_425 "/>
</bind>
</comp>

<comp id="939" class="1005" name="buffer1_1_96_4x4_p_V_426_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_426 "/>
</bind>
</comp>

<comp id="944" class="1005" name="buffer1_1_96_4x4_p_V_427_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="1"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_427 "/>
</bind>
</comp>

<comp id="952" class="1005" name="w_36_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="3" slack="0"/>
<pin id="954" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_36 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="100" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="100" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="100" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="100" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="100" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="100" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="100" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="100" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="100" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="100" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="100" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="100" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="100" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="100" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="100" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="100" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="100" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="100" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="100" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="100" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="100" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="100" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="100" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="100" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="132" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="111" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="125" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="181" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="139" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="160" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="223" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="118" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="174" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="188" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="209" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="216" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="167" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="195" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="251" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="153" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="202" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="258" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="265" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="146" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="237" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="244" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="230" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="407" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="407" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="407" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="407" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="407" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="407" pin="4"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="486" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="496" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="537" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="418" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="418" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="574" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="583" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="566" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="92" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="605" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="56" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="58" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="614" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="626" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="418" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="94" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="98" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="418" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="429" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="429" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="674"><net_src comp="652" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="688"><net_src comp="675" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="689"><net_src comp="675" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="690"><net_src comp="675" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="691"><net_src comp="675" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="692"><net_src comp="675" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="693"><net_src comp="675" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="694"><net_src comp="675" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="696"><net_src comp="675" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="697"><net_src comp="675" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="698"><net_src comp="675" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="699"><net_src comp="675" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="700"><net_src comp="675" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="701"><net_src comp="675" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="702"><net_src comp="675" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="707"><net_src comp="429" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="94" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="429" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="743"><net_src comp="102" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="744"><net_src comp="279" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="745"><net_src comp="284" pin="2"/><net_sink comp="715" pin=2"/></net>

<net id="746"><net_src comp="289" pin="2"/><net_sink comp="715" pin=3"/></net>

<net id="747"><net_src comp="294" pin="2"/><net_sink comp="715" pin=4"/></net>

<net id="748"><net_src comp="299" pin="2"/><net_sink comp="715" pin=5"/></net>

<net id="749"><net_src comp="304" pin="2"/><net_sink comp="715" pin=6"/></net>

<net id="750"><net_src comp="309" pin="2"/><net_sink comp="715" pin=7"/></net>

<net id="751"><net_src comp="314" pin="2"/><net_sink comp="715" pin=8"/></net>

<net id="752"><net_src comp="319" pin="2"/><net_sink comp="715" pin=9"/></net>

<net id="753"><net_src comp="324" pin="2"/><net_sink comp="715" pin=10"/></net>

<net id="754"><net_src comp="329" pin="2"/><net_sink comp="715" pin=11"/></net>

<net id="755"><net_src comp="334" pin="2"/><net_sink comp="715" pin=12"/></net>

<net id="756"><net_src comp="339" pin="2"/><net_sink comp="715" pin=13"/></net>

<net id="757"><net_src comp="344" pin="2"/><net_sink comp="715" pin=14"/></net>

<net id="758"><net_src comp="349" pin="2"/><net_sink comp="715" pin=15"/></net>

<net id="759"><net_src comp="354" pin="2"/><net_sink comp="715" pin=16"/></net>

<net id="760"><net_src comp="359" pin="2"/><net_sink comp="715" pin=17"/></net>

<net id="761"><net_src comp="364" pin="2"/><net_sink comp="715" pin=18"/></net>

<net id="762"><net_src comp="369" pin="2"/><net_sink comp="715" pin=19"/></net>

<net id="763"><net_src comp="374" pin="2"/><net_sink comp="715" pin=20"/></net>

<net id="764"><net_src comp="379" pin="2"/><net_sink comp="715" pin=21"/></net>

<net id="765"><net_src comp="384" pin="2"/><net_sink comp="715" pin=22"/></net>

<net id="766"><net_src comp="389" pin="2"/><net_sink comp="715" pin=23"/></net>

<net id="767"><net_src comp="394" pin="2"/><net_sink comp="715" pin=24"/></net>

<net id="771"><net_src comp="436" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="470" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="783"><net_src comp="480" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="788"><net_src comp="486" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="793"><net_src comp="512" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="799"><net_src comp="522" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="715" pin=25"/></net>

<net id="804"><net_src comp="562" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="809"><net_src comp="599" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="814"><net_src comp="634" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="822"><net_src comp="646" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="827"><net_src comp="104" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="832"><net_src comp="111" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="837"><net_src comp="118" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="842"><net_src comp="125" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="847"><net_src comp="132" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="852"><net_src comp="139" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="857"><net_src comp="146" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="862"><net_src comp="153" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="867"><net_src comp="160" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="872"><net_src comp="167" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="877"><net_src comp="174" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="882"><net_src comp="181" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="887"><net_src comp="188" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="892"><net_src comp="195" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="897"><net_src comp="202" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="902"><net_src comp="209" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="907"><net_src comp="216" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="912"><net_src comp="223" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="917"><net_src comp="230" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="922"><net_src comp="237" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="927"><net_src comp="244" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="932"><net_src comp="251" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="937"><net_src comp="258" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="942"><net_src comp="265" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="947"><net_src comp="272" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="955"><net_src comp="709" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="960"><net_src comp="715" pin="26"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="399" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {16 }
 - Input state : 
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_24 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_1 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_2 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_3 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_4 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_5 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_6 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_7 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_8 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_9 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_10 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_11 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_12 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_13 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_14 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_15 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_16 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_17 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_18 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_19 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_20 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_21 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_22 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_23 | {14 15 }
  - Chain level:
	State 1
	State 2
		tmp_2046 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_507 : 1
		p_shl1_cast : 2
		tmp_508 : 3
		tmp_577_cast : 4
		exitcond3 : 1
		co_26 : 1
		StgValue_29 : 2
		p_lshr_f_cast : 1
		arrayNo : 2
		zext_cast : 2
		mul : 3
		tmp_2047 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		arrayNo_cast : 1
		tmp_509 : 1
		p_shl2_cast : 2
		tmp_510 : 1
		p_shl3_cast : 2
		tmp_511 : 3
		tmp_582_cast : 4
	State 13
		h_cast2_cast9 : 1
		h_cast2_cast : 1
		tmp_512 : 2
		tmp_2050 : 3
		p_shl6_cast : 4
		p_shl7_cast : 3
		tmp_513 : 5
		tmp_514 : 2
		tmp_2051 : 3
		p_shl4_cast : 4
		tmp_2052 : 3
		p_shl5_cast : 4
		tmp_515 : 5
		exitcond2 : 1
		h_26 : 1
		StgValue_73 : 2
	State 14
		w_cast1_cast8 : 1
		w_cast1_cast : 1
		tmp_516 : 2
		tmp_591_cast : 3
		output_V_addr : 4
		tmp_517 : 2
		tmp_592_cast : 3
		buffer1_1_96_4x4_p_V : 4
		buffer1_1_96_4x4_p_V_405 : 4
		buffer1_1_96_4x4_p_V_406 : 4
		buffer1_1_96_4x4_p_V_407 : 4
		buffer1_1_96_4x4_p_V_408 : 4
		buffer1_1_96_4x4_p_V_409 : 4
		buffer1_1_96_4x4_p_V_410 : 4
		buffer1_1_96_4x4_p_V_411 : 4
		buffer1_1_96_4x4_p_V_412 : 4
		buffer1_1_96_4x4_p_V_413 : 4
		buffer1_1_96_4x4_p_V_414 : 4
		buffer1_1_96_4x4_p_V_415 : 4
		buffer1_1_96_4x4_p_V_416 : 4
		buffer1_1_96_4x4_p_V_417 : 4
		buffer1_1_96_4x4_p_V_418 : 4
		buffer1_1_96_4x4_p_V_419 : 4
		buffer1_1_96_4x4_p_V_420 : 4
		buffer1_1_96_4x4_p_V_421 : 4
		buffer1_1_96_4x4_p_V_422 : 4
		buffer1_1_96_4x4_p_V_423 : 4
		buffer1_1_96_4x4_p_V_424 : 4
		buffer1_1_96_4x4_p_V_425 : 4
		buffer1_1_96_4x4_p_V_426 : 4
		buffer1_1_96_4x4_p_V_427 : 4
		exitcond : 1
		w_36 : 1
		StgValue_111 : 2
		buffer1_1_96_4x4_p_V_428 : 5
		buffer1_1_96_4x4_p_V_429 : 5
		buffer1_1_96_4x4_p_V_430 : 5
		buffer1_1_96_4x4_p_V_431 : 5
		buffer1_1_96_4x4_p_V_432 : 5
		buffer1_1_96_4x4_p_V_433 : 5
		buffer1_1_96_4x4_p_V_434 : 5
		buffer1_1_96_4x4_p_V_435 : 5
		buffer1_1_96_4x4_p_V_436 : 5
		buffer1_1_96_4x4_p_V_437 : 5
		buffer1_1_96_4x4_p_V_438 : 5
		buffer1_1_96_4x4_p_V_439 : 5
		buffer1_1_96_4x4_p_V_440 : 5
		buffer1_1_96_4x4_p_V_441 : 5
		buffer1_1_96_4x4_p_V_442 : 5
		buffer1_1_96_4x4_p_V_443 : 5
		buffer1_1_96_4x4_p_V_444 : 5
		buffer1_1_96_4x4_p_V_445 : 5
		buffer1_1_96_4x4_p_V_446 : 5
		buffer1_1_96_4x4_p_V_447 : 5
		buffer1_1_96_4x4_p_V_448 : 5
		buffer1_1_96_4x4_p_V_449 : 5
		buffer1_1_96_4x4_p_V_450 : 5
		buffer1_1_96_4x4_p_V_451 : 5
	State 15
		tmp : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_715      |    0    |   407   |   113   |
|----------|----------------------|---------|---------|---------|
|          |     co_26_fu_480     |    0    |    29   |    13   |
|          |    tmp_512_fu_574    |    0    |    41   |    17   |
|          |    tmp_514_fu_605    |    0    |    38   |    16   |
|    add   |      h_26_fu_646     |    0    |    14   |    9    |
|          |    tmp_516_fu_660    |    0    |    47   |    19   |
|          |    tmp_517_fu_670    |    0    |    32   |    14   |
|          |      w_36_fu_709     |    0    |    14   |    9    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_508_fu_464    |    0    |    38   |    16   |
|    sub   |    tmp_511_fu_556    |    0    |    35   |    15   |
|          |    tmp_513_fu_599    |    0    |    47   |    19   |
|          |    tmp_515_fu_634    |    0    |    32   |    14   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_496      |    0    |    94   |    39   |
|----------|----------------------|---------|---------|---------|
|    mul   |      mul_fu_506      |    0    |    0    |    89   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_474   |    0    |    0    |    4    |
|   icmp   |   exitcond2_fu_640   |    0    |    0    |    1    |
|          |    exitcond_fu_703   |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_2046_fu_436   |    0    |    0    |    0    |
|   trunc  |    tmp_2050_fu_579   |    0    |    0    |    0    |
|          |    tmp_2051_fu_610   |    0    |    0    |    0    |
|          |    tmp_2052_fu_622   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_440     |    0    |    0    |    0    |
|          |    tmp_507_fu_452    |    0    |    0    |    0    |
|          |    tmp_2048_fu_526   |    0    |    0    |    0    |
|bitconcatenate|    tmp_2049_fu_541   |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_583  |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_591  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_614  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_626  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_448  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_460  |    0    |    0    |    0    |
|          |   zext_cast_fu_502   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_522 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_537  |    0    |    0    |    0    |
|   zext   |  p_shl3_cast_fu_552  |    0    |    0    |    0    |
|          | h_cast2_cast9_fu_566 |    0    |    0    |    0    |
|          |  h_cast2_cast_fu_570 |    0    |    0    |    0    |
|          | w_cast1_cast8_fu_652 |    0    |    0    |    0    |
|          |  w_cast1_cast_fu_656 |    0    |    0    |    0    |
|          |  tmp_591_cast_fu_665 |    0    |    0    |    0    |
|          |  tmp_592_cast_fu_675 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_577_cast_fu_470 |    0    |    0    |    0    |
|   sext   |    tmp_509_fu_533    |    0    |    0    |    0    |
|          |    tmp_510_fu_548    |    0    |    0    |    0    |
|          |  tmp_582_cast_fu_562 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| p_lshr_f_cast_fu_486 |    0    |    0    |    0    |
|          |    tmp_2047_fu_512   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   868   |   408   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_796      |    9   |
|buffer1_1_96_4x4_p_V_405_reg_834|    8   |
|buffer1_1_96_4x4_p_V_406_reg_839|    8   |
|buffer1_1_96_4x4_p_V_407_reg_844|    8   |
|buffer1_1_96_4x4_p_V_408_reg_849|    8   |
|buffer1_1_96_4x4_p_V_409_reg_854|    8   |
|buffer1_1_96_4x4_p_V_410_reg_859|    8   |
|buffer1_1_96_4x4_p_V_411_reg_864|    8   |
|buffer1_1_96_4x4_p_V_412_reg_869|    8   |
|buffer1_1_96_4x4_p_V_413_reg_874|    8   |
|buffer1_1_96_4x4_p_V_414_reg_879|    8   |
|buffer1_1_96_4x4_p_V_415_reg_884|    8   |
|buffer1_1_96_4x4_p_V_416_reg_889|    8   |
|buffer1_1_96_4x4_p_V_417_reg_894|    8   |
|buffer1_1_96_4x4_p_V_418_reg_899|    8   |
|buffer1_1_96_4x4_p_V_419_reg_904|    8   |
|buffer1_1_96_4x4_p_V_420_reg_909|    8   |
|buffer1_1_96_4x4_p_V_421_reg_914|    8   |
|buffer1_1_96_4x4_p_V_422_reg_919|    8   |
|buffer1_1_96_4x4_p_V_423_reg_924|    8   |
|buffer1_1_96_4x4_p_V_424_reg_929|    8   |
|buffer1_1_96_4x4_p_V_425_reg_934|    8   |
|buffer1_1_96_4x4_p_V_426_reg_939|    8   |
|buffer1_1_96_4x4_p_V_427_reg_944|    8   |
|  buffer1_1_96_4x4_p_V_reg_829  |    8   |
|          co_26_reg_780         |    8   |
|           co_reg_403           |    8   |
|          h_26_reg_819          |    3   |
|            h_reg_414           |    3   |
|      output_V_addr_reg_824     |   13   |
|      p_lshr_f_cast_reg_785     |    7   |
|        tmp_2046_reg_768        |    1   |
|        tmp_2047_reg_790        |    4   |
|         tmp_513_reg_806        |   14   |
|         tmp_515_reg_811        |    9   |
|      tmp_577_cast_reg_772      |   13   |
|      tmp_582_cast_reg_801      |   12   |
|           tmp_reg_957          |    8   |
|          w_36_reg_952          |    3   |
|            w_reg_425           |    3   |
+--------------------------------+--------+
|              Total             |   310  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_279 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_289 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_299 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_314 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_324 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_334 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_344 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_359 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_374 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_379 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_384 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_389 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_394 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_496    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   398  ||   39.7  ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   868  |   408  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   39   |    -   |   225  |
|  Register |    -   |    -   |   310  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   39   |  1178  |   633  |
+-----------+--------+--------+--------+--------+
