# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../candado_impl.srcs/sources_1/new/candado.vhd" \
"../../../../candado_impl.srcs/sources_1/new/conv_7seg.vhd" \
"../../../../candado_impl.srcs/sim_1/new/tb_candado.vhd" \

# Do not sort compile order
nosort
