#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar  9 14:35:55 2025
# Process ID: 18140
# Current directory: D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1
# Command line: vivado.exe -log NEPCS_3000_S7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NEPCS_3000_S7.tcl
# Log file: D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/NEPCS_3000_S7.vds
# Journal file: D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NEPCS_3000_S7.tcl -notrace
Command: synth_design -top NEPCS_3000_S7 -part xc7s75fgga484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25856 
WARNING: [Synth 8-976] ADErrCNT has already been declared [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1281]
WARNING: [Synth 8-2654] second declaration of ADErrCNT ignored [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1281]
INFO: [Synth 8-994] ADErrCNT is declared here [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:588]
WARNING: [Synth 8-992] CarryNum_b12_Set is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1442]
WARNING: [Synth 8-992] EnableARMIO is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1468]
WARNING: [Synth 8-992] UpnGnd_OV_ref is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1479]
WARNING: [Synth 8-992] Dly_u8 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1902]
WARNING: [Synth 8-992] Kr_b16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1903]
WARNING: [Synth 8-992] RRLmt_b12 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1904]
WARNING: [Synth 8-992] In_K_b12 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1909]
WARNING: [Synth 8-992] Idp_ref2Lmt is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2149]
WARNING: [Synth 8-992] OneDivUpnm_b24 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2150]
WARNING: [Synth 8-992] Idp_ref2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2161]
WARNING: [Synth 8-992] Iqp_ref2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2162]
WARNING: [Synth 8-992] PQ_ZeroBlock_r is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2183]
WARNING: [Synth 8-992] ErrABC1 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2202]
WARNING: [Synth 8-992] ErrABC2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2207]
WARNING: [Synth 8-992] ErrABC3 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2209]
WARNING: [Synth 8-992] ErrABC4 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2210]
WARNING: [Synth 8-992] pllpluseSet is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2281]
WARNING: [Synth 8-976] VolLoop_En2 has already been declared [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2314]
WARNING: [Synth 8-2654] second declaration of VolLoop_En2 ignored [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2314]
INFO: [Synth 8-994] VolLoop_En2 is declared here [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:615]
WARNING: [Synth 8-992] Pload_b16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2412]
WARNING: [Synth 8-992] Qload_b16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2412]
WARNING: [Synth 8-992] P_ref_SetInCmp is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2431]
WARNING: [Synth 8-992] Q_ref_SetInCmp is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2431]
WARNING: [Synth 8-992] Qlmt_b16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2439]
WARNING: [Synth 8-992] FWSel is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2455]
WARNING: [Synth 8-976] FWSel2 has already been declared [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2456]
WARNING: [Synth 8-2654] second declaration of FWSel2 ignored [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2456]
INFO: [Synth 8-994] FWSel2 is declared here [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2455]
WARNING: [Synth 8-992] wIn_s18_r1 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2473]
WARNING: [Synth 8-992] wIn_s18_r0 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2473]
WARNING: [Synth 8-992] P_ref_SetIn is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2650]
WARNING: [Synth 8-992] Q_ref_SetIn is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2651]
WARNING: [Synth 8-992] Q_FltP128_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2672]
WARNING: [Synth 8-992] KOut_s12 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2750]
WARNING: [Synth 8-992] Kin_s12 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2750]
WARNING: [Synth 8-992] Um_dq is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2751]
WARNING: [Synth 8-992] Un_dq is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2751]
WARNING: [Synth 8-992] UmpluseSet is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2763]
WARNING: [Synth 8-992] Um_Pulse is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2764]
WARNING: [Synth 8-992] Kn_s16_arm is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2864]
WARNING: [Synth 8-976] Switch66_out1_out has already been declared [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2869]
WARNING: [Synth 8-2654] second declaration of Switch66_out1_out ignored [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2869]
INFO: [Synth 8-994] Switch66_out1_out is declared here [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:599]
WARNING: [Synth 8-992] Switch69_out1_out is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2870]
WARNING: [Synth 8-992] Idn_ref2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2873]
WARNING: [Synth 8-992] Iqn_ref2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2874]
WARNING: [Synth 8-992] K_Uac_OverN_s16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2875]
WARNING: [Synth 8-992] K_Iac_OverN_s16 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2876]
WARNING: [Synth 8-992] HvrtFlg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2879]
WARNING: [Synth 8-992] LvrtFlg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2880]
WARNING: [Synth 8-992] Uac_OverN_flg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2917]
WARNING: [Synth 8-992] Iac_OverN_flg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2918]
WARNING: [Synth 8-992] PWMsync is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2949]
WARNING: [Synth 8-992] RecvWORKING_flg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2968]
WARNING: [Synth 8-992] CarrySync is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3018]
WARNING: [Synth 8-992] FilberErr is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3032]
WARNING: [Synth 8-992] PhaseInv is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3082]
WARNING: [Synth 8-2292] literal value truncated to fit in 12 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3088]
WARNING: [Synth 8-992] Pulse50x1_Hz_Fiber2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3102]
WARNING: [Synth 8-992] FIBER_TX_OUT1 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3107]
WARNING: [Synth 8-992] Fiber_WORKING_flg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3122]
WARNING: [Synth 8-992] uartBaud is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3135]
WARNING: [Synth 8-992] CarryErr is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3137]
WARNING: [Synth 8-976] Time1ms_cnt has already been declared [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3311]
WARNING: [Synth 8-2654] second declaration of Time1ms_cnt ignored [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3311]
INFO: [Synth 8-994] Time1ms_cnt is declared here [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3132]
WARNING: [Synth 8-992] DebugData is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3466]
WARNING: [Synth 8-992] MaIn_b12_2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3772]
WARNING: [Synth 8-992] MbIn_b12_2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3773]
WARNING: [Synth 8-992] McIn_b12_2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3774]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:814]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3632]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3635]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3638]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3641]
WARNING: [Synth 8-992] Unit_Delay39_out1_88_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:31833]
WARNING: [Synth 8-992] Unit_Delay40_out1_3_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32547]
WARNING: [Synth 8-992] PWMA_1_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33498]
WARNING: [Synth 8-992] PWMA_2_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33499]
WARNING: [Synth 8-992] PWMA_3_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33500]
WARNING: [Synth 8-992] PWMA_4_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33501]
WARNING: [Synth 8-992] PWMB_1_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33522]
WARNING: [Synth 8-992] PWMB_2_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33523]
WARNING: [Synth 8-992] PWMB_3_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33524]
WARNING: [Synth 8-992] PWMB_4_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33525]
WARNING: [Synth 8-992] PWMC_1_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33546]
WARNING: [Synth 8-992] PWMC_2_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33547]
WARNING: [Synth 8-992] PWMC_3_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33548]
WARNING: [Synth 8-992] PWMC_4_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33549]
WARNING: [Synth 8-992] UposGnd_FltP32 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:630]
WARNING: [Synth 8-992] UnegGnd_FltP32 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:630]
WARNING: [Synth 8-992] Idc_RMS is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:688]
WARNING: [Synth 8-992] IacOI_1p10_ref is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:705]
WARNING: [Synth 8-992] IdcOI_1p15_ref is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:706]
WARNING: [Synth 8-992] State2_14 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:931]
WARNING: [Synth 8-992] State2_15 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:932]
WARNING: [Synth 8-992] State3_0 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:933]
WARNING: [Synth 8-992] State3_2 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:934]
WARNING: [Synth 8-992] State2_11 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:936]
WARNING: [Synth 8-992] State2_12 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:937]
WARNING: [Synth 8-992] State2_13 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:938]
WARNING: [Synth 8-992] State4_3 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1038]
WARNING: [Synth 8-992] State4_4 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1039]
WARNING: [Synth 8-992] State4_5 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1040]
WARNING: [Synth 8-992] State4_6 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1041]
WARNING: [Synth 8-992] State4_7 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1042]
WARNING: [Synth 8-992] State4_8 is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1043]
WARNING: [Synth 8-992] WorkDelayFlg is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1195]
WARNING: [Synth 8-992] AcBrker_OffPulse_t is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1472]
WARNING: [Synth 8-992] q is already implicitly declared earlier [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 469.676 ; gain = 126.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEPCS_3000_S7' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3]
	Parameter IDEL bound to: 4'b0000 
	Parameter CHARGE bound to: 4'b0001 
	Parameter EXCITE bound to: 4'b0010 
	Parameter PROWORK bound to: 4'b0011 
	Parameter WORKING bound to: 4'b0100 
	Parameter FAULT bound to: 4'b0101 
	Parameter STOP bound to: 4'b0110 
	Parameter TRANSITION bound to: 4'b1000 
	Parameter IDLE bound to: 4'b0001 
	Parameter LATCH_DATA bound to: 4'b0010 
	Parameter SENDING bound to: 4'b0100 
	Parameter FRAME_END bound to: 4'b1000 
	Parameter RECVING bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:714]
INFO: [Synth 8-6157] synthesizing module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:19]
WARNING: [Synth 8-6104] Input port 'Ib_CT' has an internal driver [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:118]
INFO: [Synth 8-6155] done synthesizing module 'FifoSelZ' (1#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:19]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinC' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'PhaseInv' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'HvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
INFO: [Synth 8-556] previous implicit net 'LvrtFlg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-605] same-named implicit nets 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'wIn_s18' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWoutAbs_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'InrState' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dwLock_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Synth 8-556] previous implicit net 'dWDead_s16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UposGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_UnegGnd' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uab' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Ubc' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-605] same-named implicit nets 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Synth 8-556] previous implicit net 'Fiber_Uca' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug20' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug21' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug22' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug23' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-689] width (1) of port connection 'debug24' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-605] same-named implicit nets 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
INFO: [Synth 8-556] previous implicit net 'Soft_on' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-605] same-named implicit nets 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Idp_C_b12' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
INFO: [Synth 8-556] previous implicit net 'Pload_b16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-605] same-named implicit nets 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Synth 8-556] previous implicit net 'sinA' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-605] same-named implicit nets 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Common 17-14] Message 'Synth 8-605' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-556] previous implicit net 'sinB' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
INFO: [Common 17-14] Message 'Synth 8-556' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 'Idp_C_b12' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'Pload_b16' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-689] width (1) of port connection 'sinA' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinB' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'sinC' does not match port width (12) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-689] width (1) of port connection 'debug3' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug4' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug5' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug6' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-689] width (1) of port connection 'debug7' does not match port width (16) of module 'FifoSelZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
WARNING: [Synth 8-350] instance 'FifoSelZ_Inst' of module 'FifoSelZ' requires 93 connections, but only 73 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:820]
INFO: [Synth 8-6157] synthesizing module 'mmcm0' [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0.v:73]
INFO: [Synth 8-6157] synthesizing module 'mmcm0_clk_wiz' [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 28.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 28 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'mmcm0_clk_wiz' (5#1) [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mmcm0' (6#1) [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0.v:73]
INFO: [Synth 8-6157] synthesizing module 'ClkPulse_Gen' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Drv/ClkPulse_Gen.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ClkPulse_Gen' (7#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Drv/ClkPulse_Gen.v:28]
WARNING: [Synth 8-350] instance 'ClkPulse_Gen_Inst' of module 'ClkPulse_Gen' requires 8 connections, but only 7 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:738]
INFO: [Synth 8-6157] synthesizing module 'ARM_commZJ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:13]
	Parameter WORKING bound to: 4'b0100 
	Parameter FAULT bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:516]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:654]
INFO: [Synth 8-6157] synthesizing module 'DPRAMZ' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/DPRAMZ.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DPRAMZ' (8#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/DPRAMZ.v:3]
INFO: [Synth 8-6157] synthesizing module 'DPRAM_LONG_Z' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/DPRAM_LONG_Z.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM_LONG_Z' (9#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/DPRAM_LONG_Z.v:3]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (10#1) [C:/Xilinx2025_1/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
WARNING: [Synth 8-6014] Unused sequential element FaultFIFO_RD_END_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:490]
WARNING: [Synth 8-6014] Unused sequential element FaultFIFO_RD_END_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:490]
WARNING: [Synth 8-6014] Unused sequential element FaultRD_ADD_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:747]
WARNING: [Synth 8-6014] Unused sequential element OUT_TRI_En_cnt_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:765]
WARNING: [Synth 8-6014] Unused sequential element FaultWR_Cnt_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:811]
WARNING: [Synth 8-6014] Unused sequential element NoFault_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:812]
INFO: [Synth 8-6155] done synthesizing module 'ARM_commZJ' (11#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:13]
WARNING: [Synth 8-350] instance 'ARM_comm_Inst' of module 'ARM_commZJ' requires 423 connections, but only 379 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:841]
INFO: [Synth 8-6157] synthesizing module 'LmtB16_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/LmtB16_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'LmtB16_V1' (12#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/LmtB16_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'PulseSource_V16Z' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_PulseSource_V15/PulseSource_V16Z.v:28]
INFO: [Synth 8-6155] done synthesizing module 'PulseSource_V16Z' (13#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_PulseSource_V15/PulseSource_V16Z.v:28]
INFO: [Synth 8-6157] synthesizing module 'AD7607Drv_VZ10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AD7607Drv_VZ10.v:6]
	Parameter AD_IDLE bound to: 4'b0000 
	Parameter AD_CONV bound to: 4'b0001 
	Parameter AD_BUSY bound to: 4'b0010 
	Parameter AD_READ_AD0 bound to: 4'b0011 
	Parameter AD_READ_AD1 bound to: 4'b0100 
	Parameter AD_READ_DONE bound to: 4'b0101 
	Parameter AD_ERR bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'AD7607Drv_VZ10' (14#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AD7607Drv_VZ10.v:6]
INFO: [Synth 8-6157] synthesizing module 'BitFilterCh2_V11a' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_BitFilterCh2_V11a/BitFilterCh2_V11a.v:28]
INFO: [Synth 8-6155] done synthesizing module 'BitFilterCh2_V11a' (15#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_BitFilterCh2_V11a/BitFilterCh2_V11a.v:28]
INFO: [Synth 8-6157] synthesizing module 'NEPCS_100_V01_FSM' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_FSM.v:1]
	Parameter IDEL bound to: 4'b0000 
	Parameter CHARGE bound to: 4'b0001 
	Parameter EXCITE bound to: 4'b0010 
	Parameter PROWORK bound to: 4'b0011 
	Parameter WORKING bound to: 4'b0100 
	Parameter FAULT bound to: 4'b0101 
	Parameter STOP bound to: 4'b0110 
	Parameter TRANSITION bound to: 4'b1000 
	Parameter P_500MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_8000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_3000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_5000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_1000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_1500MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_15000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_20000MS bound to: 34'b0000000000000000000000000000000001 
	Parameter P_30000MS bound to: 34'b0000000000000000000000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_FSM.v:48]
INFO: [Synth 8-6155] done synthesizing module 'NEPCS_100_V01_FSM' (16#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'NEPCS_100_V01_PLD' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:5]
	Parameter IDEL bound to: 4'b0000 
	Parameter CHARGE bound to: 4'b0001 
	Parameter EXCITE bound to: 4'b0010 
	Parameter PROWORK bound to: 4'b0011 
	Parameter WORKING bound to: 4'b0100 
	Parameter FAULT bound to: 4'b0101 
	Parameter STOP bound to: 4'b0110 
	Parameter TRANSITION bound to: 4'b1000 
	Parameter Par_1p1 bound to: 12'b001000110011 
	Parameter Par_1p2 bound to: 12'b001001100110 
	Parameter Par_0p9 bound to: 12'b000111001101 
	Parameter Par_0p8 bound to: 12'b000110011010 
	Parameter Par_0p5 bound to: 12'b000100000000 
	Parameter T_0p5s bound to: 16'b0000000000110001 
	Parameter T_0p2s bound to: 16'b0000000000010100 
	Parameter T_0p1s bound to: 16'b0000000000001010 
	Parameter T_0p05s bound to: 16'b0000000000000101 
	Parameter T_0p01s bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'AverFilterP32Ch16_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/AverFilterP32Ch16_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'AverFilterP32Ch16_V10_SimpDualPortRAM_Wrapper_512x12b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/SimpDualPortRAM_Wrapper_512x12b.v:21]
INFO: [Synth 8-6157] synthesizing module 'AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/SimpleDualPortRAM_512x12b.v:21]
	Parameter addr_width bound to: 4'b1001 
	Parameter data_width bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b' (17#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/SimpleDualPortRAM_512x12b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP32Ch16_V10_SimpDualPortRAM_Wrapper_512x12b' (18#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/SimpDualPortRAM_Wrapper_512x12b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP32Ch16_V10' (19#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch16_V10/AverFilterP32Ch16_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'AdSubZero_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AdSubZero_V1/AdSubZero_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'AdSubZero_V1' (20#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AdSubZero_V1/AdSubZero_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'RMSP64Ch8_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/RMSP64Ch8_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_512x24b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/SimpDualPortRAM_Wrapper_512x24b.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_512x24b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/SimpleDualPortRAM_512x24b.v:21]
	Parameter addr_width bound to: 4'b1001 
	Parameter data_width bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_512x24b' (21#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/SimpleDualPortRAM_512x24b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_512x24b' (22#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/SimpDualPortRAM_Wrapper_512x24b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RMSP64Ch8_V10' (23#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch8_V10/RMSP64Ch8_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'RMSP64Ch4_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/RMSP64Ch4_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_256x24b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/SimpDualPortRAM_Wrapper_256x24b.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_256x24b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/SimpleDualPortRAM_256x24b.v:21]
	Parameter addr_width bound to: 4'b1000 
	Parameter data_width bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_256x24b' (24#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/SimpleDualPortRAM_256x24b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_256x24b' (25#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/SimpDualPortRAM_Wrapper_256x24b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'RMSP64Ch4_V10' (26#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RMSP64Ch4_V10/RMSP64Ch4_V10.v:28]
WARNING: [Synth 8-350] instance 'RMSP64Ch4_V10_Inst1' of module 'RMSP64Ch4_V10' requires 11 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
INFO: [Synth 8-6157] synthesizing module 'MulMpy_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_MulMpy_V10/MulMpy_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'MulMpy_V10' (27#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_MulMpy_V10/MulMpy_V10.v:28]
WARNING: [Synth 8-350] instance 'MulMpy_V10_Inst' of module 'MulMpy_V10' requires 98 connections, but only 53 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
INFO: [Synth 8-6157] synthesizing module 'AverFilterP32Ch8_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch8_V10/AverFilterP32Ch8_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic' (28#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic' (29#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP32Ch8_V10' (30#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP32Ch8_V10/AverFilterP32Ch8_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'AverFilterP128Ch8_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilterP128Ch8_V11.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized0' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized0' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized0' (30#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized0' (30#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP128Ch8_V11' (31#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilterP128Ch8_V11.v:28]
WARNING: [Synth 8-350] instance 'AverFilterP32Ch8_V10_Inst1' of module 'AverFilterP128Ch8_V11' requires 19 connections, but only 11 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:633]
INFO: [Synth 8-6157] synthesizing module 'OnDelay4s_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_OnDelay4s_V11/OnDelay4s_V11.v:28]
INFO: [Synth 8-6155] done synthesizing module 'OnDelay4s_V11' (32#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_OnDelay4s_V11/OnDelay4s_V11.v:28]
WARNING: [Synth 8-350] instance 'MulMpy_V10Warn_Inst' of module 'MulMpy_V10' requires 98 connections, but only 38 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:708]
INFO: [Synth 8-6157] synthesizing module 'AnalogMonitorWarn_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnalogMonitorWarn_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized1' (32#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized1' (32#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_singlebit' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_singlebit.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_singlebit' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_singlebit.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_singlebit' (33#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_singlebit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_singlebit' (34#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_singlebit.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnalogMonitorWarn_V10.v:1479]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnalogMonitorWarn_V10.v:2198]
INFO: [Synth 8-6155] done synthesizing module 'AnalogMonitorWarn_V10' (35#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnalogMonitorWarn_V10.v:28]
WARNING: [Synth 8-350] instance 'AnalogMonitorWarn_V10_inst1' of module 'AnalogMonitorWarn_V10' requires 148 connections, but only 124 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:725]
INFO: [Synth 8-6157] synthesizing module 'AnalogMonitor_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AnalogMonitor_V10/AnalogMonitor_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'AnalogMonitor_V10' (36#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AnalogMonitor_V10/AnalogMonitor_V10.v:28]
WARNING: [Synth 8-350] instance 'AnalogMonitor_V10_Inst' of module 'AnalogMonitor_V10' requires 232 connections, but only 220 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:791]
INFO: [Synth 8-6157] synthesizing module 'CabinetHeatOV_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_CabinetHeatOV_V10/CabinetHeatOV_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'CabinetHeatOV_V10' (37#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_CabinetHeatOV_V10/CabinetHeatOV_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'FrequencyMonitor_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_FrequencyMonitor_V10/FrequencyMonitor_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyMonitor_V10' (38#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_FrequencyMonitor_V10/FrequencyMonitor_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'IGBTErrChk' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/IGBTErrChk.v:3]
	Parameter ErrCntDec bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IGBTErrChk' (39#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/IGBTErrChk.v:3]
WARNING: [Synth 8-350] instance 'IGBTErr_A1' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1101]
WARNING: [Synth 8-350] instance 'IGBTErr_A2' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1102]
WARNING: [Synth 8-350] instance 'IGBTErr_A3' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1103]
WARNING: [Synth 8-350] instance 'IGBTErr_A4' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1104]
WARNING: [Synth 8-350] instance 'IGBTErr_B1' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1105]
WARNING: [Synth 8-350] instance 'IGBTErr_B2' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1106]
WARNING: [Synth 8-350] instance 'IGBTErr_B3' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1107]
WARNING: [Synth 8-350] instance 'IGBTErr_B4' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1108]
WARNING: [Synth 8-350] instance 'IGBTErr_C1' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1109]
WARNING: [Synth 8-350] instance 'IGBTErr_C2' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1110]
WARNING: [Synth 8-350] instance 'IGBTErr_C3' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1111]
WARNING: [Synth 8-350] instance 'IGBTErr_C4' of module 'IGBTErrChk' requires 6 connections, but only 5 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1112]
INFO: [Synth 8-6157] synthesizing module 'BitFilter_VC1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/BitFilter_VC1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'BitFilter_VC1' (40#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/BitFilter_VC1.v:28]
WARNING: [Synth 8-350] instance 'BitFilter_VC1' of module 'BitFilter_VC1' requires 9 connections, but only 7 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1118]
INFO: [Synth 8-6157] synthesizing module 'BitFilter_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_BitFilter_V11/BitFilter_V11.v:28]
INFO: [Synth 8-6155] done synthesizing module 'BitFilter_V11' (41#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_BitFilter_V11/BitFilter_V11.v:28]
INFO: [Synth 8-6157] synthesizing module 'RelayPulseCtrl_CH4_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RelayPulseCtrl_V10/RelayPulseCtrl_CH4_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RelayPulseCtrl_CH4_V10' (42#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_RelayPulseCtrl_V10/RelayPulseCtrl_CH4_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'StateOnCheck_CH8_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_StateOnCheck_CH4_V10/StateOnCheck_CH8_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StateOnCheck_CH8_V10' (43#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_StateOnCheck_CH4_V10/StateOnCheck_CH8_V10.v:28]
WARNING: [Synth 8-350] instance 'StateOnCheck_CH8_V10_Inst' of module 'StateOnCheck_CH8_V10' requires 27 connections, but only 19 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1487]
INFO: [Synth 8-6157] synthesizing module 'InsVoltCurrMonitor_V21' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InsVoltCurrMonitor_V20/InsVoltCurrMonitor_V21.v:28]
INFO: [Synth 8-6155] done synthesizing module 'InsVoltCurrMonitor_V21' (44#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InsVoltCurrMonitor_V20/InsVoltCurrMonitor_V21.v:28]
INFO: [Synth 8-6157] synthesizing module 'FaultRey_VZ2' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FaultRey_VZ2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FaultRey_VZ2' (45#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FaultRey_VZ2.v:28]
WARNING: [Synth 8-350] instance 'FaultRey_VZ2_inst' of module 'FaultRey_VZ2' requires 17 connections, but only 16 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1654]
INFO: [Synth 8-6157] synthesizing module 'Abs_b12_V3' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/Abs_b12_V3.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Abs_b12_V3' (46#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/Abs_b12_V3.v:28]
WARNING: [Synth 8-350] instance 'Abs_b12_V3_instB' of module 'Abs_b12_V3' requires 4 connections, but only 2 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1670]
INFO: [Synth 8-6157] synthesizing module 'CBC_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/CBC_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'CBC_V1' (47#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/CBC_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'IsLandDetectLogic_V30' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_IsLandDetectLogic_V30/IsLandDetectLogic_V30.v:28]
INFO: [Synth 8-6155] done synthesizing module 'IsLandDetectLogic_V30' (48#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_IsLandDetectLogic_V30/IsLandDetectLogic_V30.v:28]
INFO: [Synth 8-6157] synthesizing module 'PhaseSequenceDetect_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_PhaseSequenceDetect_V10/PhaseSequenceDetect_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized2' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized2' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized2' (48#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized2' (48#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PhaseSequenceDetect_V10' (49#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_PhaseSequenceDetect_V10/PhaseSequenceDetect_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'Temp2DrvLogic_V12_3L' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Temp2DrvLogic_V12_3L.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Temp2DrvLogic_V12_3L' (50#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Temp2DrvLogic_V12_3L.v:28]
WARNING: [Synth 8-6014] Unused sequential element P_ref_b16_r1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1405]
WARNING: [Synth 8-6014] Unused sequential element Q_ref_b16_r1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1406]
WARNING: [Synth 8-6014] Unused sequential element PQTrigout_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1408]
WARNING: [Synth 8-6014] Unused sequential element AcContactorEn_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1532]
WARNING: [Synth 8-6014] Unused sequential element DcBrker_SwOnEn_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1553]
WARNING: [Synth 8-6014] Unused sequential element LvrtFlgDly_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1615]
WARNING: [Synth 8-6014] Unused sequential element LvrtPwmBlock_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1611]
WARNING: [Synth 8-6014] Unused sequential element LvrtFlg_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1614]
WARNING: [Synth 8-5788] Register State0_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1958]
WARNING: [Synth 8-5788] Register State1_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1959]
WARNING: [Synth 8-5788] Register State2_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1960]
WARNING: [Synth 8-5788] Register State3_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1961]
WARNING: [Synth 8-5788] Register State4_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1962]
WARNING: [Synth 8-5788] Register State5_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1963]
WARNING: [Synth 8-5788] Register State6_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1964]
WARNING: [Synth 8-5788] Register State7_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1965]
WARNING: [Synth 8-5788] Register State9_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1967]
WARNING: [Synth 8-5788] Register State10_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1968]
WARNING: [Synth 8-5788] Register State11_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1969]
WARNING: [Synth 8-5788] Register State12_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1970]
WARNING: [Synth 8-5788] Register State13_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1971]
WARNING: [Synth 8-5788] Register State14_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1972]
WARNING: [Synth 8-5788] Register State15_reg_reg in module NEPCS_100_V01_PLD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1973]
WARNING: [Synth 8-3848] Net PwmLock in module/entity NEPCS_100_V01_PLD does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:33]
WARNING: [Synth 8-3848] Net Fault1_out in module/entity NEPCS_100_V01_PLD does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:34]
WARNING: [Synth 8-3848] Net FPrefZeroSet in module/entity NEPCS_100_V01_PLD does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:35]
WARNING: [Synth 8-3848] Net DeltaUbtr_RMS in module/entity NEPCS_100_V01_PLD does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:122]
INFO: [Synth 8-6155] done synthesizing module 'NEPCS_100_V01_PLD' (51#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:5]
WARNING: [Synth 8-350] instance 'NEPCS_100_V01_PLD_Inst' of module 'NEPCS_100_V01_PLD' requires 286 connections, but only 275 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1480]
INFO: [Synth 8-6157] synthesizing module 'OnDelay2s_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_OnDelay2s_V11/OnDelay2s_V11.v:28]
INFO: [Synth 8-6155] done synthesizing module 'OnDelay2s_V11' (52#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_OnDelay2s_V11/OnDelay2s_V11.v:28]
WARNING: [Synth 8-350] instance 'AverFilterP32Ch8_V10_Inst' of module 'AverFilterP32Ch8_V10' requires 19 connections, but only 9 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1828]
INFO: [Synth 8-6157] synthesizing module 'URef_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/URef_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'URef_V1' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/URef_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'InvControlLoop3L_V40b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized3' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized3' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized3' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized3' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized4' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized4' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized4' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized4' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized5' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized5' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized5' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized5' (53#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6157] synthesizing module 'LoadMabc_VZ3' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/LoadMabc_VZ3.v:28]
INFO: [Synth 8-6155] done synthesizing module 'LoadMabc_VZ3' (54#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/LoadMabc_VZ3.v:28]
INFO: [Synth 8-6157] synthesizing module 'PWMTime_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/PWMTime_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'PWMTime_V1' (55#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/PWMTime_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'APWMTimeK24_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/APWMTimeK24_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'APWMTimeK24_V1' (56#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/APWMTimeK24_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'Msel_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/Msel_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Msel_V1' (57#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/Msel_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'RR_VZ1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RR_VZ1' (58#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:28]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_22_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:31451]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_23_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:31489]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_28_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:31760]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_29_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:31798]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_34_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32167]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_35_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32205]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_40_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32476]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_41_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32514]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_46_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32882]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_47_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:32920]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_52_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33191]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay1_out1_53_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:33229]
INFO: [Synth 8-4471] merging register 'Unit_Delay59_out1_1_reg' into 'Unit_Delay59_out1_reg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:6241]
INFO: [Synth 8-4471] merging register 'Unit_Delay59_out1_2_reg' into 'Unit_Delay59_out1_reg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:6257]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay59_out1_1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:6241]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay59_out1_2_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:6257]
INFO: [Synth 8-6155] done synthesizing module 'InvControlLoop3L_V40b' (59#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:28]
WARNING: [Synth 8-350] instance 'InvControlLoop_V40b_Inst' of module 'InvControlLoop3L_V40b' requires 235 connections, but only 214 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1921]
INFO: [Synth 8-6157] synthesizing module 'IacLmt_VZ1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/IacLmt_VZ1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'IacLmt_VZ1' (60#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/IacLmt_VZ1.v:28]
INFO: [Synth 8-6157] synthesizing module 'OffDly_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/OffDly_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'OffDly_V1' (61#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/OffDly_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'AnpcPwmErrChk' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:3]
WARNING: [Synth 8-6014] Unused sequential element PWM2Time_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:177]
WARNING: [Synth 8-6014] Unused sequential element PWM3Time_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:178]
WARNING: [Synth 8-6014] Unused sequential element PWM5Dead_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:236]
WARNING: [Synth 8-6014] Unused sequential element PWM6Dead_r_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:237]
INFO: [Synth 8-6155] done synthesizing module 'AnpcPwmErrChk' (62#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AnpcPwmErrChk.v:3]
INFO: [Synth 8-6157] synthesizing module 'GridPll_V20' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_GridPll_V20/GridPll_V20.v:29]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized6' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized6' (62#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'GridPll_V20' (63#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_GridPll_V20/GridPll_V20.v:29]
WARNING: [Synth 8-350] instance 'GridPll_V10_Inst' of module 'GridPll_V20' requires 40 connections, but only 38 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2346]
INFO: [Synth 8-6157] synthesizing module 'ABC2DQ_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/ABC2DQ_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ABC2DQ_V10' (64#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/ABC2DQ_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'UI_PQ_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/UI_PQ_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'UI_PQ_V1' (65#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/UI_PQ_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'AverFilterP128Ch4_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/AverFilterP128Ch4_V11.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_512x16b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/SimpDualPortRAM_Wrapper_512x16b.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_512x16b' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/SimpleDualPortRAM_512x16b.v:21]
	Parameter addr_width bound to: 4'b1001 
	Parameter data_width bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_512x16b' (66#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/SimpleDualPortRAM_512x16b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_512x16b' (67#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/SimpDualPortRAM_Wrapper_512x16b.v:21]
INFO: [Synth 8-6155] done synthesizing module 'AverFilterP128Ch4_V11' (68#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_AverFilterP128Ch4_V11/AverFilterP128Ch4_V11.v:28]
INFO: [Synth 8-6157] synthesizing module 'AddSub_b16_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AddSub_b16_V1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'AddSub_b16_V1' (69#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/AddSub_b16_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'AverFilter8192P_b18_V1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilter8192P_b18_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized6' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 13 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized7' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 13 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized7' (69#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized6' (69#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay55_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilter8192P_b18_V1.v:121]
INFO: [Synth 8-6155] done synthesizing module 'AverFilter8192P_b18_V1' (70#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilter8192P_b18_V1.v:28]
INFO: [Synth 8-6157] synthesizing module 'sub_18to16' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/sub_18to16.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sub_18to16' (71#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/sub_18to16.v:28]
INFO: [Synth 8-6157] synthesizing module 'fPuQ_VZ5T' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/fPuQ_VZ5T.v:29]
INFO: [Synth 8-6155] done synthesizing module 'fPuQ_VZ5T' (72#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/fPuQ_VZ5T.v:29]
INFO: [Synth 8-6157] synthesizing module 'PluseV1' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_VsgCtrlLoopV32/PluseV1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'PluseV1' (73#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_VsgCtrlLoopV32/PluseV1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FreqActivePower_VZ5' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FreqActivePower/FreqActivePower_VZ5.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FreqActivePower_VZ5' (74#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FreqActivePower/FreqActivePower_VZ5.v:28]
INFO: [Synth 8-6157] synthesizing module 'PrdDelay256V2_0' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/PrdDelay256V2_0.v:28]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized7' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized8' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized8' (74#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized7' (74#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PrdDelay256V2_0' (75#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/PrdDelay256V2_0.v:28]
INFO: [Synth 8-6157] synthesizing module 'NegSeqPhaseAdj_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_NegSeqPhaseAdj_V10/NegSeqPhaseAdj_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'NegSeqPhaseAdj_V11' (76#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_NegSeqPhaseAdj_V10/NegSeqPhaseAdj_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'SoftStartChn1b12_V10' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SoftStartChn1b12_V10/SoftStartChn1b12_V10.v:28]
INFO: [Synth 8-6155] done synthesizing module 'SoftStartChn1b12_V10' (77#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SoftStartChn1b12_V10/SoftStartChn1b12_V10.v:28]
INFO: [Synth 8-6157] synthesizing module 'IsLandDetect_V10_block' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_IsLandDetect_V10/IsLandDetect_V10_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized8' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic__parameterized9' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic__parameterized9' (77#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SimpDualPortRAM_Wrapper_generic__parameterized8' (77#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpDualPortRAM_Wrapper_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IsLandDetect_V10_block' (78#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_IsLandDetect_V10/IsLandDetect_V10_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'SinTab8192' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192.v:4]
INFO: [Synth 8-6157] synthesizing module 'SinTab8192_V11' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192_V11.v:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'Unit_Delay11_out1_reg[2:0]' into 'Unit_Delay13_out1_reg[2:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192_V11.v:358]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay11_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192_V11.v:358]
INFO: [Synth 8-6155] done synthesizing module 'SinTab8192_V11' (79#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192_V11.v:28]
INFO: [Synth 8-638] synthesizing module 'sintab' [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/sintab/synth/sintab.vhd:67]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: sintab.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 1 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 12 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'd:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/sintab/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/sintab/synth/sintab.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sintab' (83#1) [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/sintab/synth/sintab.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'RomP8192' (84#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/RomP8192/RomP8192.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SinTab8192' (85#1) [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_SinTab8192_V11/SinTab8192.v:4]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'LvrtIq_VZ6T_inst' of module 'XvrtIq_VZ6T' requires 38 connections, but only 35 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2885]
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter SEND bound to: 4'b0100 
	Parameter STOP bound to: 4'b1000 
WARNING: [Synth 8-5788] Register uart_tx_start_last_reg in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/uart_tx.v:71]
WARNING: [Synth 8-350] instance 'uart_tx_inst1' of module 'uart_tx' requires 10 connections, but only 7 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3163]
	Parameter IDLE bound to: 4'b0001 
	Parameter START bound to: 4'b0010 
	Parameter RECV bound to: 4'b0100 
	Parameter STOP bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element Rdata_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/uart_rx.v:190]
WARNING: [Synth 8-5788] Register uart_rx_busy_reg in module uart_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/uart_rx.v:143]
WARNING: [Synth 8-350] instance 'uart_uart_rx_inst1' of module 'uart_rx' requires 10 connections, but only 7 given [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3293]
WARNING: [Synth 8-6014] Unused sequential element P4096_cnt_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1876]
WARNING: [Synth 8-6014] Unused sequential element P4096_Clear_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1878]
WARNING: [Synth 8-6014] Unused sequential element P4096_cnt1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1885]
WARNING: [Synth 8-6014] Unused sequential element P4096_cntsave_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1894]
WARNING: [Synth 8-6014] Unused sequential element pll_pluse2_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2286]
WARNING: [Synth 8-6014] Unused sequential element dWoutAbs_s16_r4_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2478]
WARNING: [Synth 8-6014] Unused sequential element dWoutAbs_s16_r3_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2478]
WARNING: [Synth 8-6014] Unused sequential element dWoutAbs_s16_r2_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2479]
WARNING: [Synth 8-6014] Unused sequential element dWoutAbs_s16_r1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2480]
WARNING: [Synth 8-6014] Unused sequential element dWS1in_s16_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2483]
WARNING: [Synth 8-6014] Unused sequential element InrState_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2485]
WARNING: [Synth 8-6014] Unused sequential element dwLock_s16_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2487]
WARNING: [Synth 8-6014] Unused sequential element dWoutAbs_s16_lock_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2492]
WARNING: [Synth 8-6014] Unused sequential element LVRTSTATE2_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:2802]
WARNING: [Synth 8-6014] Unused sequential element led_cnt_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3065]
WARNING: [Synth 8-6014] Unused sequential element delay_cnt_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3268]
WARNING: [Synth 8-6014] Unused sequential element RunSecond_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3325]
WARNING: [Synth 8-3848] Net QF_Uab_Ever in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:446]
WARNING: [Synth 8-3848] Net Ipid_Ever in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:447]
WARNING: [Synth 8-3848] Net Ipid_RMS in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:509]
WARNING: [Synth 8-3848] Net Fiber_Udc_Ref_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3113]
WARNING: [Synth 8-3848] Net Fiber_Um_ref_Arm_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3114]
WARNING: [Synth 8-3848] Net Fiber_P_ref_Arm_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3115]
WARNING: [Synth 8-3848] Net Fiber_Q_ref_Arm_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3116]
WARNING: [Synth 8-3848] Net FaultStateDly_ob in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1465]
WARNING: [Synth 8-3848] Net FaultState_ob in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1464]
WARNING: [Synth 8-3848] Net Err_RS_ob in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1463]
WARNING: [Synth 8-3848] Net P_Ref_In in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:108]
WARNING: [Synth 8-3848] Net Q_Ref_In in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:108]
WARNING: [Synth 8-3848] Net Am335_QCmd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1240]
WARNING: [Synth 8-3848] Net IabcEver_OI_ref in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1471]
WARNING: [Synth 8-3848] Net PhaseAddpSeq_i13 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:297]
WARNING: [Synth 8-3848] Net Inr_Running in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:614]
WARNING: [Synth 8-3848] Net Ffr_Running in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:614]
WARNING: [Synth 8-3848] Net Fvr_Running in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:614]
WARNING: [Synth 8-3848] Net FiberTimeOut in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1689]
WARNING: [Synth 8-3848] Net SettingSwitchCMD7 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:127]
WARNING: [Synth 8-3848] Net SettingSwitchCMD8 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:128]
WARNING: [Synth 8-3848] Net SettingSwitchCMD9 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:129]
WARNING: [Synth 8-3848] Net Uac_Inst_OVRcy_ref in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:118]
WARNING: [Synth 8-3848] Net Freq_Droop_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:665]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Soft_on in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].PhaseInv in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Idp_C_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Pload_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].sinA in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].sinB in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].sinC in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].HvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].LvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].wIn_s18 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].dWoutAbs_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].InrState in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].dwLock_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].dWDead_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Fiber_UposGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Fiber_UnegGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Fiber_Uab in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Fiber_Ubc in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[0].Fiber_Uca in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Soft_on in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].PhaseInv in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Idp_C_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Pload_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].sinA in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].sinB in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].sinC in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].HvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].LvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].wIn_s18 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].dWoutAbs_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].InrState in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].dwLock_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].dWDead_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Fiber_UposGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Fiber_UnegGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Fiber_Uab in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Fiber_Ubc in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[1].Fiber_Uca in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Soft_on in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].PhaseInv in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Idp_C_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Pload_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].sinA in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].sinB in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].sinC in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].HvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].LvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].wIn_s18 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].dWoutAbs_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].InrState in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].dwLock_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].dWDead_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Fiber_UposGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Fiber_UnegGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Fiber_Uab in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Fiber_Ubc in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[2].Fiber_Uca in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].Soft_on in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:821]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].PhaseInv in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].Idp_C_b12 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].Pload_b16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:822]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].sinA in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].sinB in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].sinC in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:824]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].HvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].LvrtFlg in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:825]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].wIn_s18 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].dWoutAbs_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].InrState in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].dwLock_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].dWDead_s16 in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:835]
WARNING: [Synth 8-3848] Net FifoSelZ_for_wave[3].Fiber_UposGnd in module/entity NEPCS_3000_S7 does not have driver. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:836]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design NEPCS_3000_S7 has port Test_Pin2 driven by constant 0
WARNING: [Synth 8-3917] design NEPCS_3000_S7 has port Test_Pin3 driven by constant 0
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[11]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[10]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[9]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[8]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[7]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[6]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[5]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[4]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[3]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[2]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[1]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinA[0]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[11]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[10]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[9]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[8]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[7]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[6]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[5]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[4]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[3]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[2]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[1]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinB[0]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[11]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[10]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[9]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[8]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[7]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[6]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[5]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[4]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[3]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[2]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[1]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port sinC[0]
WARNING: [Synth 8-3331] design FifoSelZ has unconnected port rdakn
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[11]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[10]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[9]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[8]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[7]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[6]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[5]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[4]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[3]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[2]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[1]
WARNING: [Synth 8-3331] design L3_UnB_Z13 has unconnected port PFull_b12[0]
WARNING: [Synth 8-3331] design uart_rx has unconnected port tap_clk
WARNING: [Synth 8-3331] design uart_tx has unconnected port tap_clk
WARNING: [Synth 8-3331] design rom has unconnected port spo[11]
WARNING: [Synth 8-3331] design rom has unconnected port spo[10]
WARNING: [Synth 8-3331] design rom has unconnected port spo[9]
WARNING: [Synth 8-3331] design rom has unconnected port spo[8]
WARNING: [Synth 8-3331] design rom has unconnected port spo[7]
WARNING: [Synth 8-3331] design rom has unconnected port spo[6]
WARNING: [Synth 8-3331] design rom has unconnected port spo[5]
WARNING: [Synth 8-3331] design rom has unconnected port spo[4]
WARNING: [Synth 8-3331] design rom has unconnected port spo[3]
WARNING: [Synth 8-3331] design rom has unconnected port spo[2]
WARNING: [Synth 8-3331] design rom has unconnected port spo[1]
WARNING: [Synth 8-3331] design rom has unconnected port spo[0]
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1150.383 ; gain = 807.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In1[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In2[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin RMSP64Ch4_V10_Inst1:RMS_In3[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:469]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA0[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB0[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA1[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB1[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[7] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[6] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[5] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[4] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[3] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[2] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[1] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InA2[0] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB2[11] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB2[10] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB2[9] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
WARNING: [Synth 8-3295] tying undriven pin MulMpy_V10_Inst:InB2[8] to constant 0 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:511]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.383 ; gain = 807.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.383 ; gain = 807.086
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s75fgga484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0_board.xdc] for cell 'mmcm0_inst/inst'
Finished Parsing XDC File [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0_board.xdc] for cell 'mmcm0_inst/inst'
Parsing XDC File [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0.xdc] for cell 'mmcm0_inst/inst'
Finished Parsing XDC File [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0.xdc] for cell 'mmcm0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/ip/mmcm0/mmcm0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEPCS_3000_S7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEPCS_3000_S7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc]
WARNING: [Constraints 18-619] A clock with name 'g_clk' already exists, overwriting the previous clock with the same name. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:244]
INFO: [Timing 38-2] Deriving generated clocks [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:245]
WARNING: [Vivado 12-508] No pins matched '.*dBuf_wr_sys_reg\[.*\]\[.*\]/C'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:250]
WARNING: [Vivado 12-508] No pins matched '.*wdata_reg\[.*\]\[.*\]/D'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:250]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins -hierarchical -regexp {.*dBuf_wr_sys_reg\[.*\]\[.*\]/C}]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:250]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched '.*dBuf_wr_sys_reg\[.*\]\[.*\]/C'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:251]
WARNING: [Vivado 12-508] No pins matched '.*full_word_data_send_reg\[.*\]/D'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:251]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins -hierarchical -regexp {.*dBuf_wr_sys_reg\[.*\]\[.*\]/C}]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:251]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_cs_n_r0_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:252]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:252]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_cs_n_r0_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:252]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_re_n_r0_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:253]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:253]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_re_n_r0_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:253]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_re_n_r1_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:254]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:254]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_re_n_r1_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:254]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_we_n_r0_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:255]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:255]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_we_n_r0_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:255]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_we_n_r1_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:256]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:256]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_we_n_r1_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:256]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_cs_n_r1_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:257]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/dBuf_wr_tx_reg[*][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:257]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_cs_n_r1_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:257]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/arm3358_gpmc_cs_n_r0_reg'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:258]
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/wave_inst/samp_inst/rd_ack_cnt_reg[*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:258]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells ARM_comm_Inst/arm3358_gpmc_cs_n_r0_reg]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:258]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'ARM_comm_Inst/wave_inst/wdata_reg[8][*]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:259]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_cells {ARM_comm_Inst/wave_inst/wdata_reg[8][*]}]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:259]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched '.*ARM_comm_Inst/comm_state_inst/chk_code_inst/temp_data\[.*\]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched '.*comm_state_inst/wr_cache_reg\[2[2345]\d\]\[.*\]/C'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:262]
WARNING: [Vivado 12-508] No pins matched '.*comm_state_inst/chk_code_inst/data_o_reg\[.*\]/D'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:262]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins -hier -regexp {.*comm_state_inst/wr_cache_reg\[2[2345]\d\]\[.*\]/C}]'. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:262]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEPCS_3000_S7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEPCS_3000_S7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEPCS_3000_S7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEPCS_3000_S7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1401.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SinTab8192_Inst/RomP8192_Inst/sintab_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SinTab8192_Inst2/RomP8192_Inst/sintab_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for SinTab8192_Inst3/RomP8192_Inst/sintab_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmcm0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mmcm0_inst/inst. (constraint file  D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/dont_touch.xdc, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/ARM_commZJ.v:482]
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SettingBuffer_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "PWM_FaultWR_Cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PWM_FaultWR_Cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_Temp0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSMC_DATA_CHK" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFORdNext_flg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_Read_Akn_r0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFO_Read_Akn_r0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PWM_FaultFIFORdNext_flg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIFOWr_flg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PWM_clk0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AD7607Drv_VZ10'
INFO: [Synth 8-5544] ROM "ad0_ch_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad0_ch_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_CS0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD0_CH0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_CONVST" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AD_Rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StateCode_reg' in module 'NEPCS_100_V01_FSM'
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StateCode0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StartCMD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FaultRey_VZ2.v:78]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FaultRey_VZ2.v:68]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/FaultRey_VZ2.v:58]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'FaultRey_VZ2'
INFO: [Synth 8-5544] ROM "PrefZeroSet" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'CBC_V1'
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MinLockTime" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WorkDelay3s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WorkDelayFlg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FaultState0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay4_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:220]
INFO: [Synth 8-4471] merging register 'Unit_Delay34_out1_reg' into 'Unit_Delay119_out1_reg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:12901]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay34_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:12901]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay39_out1_36_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:19043]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay34_out1_5_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:21549]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay35_out1_5_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:21574]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay39_out1_73_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:27157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:20605]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:25292]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay85_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:14350]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay62_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:16122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_GridPll_V20/GridPll_V20.v:2155]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_7_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1702]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_8_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1723]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:341]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_4_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:641]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:358]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_3_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:624]
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "uart_rx_vld" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'TxBuf16_reg[7:0]' into 'TxBuf15_reg[7:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3199]
WARNING: [Synth 8-6014] Unused sequential element TxBuf16_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:3199]
WARNING: [Synth 8-3936] Found unconnected internal register 'Fiber_UnegGnd_reg' and it is trimmed from '16' to '12' bits. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1954]
WARNING: [Synth 8-3936] Found unconnected internal register 'Fiber_UposGnd_reg' and it is trimmed from '16' to '12' bits. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NEPCS_100_V01_Top.sv:1953]
INFO: [Synth 8-802] inferred FSM for state register 'EntryState_reg' in module 'NEPCS_3000_S7'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'NEPCS_3000_S7'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'NEPCS_3000_S7'
INFO: [Synth 8-5544] ROM "m_sel_r0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Hvrt2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxBuf130" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "XvrtDelayFlg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "XvrtDelayFlg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EntryState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxBuf1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_tx_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FrameOK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 AD_IDLE |                              000 |                             0000
                 AD_CONV |                              001 |                             0001
                 AD_BUSY |                              010 |                             0010
             AD_READ_AD0 |                              011 |                             0011
             AD_READ_AD1 |                              100 |                             0100
            AD_READ_DONE |                              101 |                             0101
                  AD_ERR |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AD7607Drv_VZ10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                              000 |                             0000
                  CHARGE |                              001 |                             0001
              TRANSITION |                              010 |                             1000
                  EXCITE |                              011 |                             0010
                 PROWORK |                              100 |                             0011
                 WORKING |                              101 |                             0100
                   FAULT |                              110 |                             0101
                    STOP |                              111 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StateCode_reg' using encoding 'sequential' in module 'NEPCS_100_V01_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0000
                 iSTATE0 |                             0010 |                             0001
                  iSTATE |                             0100 |                             0010
*
                 iSTATE1 |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'FaultRey_VZ2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                  iSTATE |                               10 |                             1001
*
                 iSTATE1 |                               11 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'CBC_V1'
WARNING: [Synth 8-327] inferring latch for variable 'State10_14' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NEPCS_100_V01_PLD_xiongmao.v:1731]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'fsm1846F33CFF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'fsm1846F33BE100'
WARNING: [Synth 8-327] inferring latch for variable 'FIFO_Data_r_reg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/NewARM_comm202410/FifoSelZ.v:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
*
                    IDLE |                               01 |                             0001
                 RECVING |                               10 |                             1111
               FRAME_END |                               11 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'NEPCS_3000_S7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EntryState_reg' using encoding 'one-hot' in module 'NEPCS_3000_S7'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tx_state_reg' in module 'fsm184075DCA901'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |mmcm0_clk_wiz__GC0         |           1|         6|
|2     |ARM_commZJ__GC0            |           1|     17120|
|3     |NEPCS_100_V01_PLD__GB0     |           1|     31012|
|4     |NEPCS_100_V01_PLD__GB1     |           1|      8464|
|5     |InvControlLoop3L_V40b__GB0 |           1|     27340|
|6     |InvControlLoop3L_V40b__GB1 |           1|     19301|
|7     |InvControlLoop3L_V40b__GB2 |           1|     13024|
|8     |InvControlLoop3L_V40b__GB3 |           1|     13829|
|9     |NEPCS_3000_S7__GCB0        |           1|     28547|
|10    |NEPCS_3000_S7__GCB1        |           1|      8828|
|11    |NEPCS_3000_S7__GCB2        |           1|     11421|
|12    |NEPCS_3000_S7__GCB3        |           1|     12984|
|13    |NEPCS_3000_S7__GCB4        |           1|     40410|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 5     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     30 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 6     
	   3 Input     25 Bit       Adders := 1     
	   4 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 9     
	   2 Input     23 Bit       Adders := 6     
	   4 Input     23 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 6     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 9     
	   4 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 6     
	   3 Input     17 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 26    
	   2 Input     16 Bit       Adders := 39    
	   4 Input     16 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 13    
	   2 Input     13 Bit       Adders := 35    
	   2 Input     12 Bit       Adders := 112   
	   3 Input     12 Bit       Adders := 14    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 27    
	   3 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 132   
	   3 Input      8 Bit       Adders := 17    
	  17 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 38    
	   3 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 19    
	   2 Input      2 Bit       Adders := 21    
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               38 Bit    Registers := 3     
	               37 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               30 Bit    Registers := 25    
	               28 Bit    Registers := 30    
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 119   
	               23 Bit    Registers := 11    
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 42    
	               16 Bit    Registers := 420   
	               14 Bit    Registers := 32    
	               13 Bit    Registers := 21    
	               12 Bit    Registers := 618   
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 158   
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 612   
+---Multipliers : 
	                16x32  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 2     
	             144K Bit         RAMs := 2     
	              12K Bit         RAMs := 2     
	               8K Bit         RAMs := 11    
	               6K Bit         RAMs := 8     
	               4K Bit         RAMs := 2     
	               3K Bit         RAMs := 20    
	             1024 Bit         RAMs := 1     
	               1K Bit         RAMs := 9     
	              384 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 5     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 3     
	   9 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input     30 Bit        Muxes := 26    
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 9     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 29    
	   2 Input     24 Bit        Muxes := 191   
	   2 Input     23 Bit        Muxes := 9     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 31    
	   2 Input     18 Bit        Muxes := 26    
	   2 Input     17 Bit        Muxes := 40    
	 115 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 356   
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	  87 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  99 Input     16 Bit        Muxes := 9     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 26    
	   2 Input     13 Bit        Muxes := 90    
	   4 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1967  
	   2 Input     11 Bit        Muxes := 27    
	   2 Input     10 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 88    
	   4 Input      8 Bit        Muxes := 1     
	 115 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  87 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	  24 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 111   
	   3 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1102  
	  10 Input      1 Bit        Muxes := 10    
	 116 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 36    
	  18 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NEPCS_3000_S7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	  17 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 15    
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 30    
	   3 Input     16 Bit        Muxes := 1     
	  87 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  87 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   4 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 1     
Module DPRAMZ__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAMZ 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module DPRAM_LONG_Z__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module DPRAM_LONG_Z 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module ARM_commZJ 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 260   
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	 115 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	 115 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 273   
	  10 Input      1 Bit        Muxes := 1     
	 116 Input      1 Bit        Muxes := 1     
Module AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module AverFilterP32Ch16_V10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 16    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 17    
	   3 Input      7 Bit        Muxes := 1     
Module AdSubZero_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module AdSubZero_V1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module SimpleDualPortRAM_512x24b 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module RMSP64Ch8_V10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     30 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 8     
	               24 Bit    Registers := 9     
	               12 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 26    
	   2 Input     12 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 3     
Module SimpleDualPortRAM_256x24b__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module RMSP64Ch4_V10__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 3     
Module SimpleDualPortRAM_256x24b 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module RMSP64Ch4_V10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 3     
Module MulMpy_V10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 32    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 63    
Module SimpleDualPortRAM_generic__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module AverFilterP32Ch8_V10__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module AverFilterP128Ch8_V11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module MulMpy_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 32    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 63    
Module SimpleDualPortRAM_generic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SimpleDualPortRAM_singlebit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module SimpleDualPortRAM_singlebit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module AnalogMonitorWarn_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 53    
Module AnalogMonitor_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 48    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 96    
	   2 Input     12 Bit        Muxes := 106   
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
Module InsVoltCurrMonitor_V21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 36    
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Abs_b12_V3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module Abs_b12_V3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module IsLandDetectLogic_V30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module PhaseSequenceDetect_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module Temp2DrvLogic_V12_3L 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CBC_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module CBC_V1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module CBC_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module FaultRey_VZ2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module StateOnCheck_CH8_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 8     
Module RelayPulseCtrl_CH4_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module BitFilter_V11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
Module BitFilter_VC1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module IGBTErrChk__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module IGBTErrChk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FrequencyMonitor_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module CabinetHeatOV_V10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module OnDelay4s_V11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module NEPCS_100_V01_PLD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 31    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 44    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module LoadMabc_VZ3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module RR_VZ1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module RR_VZ1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module RR_VZ1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module RR_VZ1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module LmtB16_V1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module LmtB16_V1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module Msel_V1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module Msel_V1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module Msel_V1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module APWMTimeK24_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module APWMTimeK24_V1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module APWMTimeK24_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module PWMTime_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PWMTime_V1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PWMTime_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SimpleDualPortRAM_generic__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module InvControlLoop3L_V40b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 4     
	   3 Input     35 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 3     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 7     
	   2 Input     22 Bit       Adders := 1     
	   4 Input     19 Bit       Adders := 5     
	   2 Input     19 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 11    
	   3 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 49    
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 36    
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 22    
	   3 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               30 Bit    Registers := 9     
	               28 Bit    Registers := 14    
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 72    
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 307   
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 31    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 104   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 13    
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 8     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 13    
	   2 Input     24 Bit        Muxes := 110   
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 45    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 56    
	   2 Input     12 Bit        Muxes := 1004  
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 42    
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 136   
Module SimpleDualPortRAM_generic__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module GridPll_V20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 24    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                16x32  Multipliers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 11    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 77    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module SimpleDualPortRAM_512x16b__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module AverFilterP128Ch4_V11__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module fPuQ_VZ5T 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 34    
Module FreqActivePower_VZ5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module NegPro_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module XvrtIq_VZ6T 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 12    
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 19    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 59    
	   2 Input      1 Bit        Muxes := 5     
Module AddSub_b16_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
Module SimpleDualPortRAM_generic__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module AverFilterP128Ch4_V10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module SimpleDualPortRAM_generic__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module IsLandDetect_V10_block 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SoftStartChn1b12_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SinTab8192_V11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module rom__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SinTab8192_V11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module rom__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NegSeqPhaseAdj_V11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module PrdDelay256V2_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Pulse50x1_V1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module SimpleDualPortRAM_generic__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	             144K Bit         RAMs := 1     
Module AverFilter8192P_b18_V1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sub_18to16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module SimpleDualPortRAM_generic__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	             144K Bit         RAMs := 1     
Module AverFilter8192P_b18_V1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module AddSub_b16_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
Module UI_PQ_V1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     25 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 10    
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module ABC2DQ_V10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 79    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 211   
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module IacLmt_VZ1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 10    
Module SimpleDualPortRAM_generic__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module AverFilterP32Ch8_V10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
Module LmtB16_V1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module FiberToCarrySync_V10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module SinTab8192_V11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AnpcPwmErrChk__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module AnpcPwmErrChk__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module AnpcPwmErrChk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module OffDly_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module URef_V1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
Module OnDelay2s_V11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
Module NEPCS_100_V01_FSM 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     34 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module BitFilterCh2_V11a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module PulseSource_V16Z 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 5     
+---Registers : 
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
Module ClkPulse_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module FifoSelZ__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FifoSelZ 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	  99 Input     16 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  99 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleDualPortRAM_generic__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module L3_UnB_Z13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 8     
Module SimpleDualPortRAM_512x16b 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module AverFilterP128Ch4_V11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     23 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module PluseV1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module PluseV1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module AD7607Drv_VZ10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AverFilter8192P_b18_V1_inst2/Unit_Delay54_out1_reg' into 'AverFilter8192P_b18_V1_inst/Unit_Delay54_out1_reg' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilter8192P_b18_V1.v:92]
WARNING: [Synth 8-6014] Unused sequential element AverFilter8192P_b18_V1_inst2/Unit_Delay54_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/AverFilter8192P_b18_V1.v:92]
INFO: [Synth 8-5544] ROM "m_sel_r0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TxBuf130" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
WARNING: [Synth 8-3917] design NEPCS_3000_S7 has port Test_Pin2 driven by constant 0
WARNING: [Synth 8-3917] design NEPCS_3000_S7 has port Test_Pin3 driven by constant 0
WARNING: [Synth 8-6014] Unused sequential element PrdDelay256V2_0_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/data_int_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/SimpleDualPortRAM_generic.v:51]
WARNING: [Synth 8-6014] Unused sequential element PrdDelay256V2_0_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[3]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[6]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State5_reg_reg[12]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[10]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[11]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[12]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State1_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/\State1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_VC1/Unit_Delay4_out1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay4_out1_reg)
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[3]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[5]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[6]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[7]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State5_reg[12]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[10]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[11]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[11]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[12]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[12]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State1_reg[1]'
WARNING: [Synth 8-3332] Sequential element (PrefZeroSet_reg) is unused and will be removed from module FaultRey_VZ2.
WARNING: [Synth 8-3332] Sequential element (signal1_reg) is unused and will be removed from module StateOnCheck_CH8_V10.
WARNING: [Synth 8-3332] Sequential element (signal1_4_reg) is unused and will be removed from module StateOnCheck_CH8_V10.
WARNING: [Synth 8-3332] Sequential element (signal1_8_reg) is unused and will be removed from module StateOnCheck_CH8_V10.
WARNING: [Synth 8-3332] Sequential element (signal1_12_reg) is unused and will be removed from module StateOnCheck_CH8_V10.
WARNING: [Synth 8-3332] Sequential element (signal1_16_reg) is unused and will be removed from module StateOnCheck_CH8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay4_out1_reg) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay4_out1_reg) is unused and will be removed from module BitFilter_VC1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg) is unused and will be removed from module BitFilter_VC1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay43_out1_reg[2]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay43_out1_reg[1]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay43_out1_reg[0]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay4_out1_reg) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[15]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[14]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[13]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[12]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[11]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[10]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[9]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[8]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[7]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[6]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[5]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[4]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[3]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[2]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[1]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[0]) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay121_out1_reg) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay122_out1_reg) is unused and will be removed from module CabinetHeatOV_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay23_out1_reg) is unused and will be removed from module CabinetHeatOV_V10.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_16/\SinTab8192_Inst2/SinTab8192_V11_Inst/Unit_Delay1_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/i_3/\SinTab8192_Inst/SinTab8192_V11_Inst/Unit_Delay1_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\AverFilter8192P_b18_V1_inst2/Unit_Delay57_out1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\AverFilter8192P_b18_V1_inst/Unit_Delay54_out1_reg )
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[0]' (FDE) to 'i_1/TxBuf15_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[1]' (FDE) to 'i_1/TxBuf15_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[2]' (FDE) to 'i_1/TxBuf15_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[3]' (FDE) to 'i_1/TxBuf15_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[4]' (FDE) to 'i_1/TxBuf15_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[5]' (FDE) to 'i_1/TxBuf15_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/TxBuf15_reg[6]' (FDE) to 'i_1/TxBuf15_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\TxBuf15_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\SinTab8192_Inst/RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\SinTab8192_Inst/RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11] )
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg) is unused and will be removed from module dist_mem_gen_v8_0_12__4.
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]) is unused and will be removed from module dist_mem_gen_v8_0_12__4.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\SinTab8192_Inst2/RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\SinTab8192_Inst2/RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11] )
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg) is unused and will be removed from module dist_mem_gen_v8_0_12__3.
WARNING: [Synth 8-3332] Sequential element (synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11]) is unused and will be removed from module dist_mem_gen_v8_0_12__3.
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State5_reg_reg[3]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State5_reg[3]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[14]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[8]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[9]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[13]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[14]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State11_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State11_reg_reg[10]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State11_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State11_reg_reg[11]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State6_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State6_reg_reg[12]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State3_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/\State3_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[8]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[9]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[13]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[14]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[10]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[10]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[11]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State11_reg[11]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State6_reg[12]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State6_reg[12]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State3_reg[14]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[2]' (FDE) to 'NEPCS_100_V01_PLD_Insti_7/State12_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[2]' (FDCE) to 'NEPCS_100_V01_PLD_Insti_7/Err_Lock_State12_reg[4]'
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay21_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay21_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay21_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay25_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay25_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay25_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay34_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay34_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay34_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay19_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay19_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay19_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay30_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay30_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay30_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay32_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay32_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay32_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay17_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay17_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay17_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay28_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay28_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay28_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay13_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay13_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay13_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay15_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay15_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay15_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay9_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay9_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay9_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay11_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay11_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay11_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay3_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay3_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay3_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay7_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay7_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay7_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay1_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay1_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay1_out1_reg[7] )
INFO: [Synth 8-3886] merging instance 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay22_out1_reg[6]' (FDRE) to 'NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/Unit_Delay22_out1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_7/BitFilter_V11_Inst/\Unit_Delay22_out1_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Unit_Delay25_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay21_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay34_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay19_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay30_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay32_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay17_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay28_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay13_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay15_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay11_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay3_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay7_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay1_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[7]) is unused and will be removed from module BitFilter_V11.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst0/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst1/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst2/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst3/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst4/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst5/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst6/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst7/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DramInst8/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM FaultDramInstPWMW1/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM FaultDramInstPWMW2/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSMC_ADD_CHK_reg[9] )
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product8_out1, operation Mode is: A*B.
DSP Report: operator Product8_out1 is absorbed into DSP Product8_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product8_out1, operation Mode is: A*B.
DSP Report: operator Product8_out1 is absorbed into DSP Product8_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product8_out1, operation Mode is: A*B.
DSP Report: operator Product8_out1 is absorbed into DSP Product8_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'State0_reg_reg[2]' (FDE) to 'State0_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'State0_reg_reg[5]' (FDE) to 'State0_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'State0_reg_reg[8]' (FDE) to 'State0_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'State0_reg_reg[11]' (FDE) to 'State0_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'State0_reg_reg[14]' (FDE) to 'State4_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'State4_reg_reg[11]' (FDE) to 'State13_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\State13_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PhaseSequenceDetect_V10_Inst/i_3/\Unit_Delay2_out1_reg[0] )
INFO: [Synth 8-3886] merging instance 'Err_Lock_State0_reg[2]' (FDCE) to 'Err_Lock_State4_reg[11]'
INFO: [Synth 8-3886] merging instance 'Err_Lock_State0_reg[5]' (FDCE) to 'Err_Lock_State4_reg[11]'
INFO: [Synth 8-3886] merging instance 'Err_Lock_State0_reg[8]' (FDCE) to 'Err_Lock_State4_reg[11]'
INFO: [Synth 8-3886] merging instance 'Err_Lock_State0_reg[11]' (FDCE) to 'Err_Lock_State4_reg[11]'
INFO: [Synth 8-3886] merging instance 'Err_Lock_State0_reg[14]' (FDCE) to 'Err_Lock_State4_reg[11]'
INFO: [Synth 8-3886] merging instance 'Err_Lock_State4_reg[11]' (FDCE) to 'Err_Lock_State13_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (RMSP64Ch8_V10_Inst/\Unit_Delay22_out1_reg[11] )
WARNING: [Synth 8-3332] Sequential element (Unit_Delay78_out1_reg[0]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay76_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay77_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay19_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay20_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay21_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay22_out1_reg[11]) is unused and will be removed from module RMSP64Ch8_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay78_out1_reg[0]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay76_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay77_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10__1.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay78_out1_reg[0]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay76_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay77_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[10]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[9]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[8]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[7]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[6]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[5]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[4]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[3]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[2]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[1]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay6_out1_reg[0]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[10]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[9]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[8]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[7]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[6]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[5]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[4]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[3]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[2]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[1]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay8_out1_reg[0]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[11]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[10]) is unused and will be removed from module RMSP64Ch4_V10.
WARNING: [Synth 8-3332] Sequential element (Unit_Delay9_out1_reg[9]) is unused and will be removed from module RMSP64Ch4_V10.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\State4_reg_reg[12] )
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay4_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:220]
DSP Report: Generating DSP Pro28_2_out1, operation Mode is: A*B.
DSP Report: operator Pro28_2_out1 is absorbed into DSP Pro28_2_out1.
DSP Report: Generating DSP Pro14_1_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay4_out1_reg is absorbed into DSP Pro14_1_mul_temp.
DSP Report: operator Pro14_1_mul_temp is absorbed into DSP Pro14_1_mul_temp.
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay4_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:220]
DSP Report: Generating DSP Pro28_2_out1, operation Mode is: A*B.
DSP Report: operator Pro28_2_out1 is absorbed into DSP Pro28_2_out1.
DSP Report: Generating DSP Pro14_1_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay4_out1_reg is absorbed into DSP Pro14_1_mul_temp.
DSP Report: operator Pro14_1_mul_temp is absorbed into DSP Pro14_1_mul_temp.
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay4_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:220]
DSP Report: Generating DSP Pro28_2_out1, operation Mode is: A*B.
DSP Report: operator Pro28_2_out1 is absorbed into DSP Pro28_2_out1.
DSP Report: Generating DSP Pro14_1_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay4_out1_reg is absorbed into DSP Pro14_1_mul_temp.
DSP Report: operator Pro14_1_mul_temp is absorbed into DSP Pro14_1_mul_temp.
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay4_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/RR_VZ1.v:220]
DSP Report: Generating DSP Pro28_2_out1, operation Mode is: A*B.
DSP Report: operator Pro28_2_out1 is absorbed into DSP Pro28_2_out1.
DSP Report: Generating DSP Pro14_1_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay4_out1_reg is absorbed into DSP Pro14_1_mul_temp.
DSP Report: operator Pro14_1_mul_temp is absorbed into DSP Pro14_1_mul_temp.
DSP Report: Generating DSP Product_out1_1, operation Mode is: A*B.
DSP Report: operator Product_out1_1 is absorbed into DSP Product_out1_1.
DSP Report: Generating DSP Product12_out1_2, operation Mode is: A*B.
DSP Report: operator Product12_out1_2 is absorbed into DSP Product12_out1_2.
DSP Report: Generating DSP Product12_out1, operation Mode is: A*(B:0x2aa).
DSP Report: operator Product12_out1 is absorbed into DSP Product12_out1.
DSP Report: Generating DSP Product1_out1_1, operation Mode is: A*B.
DSP Report: operator Product1_out1_1 is absorbed into DSP Product1_out1_1.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_WavingDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Filter_Ram/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Filter_Ram_1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_4/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram_1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_5/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_6/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4471] merging register 'Unit_Delay74_out1_reg[11:0]' into 'Unit_Delay74_out1_reg[11:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:14171]
INFO: [Synth 8-4471] merging register 'Unit_Delay77_out1_reg[11:0]' into 'Unit_Delay77_out1_reg[11:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:13801]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay74_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:14171]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay77_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:13801]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay85_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:14350]
WARNING: [Synth 8-6014] Unused sequential element Unit_Delay62_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:16122]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_InvControlLoop3L_V40a/InvControlLoop3L_V40b.v:16344]
DSP Report: Generating DSP Product10_out1, operation Mode is: A*B.
DSP Report: operator Product10_out1 is absorbed into DSP Product10_out1.
DSP Report: Generating DSP Product7_out1_1, operation Mode is: A*B.
DSP Report: operator Product7_out1_1 is absorbed into DSP Product7_out1_1.
DSP Report: Generating DSP Product111_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay74_out1_reg is absorbed into DSP Product111_mul_temp.
DSP Report: operator Product111_mul_temp is absorbed into DSP Product111_mul_temp.
DSP Report: Generating DSP Product13_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay85_out1_reg is absorbed into DSP Product13_mul_temp.
DSP Report: operator Product13_mul_temp is absorbed into DSP Product13_mul_temp.
DSP Report: Generating DSP Product11_mul_temp, operation Mode is: A*B.
DSP Report: operator Product11_mul_temp is absorbed into DSP Product11_mul_temp.
DSP Report: Generating DSP Product6_out1, operation Mode is: A*B.
DSP Report: operator Product6_out1 is absorbed into DSP Product6_out1.
DSP Report: Generating DSP Product9_out1, operation Mode is: A*B.
DSP Report: operator Product9_out1 is absorbed into DSP Product9_out1.
DSP Report: Generating DSP Product8_out1, operation Mode is: A*B.
DSP Report: operator Product8_out1 is absorbed into DSP Product8_out1.
DSP Report: Generating DSP Add_add_temp, operation Mode is: C+A*B.
DSP Report: operator Add_add_temp is absorbed into DSP Add_add_temp.
DSP Report: operator Product_out1_2 is absorbed into DSP Add_add_temp.
DSP Report: Generating DSP Product7_out1, operation Mode is: A*B.
DSP Report: operator Product7_out1 is absorbed into DSP Product7_out1.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay62_out1_reg is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product12_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay77_out1_reg is absorbed into DSP Product12_mul_temp.
DSP Report: operator Product12_mul_temp is absorbed into DSP Product12_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay106_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay89_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay92_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay141_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay51_out1_1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay95_out1_reg[22] )
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[21]' (FDR) to 'Unit_Delay51_out1_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[21]' (FDR) to 'Unit_Delay141_out1_reg[21]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[20]' (FDR) to 'Unit_Delay51_out1_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[20]' (FDR) to 'Unit_Delay141_out1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[19]' (FDR) to 'Unit_Delay51_out1_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[19]' (FDR) to 'Unit_Delay141_out1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[18]' (FDR) to 'Unit_Delay51_out1_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[18]' (FDR) to 'Unit_Delay141_out1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[17]' (FDR) to 'Unit_Delay51_out1_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[17]' (FDR) to 'Unit_Delay141_out1_reg[17]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[16]' (FDR) to 'Unit_Delay51_out1_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[16]' (FDR) to 'Unit_Delay141_out1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[15]' (FDR) to 'Unit_Delay51_out1_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[15]' (FDR) to 'Unit_Delay141_out1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[14]' (FDR) to 'Unit_Delay51_out1_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[14]' (FDR) to 'Unit_Delay141_out1_reg[14]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[13]' (FDR) to 'Unit_Delay51_out1_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[13]' (FDR) to 'Unit_Delay141_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[12]' (FDR) to 'Unit_Delay51_out1_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[12]' (FDR) to 'Unit_Delay141_out1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[11]' (FDR) to 'Unit_Delay51_out1_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[11]' (FDR) to 'Unit_Delay141_out1_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[10]' (FDR) to 'Unit_Delay51_out1_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[10]' (FDR) to 'Unit_Delay141_out1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[9]' (FDR) to 'Unit_Delay51_out1_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[9]' (FDR) to 'Unit_Delay141_out1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[8]' (FDR) to 'Unit_Delay51_out1_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[8]' (FDR) to 'Unit_Delay141_out1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[7]' (FDR) to 'Unit_Delay51_out1_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[7]' (FDR) to 'Unit_Delay141_out1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[6]' (FDR) to 'Unit_Delay51_out1_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[6]' (FDR) to 'Unit_Delay141_out1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[5]' (FDR) to 'Unit_Delay51_out1_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay89_out1_reg[5]' (FDR) to 'Unit_Delay141_out1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Unit_Delay106_out1_reg[4]' (FDR) to 'Unit_Delay51_out1_1_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Product6_out1_1, operation Mode is: A*B.
DSP Report: operator Product6_out1_1 is absorbed into DSP Product6_out1_1.
DSP Report: operator Product6_out1_1 is absorbed into DSP Product6_out1_1.
DSP Report: Generating DSP Product6_out1_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product6_out1_1 is absorbed into DSP Product6_out1_1.
DSP Report: operator Product6_out1_1 is absorbed into DSP Product6_out1_1.
DSP Report: Generating DSP Product141_mul_temp, operation Mode is: A*B.
DSP Report: operator Product141_mul_temp is absorbed into DSP Product141_mul_temp.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_IFilter_Ram1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay29_out1_4_reg[22] )
DSP Report: Generating DSP Product131_mul_temp, operation Mode is: A*B.
DSP Report: operator Product131_mul_temp is absorbed into DSP Product131_mul_temp.
DSP Report: Generating DSP Product15_out1, operation Mode is: A*B.
DSP Report: operator Product15_out1 is absorbed into DSP Product15_out1.
DSP Report: Generating DSP Product14_mul_temp, operation Mode is: A*(B:0x93c).
DSP Report: operator Product14_mul_temp is absorbed into DSP Product14_mul_temp.
DSP Report: Generating DSP Product1_out1_3, operation Mode is: A*B.
DSP Report: operator Product1_out1_3 is absorbed into DSP Product1_out1_3.
DSP Report: Generating DSP Product_out1, operation Mode is: A*B.
DSP Report: operator Product_out1 is absorbed into DSP Product_out1.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_7/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2_3/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay51_out1_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unit_Delay1_out1_44_reg[7] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/Work_GridPll_V20/GridPll_V20.v:3130]
DSP Report: Generating DSP Product11_mul_temp, operation Mode is: A*B.
DSP Report: operator Product11_mul_temp is absorbed into DSP Product11_mul_temp.
DSP Report: Generating DSP Product6_mul_temp, operation Mode is: A*B.
DSP Report: operator Product6_mul_temp is absorbed into DSP Product6_mul_temp.
DSP Report: operator Product6_mul_temp is absorbed into DSP Product6_mul_temp.
DSP Report: Generating DSP Product6_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product6_mul_temp is absorbed into DSP Product6_mul_temp.
DSP Report: operator Product6_mul_temp is absorbed into DSP Product6_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A*(B:0x262).
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Add_out1_1, operation Mode is: C+A*B.
DSP Report: operator Add_out1_1 is absorbed into DSP Add_out1_1.
DSP Report: operator Product_out1_1 is absorbed into DSP Add_out1_1.
DSP Report: Generating DSP Mpyb32_1_out1, operation Mode is: A*B.
DSP Report: operator Mpyb32_1_out1 is absorbed into DSP Mpyb32_1_out1.
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:341]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_4_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:641]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_1_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:358]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_3_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/NegPro_V2.v:624]
DSP Report: Generating DSP Mpyb24_1_out1, operation Mode is: A*B.
DSP Report: operator Mpyb24_1_out1 is absorbed into DSP Mpyb24_1_out1.
DSP Report: Generating DSP Add_u25_1_add_temp, operation Mode is: C'+(A*B)'.
DSP Report: register s1z1_out1_1_reg is absorbed into DSP Add_u25_1_add_temp.
DSP Report: register s1z1_out1_reg is absorbed into DSP Add_u25_1_add_temp.
DSP Report: operator Mpyb24_1_out1 is absorbed into DSP Add_u25_1_add_temp.
DSP Report: operator Add_u25_1_add_temp is absorbed into DSP Add_u25_1_add_temp.
DSP Report: Generating DSP Product7_out1, operation Mode is: A*B.
DSP Report: operator Product7_out1 is absorbed into DSP Product7_out1.
DSP Report: Generating DSP Add_u25_2_add_temp, operation Mode is: C'+(A*B)'.
DSP Report: register s1z1_out1_3_reg is absorbed into DSP Add_u25_2_add_temp.
DSP Report: register s1z1_out1_4_reg is absorbed into DSP Add_u25_2_add_temp.
DSP Report: operator Mpyb24_1_out1 is absorbed into DSP Add_u25_2_add_temp.
DSP Report: operator Add_u25_2_add_temp is absorbed into DSP Add_u25_2_add_temp.
DSP Report: Generating DSP Product7_out1_1, operation Mode is: A*B.
DSP Report: operator Product7_out1_1 is absorbed into DSP Product7_out1_1.
INFO: [Synth 8-4471] merging register 's1z1_out1_4_reg[27:0]' into 's1z1_out1_4_reg[27:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1373]
INFO: [Synth 8-4471] merging register 's1z1_out1_9_reg[27:0]' into 's1z1_out1_9_reg[27:0]' [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1907]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_4_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1373]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_9_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1907]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_7_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1702]
WARNING: [Synth 8-6014] Unused sequential element s1z1_out1_8_reg was removed.  [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/sources_1/imports/src/new/XvrtIq_VZ6T.v:1723]
DSP Report: Generating DSP Addu24_4_sub_temp, operation Mode is: C+(A*B)'+1.
DSP Report: register s1z1_out1_4_reg is absorbed into DSP Addu24_4_sub_temp.
DSP Report: operator Mpyb28_1_out1 is absorbed into DSP Addu24_4_sub_temp.
DSP Report: operator Addu24_4_sub_temp is absorbed into DSP Addu24_4_sub_temp.
DSP Report: Generating DSP Product7_out1, operation Mode is: A*B.
DSP Report: operator Product7_out1 is absorbed into DSP Product7_out1.
DSP Report: Generating DSP Addu24_1_out1, operation Mode is: C'+(A*B)'.
DSP Report: register s1z1_out1_8_reg is absorbed into DSP Addu24_1_out1.
DSP Report: register s1z1_out1_7_reg is absorbed into DSP Addu24_1_out1.
DSP Report: operator Mpyb28_1_out1 is absorbed into DSP Addu24_1_out1.
DSP Report: operator Addu24_1_out1 is absorbed into DSP Addu24_1_out1.
DSP Report: Generating DSP p_1_out, operation Mode is: -C+A*B+1-1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator Product7_out1_1 is absorbed into DSP p_1_out.
DSP Report: Generating DSP Mpyb28_1_out1, operation Mode is: A*B.
DSP Report: operator Mpyb28_1_out1 is absorbed into DSP Mpyb28_1_out1.
DSP Report: Generating DSP Addu24_3_sub_temp, operation Mode is: C+(A*B)'+1.
DSP Report: register s1z1_out1_9_reg is absorbed into DSP Addu24_3_sub_temp.
DSP Report: operator Mpyb28_1_out1 is absorbed into DSP Addu24_3_sub_temp.
DSP Report: operator Addu24_3_sub_temp is absorbed into DSP Addu24_3_sub_temp.
DSP Report: Generating DSP Product7_out1_2, operation Mode is: A*B.
DSP Report: operator Product7_out1_2 is absorbed into DSP Product7_out1_2.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B2.
DSP Report: register Unit_Delay38_out1_1_reg is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP s1z1_out1_6_reg, operation Mode is: (A*B)'.
DSP Report: register s1z1_out1_6_reg is absorbed into DSP s1z1_out1_6_reg.
DSP Report: operator Product6_out1 is absorbed into DSP s1z1_out1_6_reg.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_WDelay_Ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x16b/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GridPll_V10_Inst/\Unit_Delay51_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LvrtIq_VZ6T_inst/\Unit_Delay51_out1_reg[22] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GridPll_V10_Inst/\s1z5_out1_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GridPll_V10_Inst/\s1z5_out1_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GridPll_V10_Inst/\s1z5_out1_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GridPll_V10_Inst/\s1z5_out1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AverFilterP128Ch4_V10_inst5ms_1/Unit_Delay57_out1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AverFilterP128Ch4_V11_Inst222/Unit_Delay57_out1_reg)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Product6_mul_temp, operation Mode is: A*B.
DSP Report: operator Product6_mul_temp is absorbed into DSP Product6_mul_temp.
DSP Report: Generating DSP Add_add_temp, operation Mode is: C+A*B.
DSP Report: operator Add_add_temp is absorbed into DSP Add_add_temp.
DSP Report: operator Product_out1 is absorbed into DSP Add_add_temp.
DSP Report: Generating DSP Product6_out1, operation Mode is: A*B.
DSP Report: operator Product6_out1 is absorbed into DSP Product6_out1.
DSP Report: Generating DSP Product1_out1, operation Mode is: A*B.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram1/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_UVctDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UI_PQ_V1_inst/\Unit_Delay58_out1_reg[6] )
DSP Report: Generating DSP Product6_out1, operation Mode is: A*B.
DSP Report: operator Product6_out1 is absorbed into DSP Product6_out1.
WARNING: [Synth 8-3917] design NEPCS_3000_S7__GCB3 has port p_1_out[0] driven by constant 0
WARNING: [Synth 8-3917] design NEPCS_3000_S7__GCB3 has port O140[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PulseSource_V15_Inst/i_3/\Unit_Delay4_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PulseSource_V15_Inst/i_0/\Unit_Delay13_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm_inst/\TRANSITION_Time_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SinTab8192_Inst3/\RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/ce_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SinTab8192_Inst3/\RomP8192_Inst/sintab_inst /U0/\synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PulseSource_V15_Inst/\Unit_Delay17_out1_reg[0] )
DSP Report: Generating DSP Product10_out1, operation Mode is: (D-A)*B.
DSP Report: operator Product10_out1 is absorbed into DSP Product10_out1.
DSP Report: operator AddS13_0_out1 is absorbed into DSP Product10_out1.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM L3_UnB_Z13_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM AverFilterP128Ch4_V11_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x16b/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\L3_UnB_Z13_inst/Unit_Delay57_out1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:27 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 198, Available = 180. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[2047]                                              | 2048x11       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[2047] | 2048x11       | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[2047] | 2048x11       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DPRAM_LONG_Z:                              | ram_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|DPRAM_LONG_Z:                              | ram_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized6: | ram_reg    | 64 x 18(READ_FIRST)    | W |   | 64 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_512x16b:                 | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized9: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7: | ram_reg    | 8 K x 18(READ_FIRST)   | W |   | 8 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|SimpleDualPortRAM_generic__parameterized7: | ram_reg    | 8 K x 18(READ_FIRST)   | W |   | 8 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_512x16b:                 | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                            | RTL Object                                                                        | Inference | Size (Depth x Width) | Primitives                  | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|NEPCS_3000_S7                                          | DramInst0/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst1/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst2/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst3/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst4/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst5/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst6/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst7/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst8/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch16_V10_Inst   | u_Simple_Dual_Port_RAM2/u_AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b/ram_reg | Implied   | 512 x 12             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch8_V10_Inst           | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x24b/ram_reg                       | Implied   | 512 x 24             | RAM64M x 64                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch4_V10_Inst           | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg                       | Implied   | 256 x 24             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch4_V10_Inst1          | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg                       | Implied   | 256 x 24             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch8_V10_Inst    | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 256 x 12             | RAM64M x 16                 | 
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch8_V10_Inst1   | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 1 K x 12             | RAM64M x 64                 | 
|AnalogMonitorWarn_V10_inst1                            | u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_singlebit/ram_reg                     | Implied   | 64 x 1               | RAM64X1D x 1                | 
|AnalogMonitorWarn_V10_inst1                            | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_singlebit/ram_reg                     | Implied   | 64 x 1               | RAM64X1D x 1                | 
|NEPCS_100_V01_PLD_Insti_6/AnalogMonitorWarn_V10_inst1  | u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg                        | Implied   | 64 x 16              | RAM64M x 6                  | 
|NEPCS_100_V01_PLD_Insti_6/PhaseSequenceDetect_V10_Inst | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 128 x 12             | RAM64M x 8                  | 
|NEPCS_100_V01_PLD_Insti_6/PhaseSequenceDetect_V10_Inst | u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 256 x 12             | RAM64M x 16                 | 
|InvControlLoop3L_V40b__GB3                             | u_Simple_Dual_Port_RAM2_9/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 32 x 12              | RAM32M x 2                  | 
|InvControlLoop3L_V40b__GB3                             | u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 8 x 12               | RAM32M x 2                  | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CabinetHeatOV_V10          | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NegSeqPhaseAdj_V11         | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch8_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch8_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch4_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch4_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch4_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RMSP64Ch4_V10              | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulMpy_V10                 | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulMpy_V10                 | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B2           | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B2           | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B2           | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RR_VZ1                     | A*B2           | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*(B:0x2aa)    | 14     | 11     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b__GB1 | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 25     | 12     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | C+A*B          | 12     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b__GB1 | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b__GB1 | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 25     | 12     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 25     | 12     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*(B:0x93c)    | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|InvControlLoop3L_V40b      | A*B            | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GridPll_V20                | A*B            | 25     | 12     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GridPll_V20                | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GridPll_V20                | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GridPll_V20                | A*(B:0x262)    | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GridPll_V20                | C+A*B          | 12     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|fPuQ_VZ5T                  | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NegPro_V2                  | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NegPro_V2                  | C'+(A*B)'      | 12     | 12     | 24     | -      | 25     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|NegPro_V2                  | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NegPro_V2                  | C'+(A*B)'      | 12     | 12     | 24     | -      | 25     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|NegPro_V2                  | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | C+(A*B)'+1     | 16     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|XvrtIq_VZ6T                | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | C'+(A*B)'      | 16     | 12     | 24     | -      | 24     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|XvrtIq_VZ6T                | -C+A*B+1-1     | 12     | 12     | 24     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | C+(A*B)'+1     | 16     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|XvrtIq_VZ6T                | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | A*B2           | 25     | 12     | -      | -      | 37     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|XvrtIq_VZ6T                | (A*B)'         | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|IsLandDetect_V10_block     | A*B            | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|UI_PQ_V1                   | A*B            | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ABC2DQ_V10                 | C+A*B          | 12     | 12     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|IacLmt_VZ1                 | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|IacLmt_VZ1                 | A*B            | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|URef_V1                    | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|L3_UnB_Z13                 | (D-A)*B        | 12     | 16     | -      | 12     | 29     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_9/FaultDramInstPWMW1/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ARM_comm_Insti_5/i_10/FaultDramInstPWMW2/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_0/u_UVctDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_1/u_WavingDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_2/u_Filter_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_4/u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_5/u_Simple_Dual_Port_RAM2_2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_6/u_Filter_Ram_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_7/u_Simple_Dual_Port_RAM2_4/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_8/u_UVctDelay_Ram1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_9/u_UVctDelay_Ram_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_10/u_Simple_Dual_Port_RAM2_5/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/i_11/u_Simple_Dual_Port_RAM2_6/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_dp/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_dp/i_1/u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_qp/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_qp/i_1/u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_dn/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_dn/i_1/u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_qn/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_8/RR_VZ1_qn/i_1/u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_10/i_0/u_IFilter_Ram1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_11/i_0/u_Simple_Dual_Port_RAM2_7/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_11/i_1/u_Simple_Dual_Port_RAM2_3/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance InvControlLoop_V40b_Insti_11/i_2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/GridPll_V10_Inst/i_1/u_Simple_Dual_Port_RAM2/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/GridPll_V10_Inst/i_2/u_UVctDelay_Ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/AverFilterP128Ch4_V11_Inst222/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x16b/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/AverFilterP128Ch4_V10_inst5ms_1/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/IsLandDetect_V10_block_Inst/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/i_/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/ABC2DQ_V10_INST/i_0/u_UVctDelay_Ram1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/ABC2DQ_V10_INST/i_24/u_UVctDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/AverFilterP32Ch8_V10_Inst/i_0/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/i_0/L3_UnB_Z13_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/i_13/AverFilterP128Ch4_V11_Inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x16b/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |mmcm0_clk_wiz__GC0         |           1|         6|
|2     |ARM_commZJ__GC0            |           1|     17104|
|3     |NEPCS_100_V01_PLD__GB0     |           1|     23622|
|4     |NEPCS_100_V01_PLD__GB1     |           1|      5260|
|5     |InvControlLoop3L_V40b__GB0 |           1|     21401|
|6     |InvControlLoop3L_V40b__GB1 |           1|     12941|
|7     |InvControlLoop3L_V40b__GB2 |           1|      8314|
|8     |InvControlLoop3L_V40b__GB3 |           1|      8698|
|9     |NEPCS_3000_S7__GCB0        |           1|     18467|
|10    |NEPCS_3000_S7__GCB1        |           1|      5848|
|11    |NEPCS_3000_S7__GCB2        |           1|      8033|
|12    |NEPCS_3000_S7__GCB3        |           1|      6513|
|13    |NEPCS_3000_S7__GCB4        |           1|     22381|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'g_clk'
WARNING: [Synth 8-565] redefining clock 'clk100m_mmcm0'
WARNING: [Synth 8-565] redefining clock 'CLK200M'
invalid command "get_generated_clocks CLK200M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK25M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
invalid command "get_generated_clocks CLK25M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
invalid command "get_generated_clocks CLK25M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 1401.152 ; gain = 1057.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NEPCS_100_V01_PLD_Insti_6/\State13_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (InvControlLoop_V40b_Insti_9/\Unit_Delay57_out1_7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (InvControlLoop_V40b_Insti_9/\Unit_Delay20_out1_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (InvControlLoop_V40b_Insti_9/Unit_Delay112_out1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (InvControlLoop_V40b_Insti_11/\Unit_Delay27_out1_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/i_3/\Unit_Delay32_out1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay30_out1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/IsLandDetect_V10_block_Inst/\Unit_Delay33_out1_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:38 ; elapsed = 00:06:46 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized7: | ram_reg    | 8 K x 18(READ_FIRST)   | W |   | 8 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|SimpleDualPortRAM_generic__parameterized7: | ram_reg    | 8 K x 18(READ_FIRST)   | W |   | 8 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_512x16b:                 | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized3: | ram_reg    | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized6: | ram_reg    | 64 x 18(READ_FIRST)    | W |   | 64 x 18(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized2: | ram_reg    | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_generic__parameterized9: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SimpleDualPortRAM_512x16b:                 | ram_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DPRAM_LONG_Z:                              | ram_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|DPRAM_LONG_Z:                              | ram_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|SimpleDualPortRAM_generic:                 | ram_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                            | RTL Object                                                                        | Inference | Size (Depth x Width) | Primitives                  | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch16_V10_Inst   | u_Simple_Dual_Port_RAM2/u_AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b/ram_reg | Implied   | 512 x 12             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch8_V10_Inst           | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_512x24b/ram_reg                       | Implied   | 512 x 24             | RAM64M x 64                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch4_V10_Inst           | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg                       | Implied   | 256 x 24             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/RMSP64Ch4_V10_Inst1          | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_256x24b/ram_reg                       | Implied   | 256 x 24             | RAM64M x 32                 | 
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch8_V10_Inst    | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 256 x 12             | RAM64M x 16                 | 
|NEPCS_100_V01_PLD_Insti_6/AverFilterP32Ch8_V10_Inst1   | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 1 K x 12             | RAM64M x 64                 | 
|AnalogMonitorWarn_V10_inst1                            | u_Simple_Dual_Port_RAM1/u_SimpleDualPortRAM_singlebit/ram_reg                     | Implied   | 64 x 1               | RAM64X1D x 1                | 
|AnalogMonitorWarn_V10_inst1                            | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_singlebit/ram_reg                     | Implied   | 64 x 1               | RAM64X1D x 1                | 
|NEPCS_100_V01_PLD_Insti_6/AnalogMonitorWarn_V10_inst1  | u_Simple_Dual_Port_RAM/u_SimpleDualPortRAM_generic/ram_reg                        | Implied   | 64 x 16              | RAM64M x 6                  | 
|NEPCS_100_V01_PLD_Insti_6/PhaseSequenceDetect_V10_Inst | u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg                       | Implied   | 128 x 12             | RAM64M x 8                  | 
|NEPCS_100_V01_PLD_Insti_6/PhaseSequenceDetect_V10_Inst | u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 256 x 12             | RAM64M x 16                 | 
|InvControlLoop3L_V40b__GB3                             | u_Simple_Dual_Port_RAM2_9/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 32 x 12              | RAM32M x 2                  | 
|InvControlLoop3L_V40b__GB3                             | u_Simple_Dual_Port_RAM2_8/u_SimpleDualPortRAM_generic/ram_reg                     | Implied   | 8 x 12               | RAM32M x 2                  | 
|NEPCS_3000_S7                                          | DramInst0/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst1/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst2/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst3/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst4/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst5/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst6/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst7/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
|NEPCS_3000_S7                                          | DramInst8/ram_reg                                                                 | Implied   | 1 K x 16             | RAM64X1D x 9  RAM64M x 45   | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |mmcm0_clk_wiz__GC0         |           1|         6|
|2     |NEPCS_100_V01_PLD__GB0     |           1|     22592|
|3     |NEPCS_100_V01_PLD__GB1     |           1|      5260|
|4     |InvControlLoop3L_V40b__GB0 |           1|     20770|
|5     |InvControlLoop3L_V40b__GB3 |           1|      7318|
|6     |NEPCS_3000_S7__GCB1        |           1|      5845|
|7     |NEPCS_3000_S7__GCB3        |           1|      6507|
|8     |NEPCS_3000_S7__GCB4        |           1|     20947|
|9     |NEPCS_3000_S7_GT9          |           1|       816|
|10    |partition__181__GD         |           1|       478|
|11    |NEPCS_3000_S7_GT0          |           1|     24709|
|12    |NEPCS_3000_S7_GT1          |           1|     33825|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_11/u_Simple_Dual_Port_RAM2_7/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/u_Simple_Dual_Port_RAM2_3/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_11/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/AverFilter8192P_b18_V1_inst2/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_UVctDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_WavingDelay_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Filter_Ram/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Filter_Ram_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_4/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_UVctDelay_Ram1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_UVctDelay_Ram_1/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_5/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/u_Simple_Dual_Port_RAM2_6/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/InvControlLoop_V40b_Inst/RR_VZ1_dp/u_Simple_Dual_Port_RAM2/u_SimpleDualPortRAM_generic/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-565] redefining clock 'g_clk'
WARNING: [Synth 8-565] redefining clock 'clk100m_mmcm0'
WARNING: [Synth 8-565] redefining clock 'CLK200M'
invalid command "get_generated_clocks CLK200M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK25M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
invalid command "get_generated_clocks CLK25M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
invalid command "get_generated_clocks CLK25M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
WARNING: [Synth 8-565] redefining clock 'g_clk'
WARNING: [Synth 8-565] redefining clock 'clk100m_mmcm0'
WARNING: [Synth 8-565] redefining clock 'CLK200M'
invalid command "get_generated_clocks CLK200M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK25M" at line 247 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 247 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:247]
invalid command "get_generated_clocks CLK25M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 248 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 248 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:248]
invalid command "get_generated_clocks CLK25M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
invalid command "get_generated_clocks CLK200M" at line 249 of file D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 249 of D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc. [D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.srcs/constrs_1/imports/xdc/io.xdc:249]
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_10' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_11' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_12' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_13' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_14' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_15' (RAMB36E1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_0_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_10' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_11' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_12' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_13' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_14' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
INFO: [Synth 8-223] decloning instance 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_15' (RAMB36E1_1) to 'i_16/ARM_comm_Inst/FaultDramInstPWMW2/ram_reg_1_9'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:09 ; elapsed = 00:07:40 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |mmcm0_clk_wiz__GC0         |           1|         6|
|2     |NEPCS_100_V01_PLD__GB0     |           1|     10201|
|3     |NEPCS_100_V01_PLD__GB1     |           1|      2579|
|4     |InvControlLoop3L_V40b__GB0 |           1|     10028|
|5     |InvControlLoop3L_V40b__GB3 |           1|      3936|
|6     |NEPCS_3000_S7__GCB1        |           1|      2869|
|7     |NEPCS_3000_S7__GCB3        |           1|      3545|
|8     |NEPCS_3000_S7__GCB4        |           1|      5273|
|9     |NEPCS_3000_S7_GT9          |           1|       476|
|10    |partition__181__GD         |           1|       128|
|11    |NEPCS_3000_S7_GT0          |           1|     12361|
|12    |NEPCS_3000_S7_GT1          |           1|     17777|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \ARM_comm_Inst/PWM_NoFault_reg_rep__0_n_0  is driving 56 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \ARM_comm_Inst/PWM_NoFault_reg_n_0  is driving 50 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ARM_comm_Inst/PWM_NoFault_reg_rep__1_n_0  is driving 56 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \ARM_comm_Inst/PWM_NoFault_reg_rep_n_0  is driving 46 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:29 ; elapsed = 00:08:01 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:30 ; elapsed = 00:08:01 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:38 ; elapsed = 00:08:09 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:38 ; elapsed = 00:08:10 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:40 ; elapsed = 00:08:11 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:40 ; elapsed = 00:08:12 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |CARRY4     |  3091|
|3     |DSP48E1    |    43|
|4     |DSP48E1_1  |    13|
|5     |DSP48E1_2  |     2|
|6     |DSP48E1_3  |     5|
|7     |DSP48E1_6  |     3|
|8     |DSP48E1_7  |     1|
|9     |LUT1       |  1770|
|10    |LUT2       |  5142|
|11    |LUT3       |  6304|
|12    |LUT4       |  5519|
|13    |LUT5       |  8850|
|14    |LUT6       | 13362|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |  1462|
|17    |MUXF8      |   348|
|18    |RAM32M     |     4|
|19    |RAM64M     |   630|
|20    |RAM64X1D   |    74|
|21    |RAMB18E1   |    31|
|22    |RAMB18E1_1 |     2|
|23    |RAMB18E1_2 |     1|
|24    |RAMB36E1   |    26|
|25    |RAMB36E1_1 |    26|
|26    |RAMB36E1_2 |     8|
|27    |FDCE       |   254|
|28    |FDRE       | 22360|
|29    |FDSE       |   113|
|30    |LD         |   145|
|31    |IBUF       |    58|
|32    |IOBUF      |     8|
|33    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+------------------------------------------------------+------+
|      |Instance                                                  |Module                                                |Cells |
+------+----------------------------------------------------------+------------------------------------------------------+------+
|1     |top                                                       |                                                      | 69705|
|2     |  mmcm0_inst                                              |mmcm0                                                 |     7|
|3     |    inst                                                  |mmcm0_clk_wiz                                         |     7|
|4     |  ABC2DQ_V10_INST                                         |ABC2DQ_V10                                            |  1535|
|5     |    u_UVctDelay_Ram                                       |SimpDualPortRAM_Wrapper_generic_112                   |    57|
|6     |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_115                         |    57|
|7     |    u_UVctDelay_Ram1                                      |SimpDualPortRAM_Wrapper_generic_113                   |    45|
|8     |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_114                         |    45|
|9     |  AD7607Drv_V10c_Inst                                     |AD7607Drv_VZ10                                        |  1560|
|10    |  ARM_comm_Inst                                           |ARM_commZJ                                            | 15596|
|11    |    DramInst0                                             |DPRAMZ                                                |   112|
|12    |    DramInst1                                             |DPRAMZ_103                                            |   120|
|13    |    DramInst2                                             |DPRAMZ_104                                            |   112|
|14    |    DramInst3                                             |DPRAMZ_105                                            |   112|
|15    |    DramInst4                                             |DPRAMZ_106                                            |   128|
|16    |    DramInst5                                             |DPRAMZ_107                                            |   112|
|17    |    DramInst6                                             |DPRAMZ_108                                            |   112|
|18    |    DramInst7                                             |DPRAMZ_109                                            |   112|
|19    |    DramInst8                                             |DPRAMZ_110                                            |   164|
|20    |    FaultDramInstPWMW1                                    |DPRAM_LONG_Z                                          |    86|
|21    |    FaultDramInstPWMW2                                    |DPRAM_LONG_Z_111                                      |    22|
|22    |  AddSub_b16_V1_inst                                      |AddSub_b16_V1                                         |    55|
|23    |  AddSub_b16_V1_inst222                                   |AddSub_b16_V1_0                                       |    19|
|24    |  AverFilter8192P_b18_V1_inst                             |AverFilter8192P_b18_V1                                |   161|
|25    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_generic__parameterized6_101   |    52|
|26    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized7_102         |    52|
|27    |  AverFilter8192P_b18_V1_inst2                            |AverFilter8192P_b18_V1_1                              |   215|
|28    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_generic__parameterized6       |    69|
|29    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized7             |    69|
|30    |  AverFilterP128Ch4_V10_inst5ms_1                         |AverFilterP128Ch4_V10                                 |   212|
|31    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_generic__parameterized3_99    |    62|
|32    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized3_100         |    62|
|33    |  AverFilterP128Ch4_V11_Inst                              |AverFilterP128Ch4_V11                                 |   307|
|34    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_512x16b_97                    |    78|
|35    |      u_SimpleDualPortRAM_512x16b                         |SimpleDualPortRAM_512x16b_98                          |    78|
|36    |  AverFilterP128Ch4_V11_Inst222                           |AverFilterP128Ch4_V11_2                               |   244|
|37    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_512x16b                       |    81|
|38    |      u_SimpleDualPortRAM_512x16b                         |SimpleDualPortRAM_512x16b                             |    81|
|39    |  AverFilterP32Ch8_V10_Inst                               |AverFilterP32Ch8_V10                                  |   338|
|40    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_generic_95                    |    67|
|41    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_96                          |    67|
|42    |  FiberToCarrySync_V10_Inst                               |FiberToCarrySync_V10                                  |   169|
|43    |  \FifoSelZ_for_wave[0].FifoSelZ_Inst                     |FifoSelZ                                              |    16|
|44    |  \FifoSelZ_for_wave[1].FifoSelZ_Inst                     |FifoSelZ_3                                            |    16|
|45    |  \FifoSelZ_for_wave[2].FifoSelZ_Inst                     |FifoSelZ_4                                            |    16|
|46    |  \FifoSelZ_for_wave[3].FifoSelZ_Inst                     |FifoSelZ_5                                            |    16|
|47    |  \FifoSelZ_for_wave[4].FifoSelZ_Inst                     |FifoSelZ_6                                            |    16|
|48    |  \FifoSelZ_for_wave[5].FifoSelZ_Inst                     |FifoSelZ_7                                            |    16|
|49    |  \FifoSelZ_for_wave[6].FifoSelZ_Inst                     |FifoSelZ_8                                            |    16|
|50    |  \FifoSelZ_for_wave[7].FifoSelZ_Inst                     |FifoSelZ_9                                            |    27|
|51    |  \FifoSelZ_for_wave[8].FifoSelZ_Inst                     |FifoSelZ_10                                           |    42|
|52    |  FreqActivePower_VZ1_insts                               |FreqActivePower_VZ5                                   |   140|
|53    |  GridPll_V10_Inst                                        |GridPll_V20                                           |  3523|
|54    |    u_Simple_Dual_Port_RAM2                               |SimpleDualPortRAM_generic__parameterized2_93          |    65|
|55    |    u_UVctDelay_Ram                                       |SimpleDualPortRAM_generic_94                          |    57|
|56    |    u_WDelay_Ram                                          |SimpleDualPortRAM_generic__parameterized6             |   248|
|57    |  IacLmt_VZ1_inst                                         |IacLmt_VZ1                                            |   234|
|58    |  InvControlLoop_V40b_Inst                                |InvControlLoop3L_V40b                                 | 23411|
|59    |    LmtB16_V1_INST_Discharge                              |LmtB16_V1_43                                          |     2|
|60    |    APWMTime_V1_InstA                                     |APWMTimeK24_V1                                        |   419|
|61    |    APWMTime_V1_InstB                                     |APWMTimeK24_V1_41                                     |   418|
|62    |    APWMTime_V1_InstC                                     |APWMTimeK24_V1_42                                     |   418|
|63    |    LmtB16_V1_INST_Charge                                 |LmtB16_V1                                             |     6|
|64    |    LoadMabc_VZ1_1                                        |LoadMabc_VZ3                                          |   137|
|65    |    PWMTime_V1_INSTA                                      |PWMTime_V1                                            |    70|
|66    |    PWMTime_V1_INSTB                                      |PWMTime_V1_44                                         |    70|
|67    |    PWMTime_V1_INSTC                                      |PWMTime_V1_45                                         |    70|
|68    |    RR_VZ1_dn                                             |RR_VZ1                                                |   296|
|69    |      u_Simple_Dual_Port_RAM1                             |SimpDualPortRAM_Wrapper_generic_89                    |     1|
|70    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_92                          |     1|
|71    |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic_90                    |    26|
|72    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_91                          |    26|
|73    |    RR_VZ1_dp                                             |RR_VZ1_46                                             |   330|
|74    |      u_Simple_Dual_Port_RAM1                             |SimpDualPortRAM_Wrapper_generic_85                    |     1|
|75    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_88                          |     1|
|76    |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic_86                    |    26|
|77    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_87                          |    26|
|78    |    RR_VZ1_qn                                             |RR_VZ1_47                                             |   369|
|79    |      u_Simple_Dual_Port_RAM1                             |SimpDualPortRAM_Wrapper_generic_81                    |     1|
|80    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_84                          |     1|
|81    |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic_82                    |    26|
|82    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_83                          |    26|
|83    |    RR_VZ1_qp                                             |RR_VZ1_48                                             |   386|
|84    |      u_Simple_Dual_Port_RAM1                             |SimpDualPortRAM_Wrapper_generic_77                    |     1|
|85    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_80                          |     1|
|86    |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic_78                    |    26|
|87    |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_79                          |    26|
|88    |    u_Filter_Ram                                          |SimpDualPortRAM_Wrapper_generic__parameterized2_49    |    89|
|89    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_76          |    89|
|90    |    u_Filter_Ram_1                                        |SimpDualPortRAM_Wrapper_generic__parameterized2_50    |   116|
|91    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_75          |   116|
|92    |    u_IFilter_Ram1                                        |SimpDualPortRAM_Wrapper_generic_51                    |    64|
|93    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_74                          |    64|
|94    |    u_Simple_Dual_Port_RAM2                               |SimpDualPortRAM_Wrapper_generic__parameterized2_52    |   145|
|95    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_73          |   129|
|96    |    u_Simple_Dual_Port_RAM2_1                             |SimpDualPortRAM_Wrapper_generic__parameterized3       |   128|
|97    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized3_72          |   128|
|98    |    u_Simple_Dual_Port_RAM2_2                             |SimpDualPortRAM_Wrapper_generic__parameterized2_53    |    71|
|99    |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_71          |    71|
|100   |    u_Simple_Dual_Port_RAM2_3                             |SimpDualPortRAM_Wrapper_generic_54                    |   117|
|101   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_70                          |   117|
|102   |    u_Simple_Dual_Port_RAM2_4                             |SimpDualPortRAM_Wrapper_generic__parameterized3_55    |   134|
|103   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized3_69          |   134|
|104   |    u_Simple_Dual_Port_RAM2_5                             |SimpDualPortRAM_Wrapper_generic_56                    |    77|
|105   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_68                          |    77|
|106   |    u_Simple_Dual_Port_RAM2_6                             |SimpDualPortRAM_Wrapper_generic__parameterized3_57    |   102|
|107   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized3             |   102|
|108   |    u_Simple_Dual_Port_RAM2_7                             |SimpDualPortRAM_Wrapper_generic__parameterized2_58    |    68|
|109   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_67          |    68|
|110   |    u_Simple_Dual_Port_RAM2_8                             |SimpDualPortRAM_Wrapper_generic__parameterized4       |    58|
|111   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized4             |    58|
|112   |    u_Simple_Dual_Port_RAM2_9                             |SimpDualPortRAM_Wrapper_generic__parameterized5       |    68|
|113   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized5             |    68|
|114   |    u_UVctDelay_Ram                                       |SimpDualPortRAM_Wrapper_generic__parameterized2_59    |    43|
|115   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic__parameterized2_66          |    43|
|116   |    u_UVctDelay_Ram1                                      |SimpDualPortRAM_Wrapper_generic_60                    |    49|
|117   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_65                          |    49|
|118   |    u_UVctDelay_Ram_1                                     |SimpDualPortRAM_Wrapper_generic_61                    |    49|
|119   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_64                          |    49|
|120   |    u_WavingDelay_Ram                                     |SimpDualPortRAM_Wrapper_generic_62                    |    45|
|121   |      u_SimpleDualPortRAM_generic                         |SimpleDualPortRAM_generic_63                          |    45|
|122   |  IsLandDetect_V10_block_Inst                             |IsLandDetect_V10_block                                |    63|
|123   |  LvrtIq_VZ6T_inst                                        |XvrtIq_VZ6T                                           |  1413|
|124   |  NEPCS_100_V01_PLD_Inst                                  |NEPCS_100_V01_PLD                                     | 12466|
|125   |    AnalogMonitorWarn_V10_inst1                           |AnalogMonitorWarn_V10                                 |   346|
|126   |      u_Simple_Dual_Port_RAM                              |SimpDualPortRAM_Wrapper_generic__parameterized1       |   257|
|127   |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic__parameterized1             |   257|
|128   |      u_Simple_Dual_Port_RAM1                             |SimpDualPortRAM_Wrapper_singlebit                     |     2|
|129   |        u_SimpleDualPortRAM_singlebit                     |SimpleDualPortRAM_singlebit_40                        |     2|
|130   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_singlebit_39                  |    14|
|131   |        u_SimpleDualPortRAM_singlebit                     |SimpleDualPortRAM_singlebit                           |    14|
|132   |    AnalogMonitor_V10_Inst                                |AnalogMonitor_V10                                     |  1974|
|133   |    AverFilterP32Ch16_V10_Inst                            |AverFilterP32Ch16_V10                                 |   873|
|134   |      u_Simple_Dual_Port_RAM2                             |AverFilterP32Ch16_V10_SimpDualPortRAM_Wrapper_512x12b |   242|
|135   |        u_AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b |AverFilterP32Ch16_V10_SimpleDualPortRAM_512x12b       |   242|
|136   |    AverFilterP32Ch8_V10_Inst                             |AverFilterP32Ch8_V10_19                               |   750|
|137   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic_37                    |   116|
|138   |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic_38                          |   116|
|139   |    AverFilterP32Ch8_V10_Inst1                            |AverFilterP128Ch8_V11                                 |   693|
|140   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic__parameterized0       |   222|
|141   |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic__parameterized0             |   222|
|142   |    BitFilter_V11_Inst                                    |BitFilter_V11                                         |   279|
|143   |    BitFilter_VC1                                         |BitFilter_VC1                                         |   125|
|144   |    CBC_V1_A                                              |CBC_V1                                                |    55|
|145   |    CBC_V1_B                                              |CBC_V1_20                                             |    55|
|146   |    CBC_V1_C                                              |CBC_V1_21                                             |    55|
|147   |    FaultRey_VZ2_inst                                     |FaultRey_VZ2                                          |   236|
|148   |    FrequencyMonitor_V10_Inst                             |FrequencyMonitor_V10                                  |   341|
|149   |    IGBTErr_A1                                            |IGBTErrChk                                            |    37|
|150   |    IGBTErr_A2                                            |IGBTErrChk_22                                         |    38|
|151   |    IGBTErr_A3                                            |IGBTErrChk_23                                         |    34|
|152   |    IGBTErr_A4                                            |IGBTErrChk_24                                         |    34|
|153   |    IGBTErr_B1                                            |IGBTErrChk_25                                         |    35|
|154   |    IGBTErr_B2                                            |IGBTErrChk_26                                         |    37|
|155   |    IGBTErr_B3                                            |IGBTErrChk_27                                         |    37|
|156   |    IGBTErr_B4                                            |IGBTErrChk_28                                         |    60|
|157   |    IGBTErr_C1                                            |IGBTErrChk_29                                         |    37|
|158   |    IGBTErr_C2                                            |IGBTErrChk_30                                         |    36|
|159   |    IGBTErr_C3                                            |IGBTErrChk_31                                         |    34|
|160   |    IGBTErr_C4                                            |IGBTErrChk_32                                         |    36|
|161   |    IsLandDetectLogic_V30_Inst                            |IsLandDetectLogic_V30                                 |    38|
|162   |    MulMpy_V10Warn_Inst                                   |MulMpy_V10                                            |   403|
|163   |    MulMpy_V10_Inst                                       |MulMpy_V10_33                                         |   396|
|164   |    OnDelay4s_V11_Inst                                    |OnDelay4s_V11                                         |    84|
|165   |    PhaseSequenceDetect_V10_Inst                          |PhaseSequenceDetect_V10                               |   455|
|166   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_generic__parameterized2       |    95|
|167   |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic__parameterized2             |    95|
|168   |      u_Simple_Dual_Port_RAM2_1                           |SimpDualPortRAM_Wrapper_generic                       |   118|
|169   |        u_SimpleDualPortRAM_generic                       |SimpleDualPortRAM_generic                             |   118|
|170   |    RMSP64Ch4_V10_Inst                                    |RMSP64Ch4_V10                                         |   880|
|171   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_256x24b_35                    |   211|
|172   |        u_SimpleDualPortRAM_256x24b                       |SimpleDualPortRAM_256x24b_36                          |   211|
|173   |    RMSP64Ch4_V10_Inst1                                   |RMSP64Ch4_V10_34                                      |   771|
|174   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_256x24b                       |   214|
|175   |        u_SimpleDualPortRAM_256x24b                       |SimpleDualPortRAM_256x24b                             |   214|
|176   |    RMSP64Ch8_V10_Inst                                    |RMSP64Ch8_V10                                         |  1753|
|177   |      u_Simple_Dual_Port_RAM2                             |SimpDualPortRAM_Wrapper_512x24b                       |   354|
|178   |        u_SimpleDualPortRAM_512x24b                       |SimpleDualPortRAM_512x24b                             |   354|
|179   |    RelayPulseCtrl_CH4_V10_Inst                           |RelayPulseCtrl_CH4_V10                                |   151|
|180   |    StateOnCheck_CH8_V10_Inst                             |StateOnCheck_CH8_V10                                  |   240|
|181   |    Temp2DrvLogic_V12_Inst                                |Temp2DrvLogic_V12_3L                                  |    82|
|182   |  NegPro_V2_inst                                          |NegPro_V2                                             |   268|
|183   |  NegSeqPhaseAdj_V10_Inst                                 |NegSeqPhaseAdj_V11                                    |    83|
|184   |  OnDelay2s_V11_Inst                                      |OnDelay2s_V11                                         |    87|
|185   |  Pulse50x1_V1_inst                                       |Pulse50x1_V1                                          |    29|
|186   |  PulseSource_V15_Inst                                    |PulseSource_V16Z                                      |   378|
|187   |  PwmErrChk_INSTA                                         |AnpcPwmErrChk                                         |   339|
|188   |  PwmErrChk_INSTB                                         |AnpcPwmErrChk_11                                      |   334|
|189   |  PwmErrChk_INSTC                                         |AnpcPwmErrChk_12                                      |   330|
|190   |  SinTab8192_Inst                                         |SinTab8192__xdcDup__1                                 |   598|
|191   |    RomP8192_Inst                                         |RomP8192__xdcDup__1                                   |   390|
|192   |      sintab_inst                                         |sintab__4                                             |   387|
|193   |        U0                                                |dist_mem_gen_v8_0_12__4                               |   387|
|194   |          \synth_options.dist_mem_inst                    |dist_mem_gen_v8_0_12_synth_17                         |   387|
|195   |            \gen_rom.rom_inst                             |rom_18                                                |   387|
|196   |    SinTab8192_V11_Inst                                   |SinTab8192_V11_16                                     |   208|
|197   |  SinTab8192_Inst2                                        |SinTab8192__xdcDup__2                                 |   589|
|198   |    RomP8192_Inst                                         |RomP8192__xdcDup__2                                   |   390|
|199   |      sintab_inst                                         |sintab__3                                             |   387|
|200   |        U0                                                |dist_mem_gen_v8_0_12__3                               |   387|
|201   |          \synth_options.dist_mem_inst                    |dist_mem_gen_v8_0_12_synth_14                         |   387|
|202   |            \gen_rom.rom_inst                             |rom_15                                                |   387|
|203   |    SinTab8192_V11_Inst                                   |SinTab8192_V11_13                                     |   199|
|204   |  SinTab8192_Inst3                                        |SinTab8192                                            |   532|
|205   |    RomP8192_Inst                                         |RomP8192                                              |   387|
|206   |      sintab_inst                                         |sintab                                                |   387|
|207   |        U0                                                |dist_mem_gen_v8_0_12                                  |   387|
|208   |          \synth_options.dist_mem_inst                    |dist_mem_gen_v8_0_12_synth                            |   387|
|209   |            \gen_rom.rom_inst                             |rom                                                   |   387|
|210   |    SinTab8192_V11_Inst                                   |SinTab8192_V11                                        |   145|
|211   |  UI_PQ_V1_inst                                           |UI_PQ_V1                                              |   683|
|212   |  URef_V1_inst                                            |URef_V1                                               |   106|
|213   |  fPuQ_VZ5T_INST                                          |fPuQ_VZ5T                                             |   539|
|214   |  fsm_inst                                                |NEPCS_100_V01_FSM                                     |   352|
|215   |  uart_tx_inst1                                           |uart_tx                                               |   115|
|216   |  uart_uart_rx_inst1                                      |uart_rx                                               |   148|
+------+----------------------------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:40 ; elapsed = 00:08:12 . Memory (MB): peak = 1603.059 ; gain = 1259.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 559 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:46 ; elapsed = 00:07:54 . Memory (MB): peak = 1603.059 ; gain = 1008.992
Synthesis Optimization Complete : Time (s): cpu = 00:07:40 ; elapsed = 00:08:13 . Memory (MB): peak = 1603.059 ; gain = 1259.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5982 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 861 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 145 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 630 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 74 instances

INFO: [Common 17-83] Releasing license: Synthesis
944 Infos, 915 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:55 ; elapsed = 00:08:28 . Memory (MB): peak = 1603.059 ; gain = 1271.656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/XiongMao2025/SHR/20250305_JinYang_newADdrvToYiChunPWM/20250303_JinYang_newADdrv.runs/synth_1/NEPCS_3000_S7.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1603.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file NEPCS_3000_S7_utilization_synth.rpt -pb NEPCS_3000_S7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1603.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar  9 14:44:41 2025...
