$.extend(true,Report.tree_data,{"stmt":{"inst-71":{"id":"stmt_inst-71","text":"InterruptGen__1","icon":"generate-vhdl","a_attr":{"class":"jstree-excluded"},"children":[]}},"branch":{"inst-71":{"id":"branch_inst-71","text":"InterruptGen__1","icon":"generate-vhdl","a_attr":{"class":"jstree-excluded"},"children":[]}},"machine":{"inst-71":{"id":"machine_inst-71","text":"InterruptGen__1","icon":"generate-vhdl","a_attr":{"class":"jstree-excluded"},"children":[]}}});Report.cvg_data['inst-71'] ={"cvg":[],"source_per_item":{"inst-71":["./../../../SynthWorks/Dev/_osvvm/OsvvmLibraries/Common/TbInterrupt/testbench/TbAddressBusMemory.vhd",341]},"coverage":{"./../../../SynthWorks/Dev/_osvvm/OsvvmLibraries/Common/TbInterrupt/testbench/TbAddressBusMemory.vhd":{"stmt":{},"branch":{}}},"summary":{"statistics":[{"data":"Statement Coverage","status":"excluded","weight":1,"lmsg":"No statements","rhits":"63.157%"},{"data":"Statements","lhits":0.000,"ltotal":0.000,"rhits":12.000,"rtotal":19.000},{"data":"Subprograms","lhits":0.000,"ltotal":0.000,"rhits":0.000,"rtotal":0.000},{"data":"Branch Coverage","status":"excluded","weight":1,"lmsg":"No branches","rhits":"11.111%"},{"data":"Branch paths","lhits":0.000,"ltotal":0.000,"rhits":1.000,"rtotal":9.000},{"data":"Branches","lhits":0.000,"ltotal":0.000,"rhits":0.000,"rtotal":1.000}],"wa_local":"100.000%","wa_recursive":"37.134%"}};