<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ring_counter_frq.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="frq_div.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="frq_div.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="frq_div.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="frq_div1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="frq_div1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="frq_div1.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ring_counter_frq.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ring_counter_frq.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ring_counter_frq.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ring_counter_frq.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ring_counter_frq.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ring_counter_frq.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ring_counter_frq.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ring_counter_frq.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ring_counter_frq.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ring_counter_frq.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ring_counter_frq.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ring_counter_frq.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ring_counter_frq.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ring_counter_frq.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ring_counter_frq.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ring_counter_frq.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ring_counter_frq.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ring_counter_frq.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ring_counter_frq.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ring_counter_frq.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ring_counter_frq.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ring_counter_frq.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ring_counter_frq.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ring_counter_frq_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ring_counter_frq_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ring_counter_frq_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ring_counter_frq_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ring_counter_frq_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ring_counter_frq_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ring_counter_frq_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ring_counter_frq_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ring_counter_frq_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ring_counter_frq_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ring_counter_frq_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ring_counter_frq_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ring_counter_frq_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ring_counter_frq_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ring_counter_frq_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tf_frq_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_frq_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_ringcounter_frq_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tf_ringcounter_frq_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tf_ringcounter_frq_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_ringcounter_frq_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671440771" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671440771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671449424" xil_pn:in_ck="-2493117485157312438" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1671449424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1671449203" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7958556383231017128" xil_pn:start_ts="1671449203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671449203" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="568943009088278624" xil_pn:start_ts="1671449203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440773" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3412265684198329767" xil_pn:start_ts="1671440773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671449424" xil_pn:in_ck="-2493117485157312438" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1671449424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1671449426" xil_pn:in_ck="-2493117485157312438" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4594607968029916468" xil_pn:start_ts="1671449424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1671449426" xil_pn:in_ck="-662616006194486383" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4061439961128805841" xil_pn:start_ts="1671449426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6217965170318330630" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3412265684198329767" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8982618689960136626" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321283409826" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671440485" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5810275146298598543" xil_pn:start_ts="1671440485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671514938" xil_pn:in_ck="-8247587559838520197" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8532467765143299961" xil_pn:start_ts="1671514932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.lso"/>
      <outfile xil_pn:name="ring_counter_frq.ngc"/>
      <outfile xil_pn:name="ring_counter_frq.ngr"/>
      <outfile xil_pn:name="ring_counter_frq.prj"/>
      <outfile xil_pn:name="ring_counter_frq.stx"/>
      <outfile xil_pn:name="ring_counter_frq.syr"/>
      <outfile xil_pn:name="ring_counter_frq.xst"/>
      <outfile xil_pn:name="ring_counter_frq_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1671514938" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7709410189196341255" xil_pn:start_ts="1671514938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671514943" xil_pn:in_ck="-3016422280836934915" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8847147779525099963" xil_pn:start_ts="1671514938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.bld"/>
      <outfile xil_pn:name="ring_counter_frq.ngd"/>
      <outfile xil_pn:name="ring_counter_frq_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671514949" xil_pn:in_ck="-3016422280836934914" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4462116247430174241" xil_pn:start_ts="1671514943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.pcf"/>
      <outfile xil_pn:name="ring_counter_frq_map.map"/>
      <outfile xil_pn:name="ring_counter_frq_map.mrp"/>
      <outfile xil_pn:name="ring_counter_frq_map.ncd"/>
      <outfile xil_pn:name="ring_counter_frq_map.ngm"/>
      <outfile xil_pn:name="ring_counter_frq_map.xrpt"/>
      <outfile xil_pn:name="ring_counter_frq_summary.xml"/>
      <outfile xil_pn:name="ring_counter_frq_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671514963" xil_pn:in_ck="-9023448428228234985" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1671514949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.ncd"/>
      <outfile xil_pn:name="ring_counter_frq.pad"/>
      <outfile xil_pn:name="ring_counter_frq.par"/>
      <outfile xil_pn:name="ring_counter_frq.ptwx"/>
      <outfile xil_pn:name="ring_counter_frq.unroutes"/>
      <outfile xil_pn:name="ring_counter_frq.xpi"/>
      <outfile xil_pn:name="ring_counter_frq_pad.csv"/>
      <outfile xil_pn:name="ring_counter_frq_pad.txt"/>
      <outfile xil_pn:name="ring_counter_frq_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1671514971" xil_pn:in_ck="-3016422280836935046" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1671514963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.bgn"/>
      <outfile xil_pn:name="ring_counter_frq.bit"/>
      <outfile xil_pn:name="ring_counter_frq.drc"/>
      <outfile xil_pn:name="ring_counter_frq.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1671514971" xil_pn:in_ck="-3016422280836947900" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1671514971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671514963" xil_pn:in_ck="-3016422280836935046" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1671514959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ring_counter_frq.twr"/>
      <outfile xil_pn:name="ring_counter_frq.twx"/>
    </transform>
  </transforms>

</generated_project>
