Return-Path: <linux-s390+bounces-15277-lists+linux-s390=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-s390@lfdr.de
Delivered-To: lists+linux-s390@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id E327BC9F391
	for <lists+linux-s390@lfdr.de>; Wed, 03 Dec 2025 15:02:29 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 6DFF23A689B
	for <lists+linux-s390@lfdr.de>; Wed,  3 Dec 2025 14:02:11 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 740A7DF6C;
	Wed,  3 Dec 2025 14:02:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=ibm.com header.i=@ibm.com header.b="QzDyUn+D"
X-Original-To: linux-s390@vger.kernel.org
Received: from mx0b-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9B36C21A449;
	Wed,  3 Dec 2025 14:02:07 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.158.5
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1764770529; cv=none; b=BjADuAjj0tF4qMnn5ryukyPEEcYikdU5yqwpuMx23JDJDfUb+l6ZRr+94yw1zb+Hu84JYwcvamaDV9FgihcDK+XS/BUrEUs2/kw32D9ZCW+9ZAiJ1cr/yaI+nmae06znqco8ezKgZpm/fjnS3MZegxMvLdVAjuBr+nhoH8xvMYo=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1764770529; c=relaxed/simple;
	bh=ix5M1vaUKH/N9JB2LLVaXR6cWfNfPWFC7gYAawdvaSo=;
	h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References:
	 Content-Type:MIME-Version; b=Sh4ozUhAE/gzl/d3dl2H8nEvh7UPAs/Qhias6+hz1Bbu94YEBjoXjn3xyXcwPMLnpjywQTzZEu+fMAPFXFLza2i9U6PO+Wcsa3AgB7+lqRmjE/ejYr8RixUqP/gQid0kBbOXgg4lsbh7Vs3GIaoXr8iXSw7fELg6t6thNttN39g=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.ibm.com; spf=pass smtp.mailfrom=linux.ibm.com; dkim=pass (2048-bit key) header.d=ibm.com header.i=@ibm.com header.b=QzDyUn+D; arc=none smtp.client-ip=148.163.158.5
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.ibm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.ibm.com
Received: from pps.filterd (m0360072.ppops.net [127.0.0.1])
	by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5B3CbLfv007211;
	Wed, 3 Dec 2025 14:02:04 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc
	:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=pp1; bh=JSiLYt
	eBpUdxUnnSl/bhXoQzljz0nXji6BL5nat0IMs=; b=QzDyUn+DNQOvF25sKVssuD
	fJ5LGjgiNT0r/2BX7ckfFGX8FnUYVN1h7qKsCDatzXvOWRnVvNG/mdqXGy4UXy6e
	DcZvo6hepgHKu97rHg2nAn6giUKu5T6oOnp7OsjXC+cBok54Aaodra3yfXRRp3JG
	SfAPYKAprvWyUtfI952tT6eM21sOOY9mC3wNvQbWFtaMgqYE0ejJGf5AYGbBkkWf
	PkjbLm5/Wm+e9y8vI8poD9ytc6DVMCFfuHVCQcJVoDScEIii6ML762dwaFaUUuTM
	p1mgBjRh4BPSQKco22AFS5Hqwbir4gIdiGkm9QRDmx8HelR6NVATLFBMZ+bTlg1w
	==
Received: from ppma12.dal12v.mail.ibm.com (dc.9e.1632.ip4.static.sl-reverse.com [50.22.158.220])
	by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 4aqrg5jk6g-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Wed, 03 Dec 2025 14:02:03 +0000 (GMT)
Received: from pps.filterd (ppma12.dal12v.mail.ibm.com [127.0.0.1])
	by ppma12.dal12v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 5B3CLkNu024111;
	Wed, 3 Dec 2025 14:02:03 GMT
Received: from smtprelay06.fra02v.mail.ibm.com ([9.218.2.230])
	by ppma12.dal12v.mail.ibm.com (PPS) with ESMTPS id 4arb5sjhd1-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
	Wed, 03 Dec 2025 14:02:02 +0000
Received: from smtpav07.fra02v.mail.ibm.com (smtpav07.fra02v.mail.ibm.com [10.20.54.106])
	by smtprelay06.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 5B3E1xhE30212454
	(version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
	Wed, 3 Dec 2025 14:01:59 GMT
Received: from smtpav07.fra02v.mail.ibm.com (unknown [127.0.0.1])
	by IMSVA (Postfix) with ESMTP id 4A1532004D;
	Wed,  3 Dec 2025 14:01:59 +0000 (GMT)
Received: from smtpav07.fra02v.mail.ibm.com (unknown [127.0.0.1])
	by IMSVA (Postfix) with ESMTP id E646420043;
	Wed,  3 Dec 2025 14:01:58 +0000 (GMT)
Received: from [9.155.208.229] (unknown [9.155.208.229])
	by smtpav07.fra02v.mail.ibm.com (Postfix) with ESMTP;
	Wed,  3 Dec 2025 14:01:58 +0000 (GMT)
Message-ID: <455906b7226b66d7acbf3d4d940fbe920ddeabf3.camel@linux.ibm.com>
Subject: Re: [PATCH v7 2/2] s390/pci: Migrate s390 IRQ logic to IRQ domain
 API
From: Gerd Bayer <gbayer@linux.ibm.com>
To: Tobias Schumacher <ts@linux.ibm.com>, Heiko Carstens
 <hca@linux.ibm.com>,
        Vasily Gorbik <gor@linux.ibm.com>,
        Alexander Gordeev
 <agordeev@linux.ibm.com>,
        Christian Borntraeger	
 <borntraeger@linux.ibm.com>,
        Sven Schnelle <svens@linux.ibm.com>,
        Niklas
 Schnelle <schnelle@linux.ibm.com>,
        Gerald Schaefer
 <gerald.schaefer@linux.ibm.com>,
        Halil Pasic	 <pasic@linux.ibm.com>,
        Matthew Rosato <mjrosato@linux.ibm.com>,
        Thomas Gleixner	
 <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org, linux-s390@vger.kernel.org
Date: Wed, 03 Dec 2025 15:01:58 +0100
In-Reply-To: <DEOMT00FUY8M.2J9C1SM9BOTTH@linux.ibm.com>
References: <20251127-implement-msi-domain-v7-0-86c9a4837e8c@linux.ibm.com>
	 <20251127-implement-msi-domain-v7-2-86c9a4837e8c@linux.ibm.com>
	 <33d2feb221c2ca89a4d09876a00c40ed0a893118.camel@linux.ibm.com>
	 <DEOF3L4CJBHA.Q5OSQSIWCD0K@linux.ibm.com>
	 <7dea38f38180bd6b5305f72a366ef3df066000de.camel@linux.ibm.com>
	 <DEOMT00FUY8M.2J9C1SM9BOTTH@linux.ibm.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
User-Agent: Evolution 3.58.2 (3.58.2-1.fc43) 
Precedence: bulk
X-Mailing-List: linux-s390@vger.kernel.org
List-Id: <linux-s390.vger.kernel.org>
List-Subscribe: <mailto:linux-s390+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-s390+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-TM-AS-GCONF: 00
X-Proofpoint-ORIG-GUID: 296wam7qTiMW1IBf7UbpehNMzL6N28Pa
X-Authority-Analysis: v=2.4 cv=Ir0Tsb/g c=1 sm=1 tr=0 ts=693042db cx=c_pps
 a=bLidbwmWQ0KltjZqbj+ezA==:117 a=bLidbwmWQ0KltjZqbj+ezA==:17
 a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22
 a=6rGszE1mivvh1AXpNG0A:9 a=QEXdDO2ut3YA:10
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTI5MDAyMCBTYWx0ZWRfX0x/MCY9ulZHT
 h1GvAQBvErgvz2O7LzSCcuq+32M8qTIpSRV4HLKqbM9bMHk0BgdlueGd7/sMMK8o7M44Zzwxg5H
 GL1IxrwpG9bPOBeyAkE0Ou/5cj6A6LDfaqxHdw2xLN6Df0z9gfiekJ1NVPNg/raRKZwFlnANoX/
 +R/0mScO2AaWuxuH1OM5WjGH2pZT7G61Ops5xCp5bxvzXrSQsnPCNKwA9Ba3ECRzCsxgATO9q2E
 57y6YsLiV3cAVkWUGP+hES5//yu5CNjIutd+RNC7XwXCFPIa6CiAldg5nXi4MfSFLZfFg6BcjQY
 ewJJcKQEo+Sbhisjv/tIJeXCx9iCm+FMAEu/tx2ntOH0ub9SCdIcE2Asa3CLKSihhevia9JiyUS
 7IqUhx0pFjzEenH7DAqv3wCXSLJ2Gw==
X-Proofpoint-GUID: 296wam7qTiMW1IBf7UbpehNMzL6N28Pa
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49
 definitions=2025-12-03_01,2025-11-27_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 malwarescore=0 adultscore=0 impostorscore=0 clxscore=1015 priorityscore=1501
 bulkscore=0 spamscore=0 lowpriorityscore=0 suspectscore=0 phishscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.19.0-2510240000 definitions=main-2511290020

On Wed, 2025-12-03 at 14:55 +0100, Tobias Schumacher wrote:
> On Wed Dec 3, 2025 at 1:32 PM CET, Gerd Bayer wrote:
> > On Wed, 2025-12-03 at 08:53 +0100, Tobias Schumacher wrote:
> > > On Tue Dec 2, 2025 at 7:14 PM CET, Gerd Bayer wrote:
> > > > On Thu, 2025-11-27 at 16:07 +0100, Tobias Schumacher wrote:
> > > >   [ ... snip ... ]
> > > >=20
> > > > > diff --git a/arch/s390/pci/pci_irq.c b/arch/s390/pci/pci_irq.c
> > > > > index e73be96ce5fe6473fc193d65b8f0ff635d6a98ba..2ac0fab605a83a2f0=
6be6a0a68718e528125ced6 100644
> > > > > --- a/arch/s390/pci/pci_irq.c
> > > > > +++ b/arch/s390/pci/pci_irq.c
> > > > > @@ -290,146 +325,196 @@ static int __alloc_airq(struct zpci_dev *=
zdev, int msi_vecs,
> > > > >  	return 0;
> > > > >  }
> > > > > =20
> > > > > -int arch_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type=
)
> > > > > +bool arch_restore_msi_irqs(struct pci_dev *pdev)
> > > > >  {
> > > > > -	unsigned int hwirq, msi_vecs, irqs_per_msi, i, cpu;
> > > > >  	struct zpci_dev *zdev =3D to_zpci(pdev);
> > > > > -	struct msi_desc *msi;
> > > > > -	struct msi_msg msg;
> > > > > -	unsigned long bit;
> > > > > -	int cpu_addr;
> > > > > -	int rc, irq;
> > > > > =20
> > > > > +	zpci_set_irq(zdev);
> > > > > +	return true;
> > > > > +}
> > > > >=20
> > > >=20
> > > > It's always a little tricky to distinguish which code handles both =
MSI
> > > > and MSI-X or just MSI proper when routines have _msi_ in their name=
.
> > > > But apparently, both __pci_restore_msi_state() and
> > > > __pci_restore_msix_state() inside pci_restore_msi_state() do call
> > > > arch_restore_msi_irqs() - so life is good!
> > >=20
> > > Regarding arch_restore_msi_irqs() the main change in the patchset is
> > > that it is now also conditionally  called from zpci_reenable_device()=
.
>=20
> Right, sorry.=20
>=20
> > Sorry, I don't follow: This patch adds a conditional call to
> > zpci_set_irg() to zpci_reenable_device() - not arch_restore_msi_irqs().
> >=20
> > > This is becasue in the recovery case, __pci_restore_msix_state() does
> > > not call arch_restore_msi_irqs(), it exits directly at the beginning
> > > because dev->msix_enabled evaluates to false.
> >=20
> > Does that mean arch_restore_msi_irqs() is dead code?
> > After re-reading pci_save_state()/pci_restore_state(), it sounds as if
> > arch_restore_msi_irqs() may be useful afterall, with device drivers
> > that consider the MSI/MSI-X interrupt setup part of their save/restore
> > snapshot? And we just happen to have not executed any of those, maybe?
> >=20
> > So probably just leave it in.
>=20
> No, it's not dead code. After the zpcictl --reset-fw, MSI-X interrupts
> are shutdown before the pci_restore_state(), which is why
> arch_restore_msi_irqs() is not called. But a driver can still call
> pci_save_state() and pci_restore_state() without shutting down MSI IRQs
> before, in which case arch_restore_msi_irqs() is called.

Yes, that's the scenario that I thought of when I wrote that device
drivers (other than mlx5_core) may want to have their MSI/MSI-X
interrupt setup be restored through pci_restore_state()

> > > With the legacy API, IRQs are later re-enabled using
> > > arch_setup_msi_irqs(), which also registers the airq with the hw. Wit=
h
> > > the MSI parent domain, zpci_msi_prepare() would register the airq, bu=
t
> > > is not called in the recovery path. This is why it is now added to
> > > zpci_reenable_device()
> > >=20
> > >=20
> > > >   [ ... snip ... ]
> > > >=20
> > > > > +static void zpci_msi_domain_free(struct irq_domain *domain, unsi=
gned int virq,
> > > > > +				 unsigned int nr_irqs)
> > > > > +{
> > > > > +	struct irq_data *d;
> > > > > +	int i;
> > > > > =20
> > > > > -	return (zdev->msi_nr_irqs =3D=3D nvec) ? 0 : zdev->msi_nr_irqs;
> > > > > +	for (i =3D 0; i < nr_irqs; i++) {
> > > > > +		d =3D irq_domain_get_irq_data(domain, virq + i);
> > > > > +		irq_domain_reset_irq_data(d);
> > > >=20
> > > > Question: zpci_msi_alloc_domain() did modify airq data, can this be
> > > > left as is in zpci_msi_domain_free()?
> > >=20
> > > I was thinking about this myself and came to the conclusion that it i=
s
> > > fine. zpci_msi_domain_alloc() sets the ptr to the msi parent domain a=
nd
> > > data to the encoded hwirq. Both fields are only required in the IRQ
> > > handler.
> > > * When free() is called, the corresponding interrupt was already
> > >   deactivated by the hardware, so hardware shouldn't generate it
> > >   anymore anyway.
> > > * If, for whatever reason, hw still generates the interrupt,
> > >   generic_handle_domain_irq returns an error since the hwirq cannot b=
e
> > >   resolved.
> > > * If the IRQ gets allocated again, the fields are written again befor=
e
> > >   the IRQ is activated. The data written will even be the same
> > >   as it was before.
> >=20
> > Well, this is all assuming no further errors in the code...
> > I'd still vote to clean up airq resources when they are no longer
> > needed - just act defensively in case some weird (future) path still
> > tries to use these after they got put to rest - or you have to do some
> > post-mortem dump analysis and try to make sense of this "garbage".
>=20
> Ok, I can do that.
>=20
> > > >    [ ... snip ... ]
> > > > =20
> > > > > @@ -466,6 +551,7 @@ static int __init zpci_directed_irq_init(void=
)
> > > > >  		 * is only done on the first vector.
> > > > >  		 */
> > > > >  		zpci_ibv[cpu] =3D airq_iv_create(cache_line_size() * BITS_PER_=
BYTE,
> > > > > +					       AIRQ_IV_PTR |
> > > > >  					       AIRQ_IV_DATA |
> > > > >  					       AIRQ_IV_CACHELINE |
> > > > >  					       (!cpu ? AIRQ_IV_ALLOC : 0), NULL);
> > > >=20
> > > >=20
> > > > This looks very good to me already. Unfortunately, I was unable to
> > > > relieve my MSI vs. MSI-X anxiety regarding arch_restore_msi_irqs() =
with
> > > > a test since the only MSI-using PCI function (ISM) is not supportin=
g
> > > > PCI auto-recovery :(
> > > >=20
> > > > But a mlx5 VF now recovers just fine!
> > >=20
> > > Did my expanation above help with this?
> >=20
> > Yes, thank you. But I still would request to address the airq cleanup
> > in zpci_msi_domain_free().
>=20
> Ok, will do.

Thank you,
Gerd

