#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Mar 14 17:35:39 2020
# Process ID: 760
# Current directory: C:/ECE532/ECE532_Group5/camera_to_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2096 C:\ECE532\ECE532_Group5\camera_to_vga\camera_to_vga.xpr
# Log file: C:/ECE532/ECE532_Group5/camera_to_vga/vivado.log
# Journal file: C:/ECE532/ECE532_Group5/camera_to_vga\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/ECE532/ECE532_Group5/IP [current_project]
update_ip_catalog
update_ip_catalog
open_bd_design {C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset ) " }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System Clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_USED {true} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_25} CONFIG.CLK_OUT2_PORT {clk_50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {175.402} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_1]
endgroup
delete_bd_objs [get_bd_ports clk_25]
connect_bd_net [get_bd_pins clk_wiz_0/clk_25] [get_bd_pins ov7670_vga_0/clk25]
delete_bd_objs [get_bd_ports clk_50]
connect_bd_net [get_bd_pins clk_wiz_0/clk_50] [get_bd_pins debounce_0/clk]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
open_bd_design {C:/ECE532/ECE532_Group5/camera_to_vga/camera_to_vga.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
