Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemv3_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_systemv3/synthesis/submodules/nios_systemv3_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at seg7.v(18): extended using "x" or "z" File: C:/Users/sleisle/Desktop/ee371_winter17/seg7.v Line: 18
Warning (10030): Net "sendFromReg" at lab5TopLevel.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 18
Warning (10030): Net "plzSend" at lab5TopLevel.v(46) has no driver or initial value, using a default initial value '0' File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 46
Warning (10034): Output port "LEDR[5..2]" at lab5TopLevel.v(8) has no driver File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 8
Warning (13024): Output pins are stuck at VCC or GND
