From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Andrew Strelsky <ajs222@njit.edu>
Date: Sun, 18 Dec 2022 07:36:13 -0500
Subject: [PATCH] 4834: explicit stac and clac pcodeops

---
 Ghidra/Processors/x86/data/languages/ia.sinc | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/Ghidra/Processors/x86/data/languages/ia.sinc b/Ghidra/Processors/x86/data/languages/ia.sinc
index 565bbb4fc4..5fc4f9fa71 100644
--- a/Ghidra/Processors/x86/data/languages/ia.sinc
+++ b/Ghidra/Processors/x86/data/languages/ia.sinc
@@ -2171,7 +2171,8 @@ define pcodeop clflush;
 	clflush(m8);
 }
 
-:CLAC           is vexMode=0 & byte=0x0F; byte=0x01; byte=0xCA { AC = 0; }
+define pcodeop clac;
+:CLAC           is vexMode=0 & byte=0x0F; byte=0x01; byte=0xCA { clac(); AC = 0; }
 
 :CLC			is vexMode=0 & byte=0xf8						{ CF = 0; }
 :CLD			is vexMode=0 & byte=0xfc						{ DF = 0; }
@@ -3817,7 +3818,8 @@ define pcodeop skinit;
 :SMSW rm64      is $(LONGMODE_ON) & vexMode=0 & opsize=2 & byte=0xf; byte=0x01; rm64 & reg_opcode=4 ...  { rm64 = CR0; }
 @endif
 
-:STAC           is vexMode=0 & byte=0x0f; byte=0x01; byte=0xcb  { AC = 1; }
+define pcodeop stac;
+:STAC           is vexMode=0 & byte=0x0f; byte=0x01; byte=0xcb  { stac(); AC = 1; }
 :STC            is vexMode=0 & byte=0xf9                        { CF = 1; }
 :STD            is vexMode=0 & byte=0xfd                        { DF = 1; }
 # MFL:  AMD instruction
-- 
2.44.0

