Directory Contents
-------------------------------------------
1.  Optimized
  - HDL Source Files (VHDL and Verilog)
     - Contents of Simon and Cryptopack files are redacted
	- proj.tcl (Can generate proj.qsys file using command: qsys-script --script=proj.tcl)
	- README.txt
2.  Conventional
	- HDL Source Files (VHDL and Verilog)
	- Hex Files for memory components
	- proj.tcl (Can generate proj.qsys file using command: qsys-script --script=proj.tcl)
	- README.txt
