<?xml version="1.0" encoding="UTF-8"?>
<module>

  <signal mode="out" name="x" type="lilas.type.StdLogic" size="3"/>
  <signal mode="out" name="y" type="lilas.type.StdLogic" size="1"/>
  <signal mode="in" name="a" type="lilas.type.StdLogic" size="8"/>
 
  
  <code language="logic"><![CDATA[
	 x<=a[4:2]; // a Ã©tant sur 8 bits
  	 y<=a[3];
  
]]>   </code>

</module>
