/**
 * MockStm32f7xx_hal_tim.h
 * Some excerpts from stm32f7xx_hal_tim.h in STM32 HAL.
 * 
 *  Created on: Oct 17 2021
 *      Author: Liam Flaherty
 */

#ifndef MOCK_STM32F7xx_HAL_TIM_H_
#define MOCK_STM32F7xx_HAL_TIM_H_

#include <stdint.h>
#include <stddef.h>
#include "MockStm32f7xx_hal_def.h"

// ================== Define types ==================
/**
 * Taken directly from stm32f7xx_hal.h
 */
typedef struct
{
  uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
  uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
  uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
  uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
  uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
  uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
  uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
  uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
  uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
  uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
  uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
  uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
  uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
  uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
  uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
  uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
  uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
  uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
  uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
  uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
  uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
  uint32_t CCMR3;       /*!< TIM capture/compare mode register 3,      Address offset: 0x54 */
  uint32_t CCR5;        /*!< TIM capture/compare mode register5,       Address offset: 0x58 */
  uint32_t CCR6;        /*!< TIM capture/compare mode register6,       Address offset: 0x5C */
  uint32_t AF1;         /*!< TIM Alternate function option register 1, Address offset: 0x60 */
  uint32_t AF2;         /*!< TIM Alternate function option register 2, Address offset: 0x64 */
} TIM_TypeDef;

typedef struct
{
  TIM_TypeDef* Instance;
} TIM_HandleTypeDef;


// ================== Define methods ==================
/* Non-Blocking mode: Interrupt */
HAL_StatusTypeDef stubHAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);

// Replace real methods with mock stubs
#define HAL_TIM_Base_Start_IT stubHAL_TIM_Base_Start_IT

// ================== Mock control methods ==================
void mockSet_HAL_TIME_AllStatus(HAL_StatusTypeDef status);
void mockSet_HAL_TIM_Base_Start_IT(HAL_StatusTypeDef status);

#endif
