// Seed: 1843183280
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  logic id_3;
  genvar id_4;
  assign id_3 = id_0;
  type_12(
      id_0, id_1, id_3, 1'b0
  );
  logic id_5;
  logic id_6;
  defparam id_7.id_8 = id_6;
endmodule
