// Seed: 1527163728
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  supply1 id_3 = 1;
  tri id_4, id_5, id_6;
  assign id_2 = (-1);
  assign id_4 = 1;
  wire id_7;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    id_7 = 1,
    input wire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input wand id_5
);
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.id_3 = 0;
  wire id_8;
  not primCall (id_4, id_7);
endmodule
