stis:0.0638920235993
sizing:0.0451359780968
posynomial:0.0387915857567
transistor:0.0378559816296
wire:0.0305514791507
rd0:0.0201930555246
wiresizing:0.0193736367825
ch:0.0188865877808
transistors:0.015660310142
dominance:0.0150492037034
resistance:0.0142372117455
interconnect:0.0125223186752
delay:0.0108460246867
cdws:0.0100965277623
eqn:0.00996604822184
gate:0.00916119978177
lr:0.00836455497579
capacitance:0.00783046646001
driver:0.00755492219745
refinement:0.0072697483714
st:0.00714262956252
wires:0.00684490777511
simultaneous:0.00680747941575
sbws:0.00631032985143
dcc:0.00611799056289
rc:0.00608607939767
drivers:0.00568767095734
slope:0.0056839739713
interconnects:0.00498302411092
elmore:0.00474312325729
ch posynomial:0.0416554492696
the stis:0.0353440175621
and wire:0.0289771888116
wire sizing:0.0288954698222
dominance property:0.0265080131716
stis algorithm:0.0262842409482
effective resistance:0.0227211541471
local refinement:0.0209834815532
unit effective:0.020750716538
lr tight:0.0166005732304
the transistor:0.0165315212393
stis problem:0.0164097224396
posynomial programs:0.0164097224396
the dominance:0.0154638143178
transistor sizing:0.015147436098
sizing problem:0.0142970898321
transistor and:0.0142970898321
posynomial program:0.0138851497565
refinement operation:0.0138851497565
lower and:0.0129531259471
and upper:0.0126414757556
coefficient functions:0.0125524103337
slope model:0.0124504299228
transistors and:0.0119142415267
a transistor:0.0114112821216
general ch:0.0113605770735
upper bounds:0.0111167336361
stis problems:0.0110670488203
resistance rd0:0.0110670488203
tight lower:0.00988133681381
and wire sizing:0.0246374255319
the dominance property:0.0213337636821
unit effective resistance:0.0203623703955
the unit effective:0.0189079153672
ch posynomial programs:0.0173336829917
and upper bounds:0.0160842691366
the stis algorithm:0.0159990053107
ch posynomial program:0.0159990053107
lr tight lower:0.0159990053107
lower and upper:0.0153834343123
local refinement operation:0.0133336023013
general ch posynomial:0.0130900952542
dominance property for:0.0120002420712
the stis problem:0.0120002420712
effective resistance rd0:0.011635640226
tight lower and:0.0109100088187
the transistor sizing:0.0101811851977
dp slope model:0.0101811851977
the local refinement:0.0101000543176
delay trade off:0.00933352161094
wire sizing for:0.0091306200084
buffer and wire:0.00883754752786
area delay trade:0.00872673016949
the lr tight:0.00872673016949
transistors and wires:0.00872673016949
the step model:0.00872673016949
simple ch posynomial:0.00872673016949
posynomial programs and:0.00872673016949
driver and wire:0.00848556241451
the optimal solution:0.0077773662907
