LISTING FOR LOGIC DESCRIPTION FILE: MISC.pld                         Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Apr 13 17:11:50 2021

  1:Name     misc;
  2:PartNo   00 ;
  3:Date     2021-03-29 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  Tom Keddie ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10lcc;
 10:
 11:PIN 2  = CLK_IN;
 12:/* PIN 3  = NMI_N; */
 13:/* PIN 4  = A14; */
 14:/* PIN 5  = A13; */
 15:/* PIN 6  = A12; */
 16:PIN 7  = RESET;
 17:
 18:PIN 9 = DIV2;
 19:PIN 10 = DIV1;
 20:PIN 11 = DIV0;
 21:/* PIN 12 */
 22:/* PIN 13 = MEMRQ_N; */
 23:
 24:/* PIN 16 = IORQ_N; */
 25:
 26:/* PIN 17 = LCD_E; */
 27:/* PIN 18 = CLK_OUT; */
 28:/* PIN 19 = MATRIXCOL_R_CS_N; */
 29:/* PIN 20 = MATRIXCOL_G_CS_N; */
 30:/* PIN 21 = MATRIXROW_CS_N; */
 31:
 32:PIN 23 = COUNT0;
 33:PIN 24 = COUNT1;
 34:PIN 25 = COUNT2;
 35:PIN 26 = COUNT3;
 36:PIN 27 = COUNT4;
 37:
 38:FIELD div = [DIV2..DIV0];
 39:FIELD count   = [COUNT4..COUNT0];
 40:
 41:COUNT0.ar = !RESET;
 42:COUNT1.ar = !RESET;
 43:COUNT2.ar = !RESET;
 44:COUNT3.ar = !RESET;
 45:COUNT4.ar = !RESET;
 46:
 47:$define S00 'b'00000 
 48:$define S01 'b'00001
 49:$define S02 'b'00010
 50:$define S03 'b'00011
 51:$define S04 'b'00100
 52:$define S05 'b'00101
 53:$define S06 'b'00110

LISTING FOR LOGIC DESCRIPTION FILE: MISC.pld                         Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Apr 13 17:11:50 2021

 54:$define S07 'b'00111
 55:$define S08 'b'01000
 56:$define S09 'b'01001
 57:$define S0A 'b'01010
 58:$define S0B 'b'01011
 59:$define S0C 'b'01100
 60:$define S0D 'b'01101
 61:$define S0E 'b'01110
 62:$define S0F 'b'01111
 63:$define S10 'b'10000 
 64:$define S11 'b'10001
 65:$define S12 'b'10010
 66:$define S13 'b'10011
 67:$define S14 'b'10100
 68:$define S15 'b'10101
 69:$define S16 'b'10110
 70:$define S17 'b'10111
 71:$define S18 'b'11000
 72:$define S19 'b'11001
 73:$define S1A 'b'11010
 74:$define S1B 'b'11011
 75:$define S1C 'b'11100
 76:$define S1D 'b'11101
 77:$define S1E 'b'11110
 78:$define S1F 'b'11111
 79:
 80:Sequenced count {
 81:    present 'b'00000  
 82:          next 'b'00001;
 83:    present 'b'00001
 84:          next 'b'00010;
 85:    present 'b'00010
 86:          /* 24/3 = 8MHz */
 87:          if div:['d'0] next 'b'00000 ;
 88:          default next 'b'00011;
 89:    present 'b'00011
 90:          /* 24/4 = 6MHz */
 91:          if div:['d'0..1] next 'b'00000 ;
 92:          default next 'b'00100;
 93:    present 'b'00100
 94:          next 'b'00101;
 95:    present 'b'00101
 96:          /* 24/6 = 4MHz */
 97:          if div:['d'0..2] next 'b'00000 ;
 98:          default next 'b'00110;
 99:    present 'b'00110
100:          next 'b'00111;
101:    present 'b'00111
102:          /* 24/8 = 3MHz */
103:          if div:['d'0..3] next 'b'00000 ;
104:          default next 'b'01000;
105:    present 'b'01000
106:          next 'b'01001;
107:    present 'b'01001

LISTING FOR LOGIC DESCRIPTION FILE: MISC.pld                         Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Apr 13 17:11:50 2021

108:          /* 24/10 = 2.4MHz */
109:          if div:['d'0..4] next 'b'00000 ;
110:          default next 'b'01010;
111:    present 'b'01010
112:          next 'b'01011;
113:    present 'b'01011
114:          /* 24/12 = 2MHz */
115:          if div:['d'0..5] next 'b'00000 ;
116:          default next 'b'01100;
117:    present 'b'01100
118:          next 'b'01101;
119:    present 'b'01101
120:          next 'b'01110;
121:    present 'b'01110
122:          next 'b'01111;
123:    present 'b'01111
124:          next 'b'10000 ;
125:    present 'b'10000 
126:          next 'b'10001;
127:    present 'b'10001
128:          next 'b'10010;
129:    present 'b'10010
130:          next 'b'10011;
131:    present 'b'10011
132:          next 'b'10100;
133:    present 'b'10100
134:          next 'b'10101;
135:    present 'b'10101
136:          next 'b'10110;
137:    present 'b'10110
138:          next 'b'10111;
139:    present 'b'10111
140:          next 'b'11000;
141:    present 'b'11000
142:          next 'b'00000 ;
143:}
144:
145:count.sp = 'b'0;
146:



Jedec Fuse Checksum       (c5b9)
Jedec Transmit Checksum   (2437)
