{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556877715984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556877715984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 05:01:55 2019 " "Processing started: Fri May 03 05:01:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556877715984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877715984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGISTER_FILE_COMPLETE -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGISTER_FILE_COMPLETE -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877715984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556877716514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556877716514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877724399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5BIT_Register " "Found entity 1: 5BIT_Register" {  } { { "5BIT_Register.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/5BIT_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877724469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_File " "Found entity 1: REGISTER_File" {  } { { "REGISTER_File.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/REGISTER_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877724539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_2_TO_4 " "Found entity 1: DECODER_2_TO_4" {  } { { "decoder_2_to_4.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/decoder_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877724599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_5bit " "Found entity 1: mux4to1_5bit" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/mux4to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877724659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556877724689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decodera.v 1 1 " "Using design file seven_seg_decodera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decodera " "Found entity 1: seven_seg_decodera" {  } { { "seven_seg_decodera.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/seven_seg_decodera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556877724839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decodera seven_seg_decodera:inst " "Elaborating entity \"seven_seg_decodera\" for hierarchy \"seven_seg_decodera:inst\"" {  } { { "Final.bdf" "inst" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 552 752 904 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877724839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_converter.v 1 1 " "Using design file bcd_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/bcd_converter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556877724959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556877724959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:inst8 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:inst8\"" {  } { { "Final.bdf" "inst8" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 552 576 720 696 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877724959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_File REGISTER_File:inst13 " "Elaborating entity \"REGISTER_File\" for hierarchy \"REGISTER_File:inst13\"" {  } { { "Final.bdf" "inst13" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 552 80 360 712 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877724999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5BIT_Register REGISTER_File:inst13\|5BIT_Register:inst " "Elaborating entity \"5BIT_Register\" for hierarchy \"REGISTER_File:inst13\|5BIT_Register:inst\"" {  } { { "REGISTER_File.bdf" "inst" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/REGISTER_File.bdf" { { 160 616 784 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877725079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_2_TO_4 REGISTER_File:inst13\|DECODER_2_TO_4:inst9 " "Elaborating entity \"DECODER_2_TO_4\" for hierarchy \"REGISTER_File:inst13\|DECODER_2_TO_4:inst9\"" {  } { { "REGISTER_File.bdf" "inst9" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/REGISTER_File.bdf" { { 152 272 456 232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877725149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_5bit REGISTER_File:inst13\|mux4to1_5bit:inst11 " "Elaborating entity \"mux4to1_5bit\" for hierarchy \"REGISTER_File:inst13\|mux4to1_5bit:inst11\"" {  } { { "REGISTER_File.bdf" "inst11" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/REGISTER_File.bdf" { { 160 1032 1200 304 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877725199 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux4to1_5bit.v(14) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(14): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/mux4to1_5bit.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556877725199 "|Final|REGISTER_File:inst13|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux4to1_5bit.v(15) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(15): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/mux4to1_5bit.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556877725199 "|Final|REGISTER_File:inst13|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux4to1_5bit.v(16) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(16): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/mux4to1_5bit.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556877725199 "|Final|REGISTER_File:inst13|mux4to1_5bit:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux4to1_5bit.v(17) " "Verilog HDL Always Construct warning at mux4to1_5bit.v(17): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux4to1_5bit.v" "" { Text "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/mux4to1_5bit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556877725199 "|Final|REGISTER_File:inst13|mux4to1_5bit:inst11"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PR0_1\[1\] GND " "Pin \"PR0_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 576 904 1080 592 "PR0_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556877725790 "|Final|PR0_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR1_1\[1\] GND " "Pin \"PR1_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 736 904 1080 752 "PR1_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556877725790 "|Final|PR1_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR2_1\[1\] GND " "Pin \"PR2_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 896 904 1080 912 "PR2_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556877725790 "|Final|PR2_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PR3_1\[1\] GND " "Pin \"PR3_1\[1\]\" is stuck at GND" {  } { { "Final.bdf" "" { Schematic "U:/CprE281/FinalProject/REGISTER_FILE_COMPLETE/Final.bdf" { { 1056 904 1080 1072 "PR3_1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556877725790 "|Final|PR3_1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556877725790 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556877725860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556877726480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556877726480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556877726730 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556877726730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556877726730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556877726730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556877726800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 05:02:06 2019 " "Processing ended: Fri May 03 05:02:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556877726800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556877726800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556877726800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556877726800 ""}
