<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cFp_Vitis: ROLE/vision/hls/mem_test_flash/src/mem_test_flash.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cFp_Vitis
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Project that bridges the accelerated libraries of open source Xilinx Vitis to cloudFPGA platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('mem__test__flash_8hpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">mem_test_flash.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem__test__flash_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// *                             cloudFPGA</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// *            All rights reserved -- Property of IBM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// *----------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// * Title : Memory test in HSL using AXI DataMover </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// * Created : Dec. 2018</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// * Authors : Burkhard Ringlein (NGL@zurich.ibm.com)</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// * Devices : xcku060-ffva1156-2-i</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// * Tools   : Vivado v2017.4 (64-bit)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// * Depends : None</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef _MEM_TEST_H_</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define _MEM_TEST_H_</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;hls_stream.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;ap_int.h&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacehls.html">hls</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#afca9e9a9d7c663c749f8850a7f624e23">   33</a></span>&#160;<span class="preprocessor">#define FSM_IDLE 0</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a6a80874a85cdce027474de10656bc022">   34</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_CMD 1</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#aaa2bba8b1e0df622ee58bf24c2c9cd1f">   35</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_DATA 2</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a605fed932b9d69a031cfe0229ab293e3">   36</a></span>&#160;<span class="preprocessor">#define FSM_WR_PAT_STS 3</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a8f1385d4f031cda5e8f0fabff00fe5f9">   37</a></span>&#160;<span class="preprocessor">#define FSM_RD_PAT_CMD 4</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#abe4577849e775601005862a03aba58b4">   38</a></span>&#160;<span class="preprocessor">#define FSM_RD_PAT_DATA 5</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a12407152b05daae25b1e67d474f5bad0">   39</a></span>&#160;<span class="preprocessor">#define FSM_RD_PAT_STS 6</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a63692d1ab74afc649a83c59fd385703b">   40</a></span>&#160;<span class="preprocessor">#define FSM_WR_ANTI_CMD 7</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#ae03be45c7ac93d70c96458a0336926b9">   41</a></span>&#160;<span class="preprocessor">#define FSM_WR_ANTI_DATA 8</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a745fe16ae53f6f6214164f2d0662071f">   42</a></span>&#160;<span class="preprocessor">#define FSM_WR_ANTI_STS 9</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a08f3ee2a1f34a61cc5a2e4d0a7e8e4df">   43</a></span>&#160;<span class="preprocessor">#define FSM_RD_ANTI_CMD 10</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a24d085d66306c4f2d0a121651bf2a58f">   44</a></span>&#160;<span class="preprocessor">#define FSM_RD_ANTI_DATA 11</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a8c37a05af95bbbe3f92c16771d807f0d">   45</a></span>&#160;<span class="preprocessor">#define FSM_RD_ANTI_STS 12</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//#define FsmState uint8_t</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#abddecb1193a1c18e497c2ef7c244d447">   49</a></span>&#160;<span class="preprocessor">#define PHASE_IDLE 0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a1b54a008a31d2f2aa9ddea2b0e3708d5">   50</a></span>&#160;<span class="preprocessor">#define PHASE_RAMP_WRITE 1</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a81a2a6e5733689d61e136a748f465f94">   51</a></span>&#160;<span class="preprocessor">#define PHASE_RAMP_READ 2</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#aba04af59ef731c47faa8f9e41a0de90a">   52</a></span>&#160;<span class="preprocessor">#define PHASE_STRESS 3</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a6819d7a7f7e58e966fe68d3f0a395004">   55</a></span>&#160;<span class="preprocessor">#define MEM_START_ADDR 0x000000000 // Start address of user space in DDR4</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//#ifdef DEBUG</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//#define MEM_END_ADDR 0x2000 //DEBUG</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//#else</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//8GB </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//#define MEM_END_ADDR   0x1FFFFF000 // End address of user space in DDR4</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//4GB </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//#define MEM_END_ADDR   0xFFFFF000 // End address of user space in DDR4</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;dynamic.hpp&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a53597f30e3f6dd1e3203ec763e1ad9a9">   69</a></span>&#160;<span class="preprocessor">#define CHECK_CHUNK_SIZE 0x1000 //4 KiB</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a5271694a7cc76abd5bab694a628ae759">   70</a></span>&#160;<span class="preprocessor">#define BYTE_PER_MEM_WORD 64</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a78452fb5299db86b46297e78c0e5a8f4">   71</a></span>&#160;<span class="preprocessor">#define TRANSFERS_PER_CHUNK (CHECK_CHUNK_SIZE/BYTE_PER_MEM_WORD) //64</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//#define CYCLES_UNTIL_TIMEOUT 0xF4240</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="mem__test__flash_8hpp.html#a220e5c85e9d87c1354038c2476faf224">   75</a></span>&#160;<span class="preprocessor">#define CYCLES_UNTIL_TIMEOUT 0x1000</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * A generic unsigned AXI4-Stream interface used all over the cloudFPGA place.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> D&gt;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structAxis.html">   81</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structAxis.html">Axis</a> {</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structAxis.html#ac7329328c4d99368c2516784d255d2be">   82</a></span>&#160;  ap_uint&lt;D&gt;       <a class="code" href="structAxis.html#ac7329328c4d99368c2516784d255d2be">tdata</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structAxis.html#a70ff98e57cae21cb7c535c1b93ef87c4">   83</a></span>&#160;  ap_uint&lt;(D+7)/8&gt; tkeep;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structAxis.html#a030a09a016f27e6e54f54ecfc63665ed">   84</a></span>&#160;  ap_uint&lt;1&gt;       <a class="code" href="structAxis.html#a030a09a016f27e6e54f54ecfc63665ed">tlast</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">   85</a></span>&#160;  <a class="code" href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">Axis</a>() {}</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structAxis.html#a219b18ff7878b27688563fba9bffd204">   86</a></span>&#160;  <a class="code" href="structAxis.html#a219b18ff7878b27688563fba9bffd204">Axis</a>(ap_uint&lt;D&gt; single_data) : tdata((ap_uint&lt;D&gt;)single_data), tkeep(1), tlast(1) {}</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;};</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// AXI DataMover - Format of the command word (c.f PG022)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structDmCmd.html">   91</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDmCmd.html">DmCmd</a></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structDmCmd.html#a024995cf8602aa0392d6d1db86dac540">   93</a></span>&#160;  ap_uint&lt;23&gt;   <a class="code" href="structDmCmd.html#a024995cf8602aa0392d6d1db86dac540">btt</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structDmCmd.html#ad05e64b09eff181d033030f455d4580e">   94</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmCmd.html#ad05e64b09eff181d033030f455d4580e">type</a>;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structDmCmd.html#a0291caa9f6d168db742a9faa929ddd3f">   95</a></span>&#160;  ap_uint&lt;6&gt;    <a class="code" href="structDmCmd.html#a0291caa9f6d168db742a9faa929ddd3f">dsa</a>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structDmCmd.html#ade56f5431044f9a039112f3d4413611a">   96</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmCmd.html#ade56f5431044f9a039112f3d4413611a">eof</a>;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structDmCmd.html#a5815545d52e02caa3c892dd3caf67867">   97</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmCmd.html#a5815545d52e02caa3c892dd3caf67867">drr</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structDmCmd.html#ab8108a39f2708f018fdd3b6c181df671">   98</a></span>&#160;  ap_uint&lt;40&gt;   <a class="code" href="structDmCmd.html#ab8108a39f2708f018fdd3b6c181df671">saddr</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structDmCmd.html#a69d9d01c0ab3ccf1a46a868404a5e609">   99</a></span>&#160;  ap_uint&lt;4&gt;    <a class="code" href="structDmCmd.html#a69d9d01c0ab3ccf1a46a868404a5e609">tag</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structDmCmd.html#acd449f06a761044975aa5ff941eda206">  100</a></span>&#160;  ap_uint&lt;4&gt;    <a class="code" href="structDmCmd.html#acd449f06a761044975aa5ff941eda206">rsvd</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structDmCmd.html#a94e221e64822f1c1467b8149bc8f5aa2">  101</a></span>&#160;  <a class="code" href="structDmCmd.html#a94e221e64822f1c1467b8149bc8f5aa2">DmCmd</a>() {}</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structDmCmd.html#a07d6c0aeba0f99cd79f3d335bc8a9948">  102</a></span>&#160;  <a class="code" href="structDmCmd.html#a07d6c0aeba0f99cd79f3d335bc8a9948">DmCmd</a>(ap_uint&lt;40&gt; addr, ap_uint&lt;16&gt; len) :</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    btt(len), type(1), dsa(0), eof(1), drr(0), saddr(addr), tag(0x7), rsvd(0) {}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// AXI DataMover - Format of the status word (c.f PG022)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structDmSts.html">  108</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structDmSts.html">DmSts</a></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structDmSts.html#aac5552d6eb839cd8b1d0bbcf4b62069e">  110</a></span>&#160;  ap_uint&lt;4&gt;    <a class="code" href="structDmSts.html#aac5552d6eb839cd8b1d0bbcf4b62069e">tag</a>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structDmSts.html#a5cdedec1c92be9c80b36044d1944dd7b">  111</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmSts.html#a5cdedec1c92be9c80b36044d1944dd7b">interr</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structDmSts.html#a452599e4c3af638f32496b7c4571c516">  112</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmSts.html#a452599e4c3af638f32496b7c4571c516">decerr</a>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structDmSts.html#a3cb07e074c4360fb96ef7e47f495f579">  113</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmSts.html#a3cb07e074c4360fb96ef7e47f495f579">slverr</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structDmSts.html#a9554780be92b1e182968b7b9bcdd2d26">  114</a></span>&#160;  ap_uint&lt;1&gt;    <a class="code" href="structDmSts.html#a9554780be92b1e182968b7b9bcdd2d26">okay</a>;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structDmSts.html#addcf9568c39edb554e56edfeca35ad52">  115</a></span>&#160;  <a class="code" href="structDmSts.html#addcf9568c39edb554e56edfeca35ad52">DmSts</a>() {}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;};</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keywordtype">void</span> <a class="code" href="mem__test__flash_8hpp.html#a60d22e7e255d4cc1cda1db650d0e35d5">mem_test_flash_main</a>(</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// ----- system reset ---</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    ap_uint&lt;1&gt; sys_reset,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// ----- MMIO ------</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    ap_uint&lt;2&gt; DIAG_CTRL_IN,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    ap_uint&lt;2&gt; *DIAG_STAT_OUT,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// ---- add. Debug output ----</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    ap_uint&lt;16&gt; *debug_out,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">//------------------------------------------------------</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="comment">//-- SHELL / Role / Mem / Mp0 Interface</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="comment">//------------------------------------------------------</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="comment">//---- Read Path (MM2S) ------------</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    stream&lt;DmCmd&gt;     &amp;soMemRdCmdP0,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    stream&lt;DmSts&gt;     &amp;siMemRdStsP0,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    stream&lt;<a class="code" href="structAxis.html">Axis&lt;512&gt;</a> &gt;    &amp;siMemReadP0,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">//---- Write Path (S2MM) -----------</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    stream&lt;DmCmd&gt;     &amp;soMemWrCmdP0,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    stream&lt;DmSts&gt;     &amp;siMemWrStsP0,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    stream&lt;<a class="code" href="structAxis.html">Axis&lt;512&gt;</a> &gt;    &amp;soMemWriteP0  <span class="comment">//,</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//------------------------------------------------------</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//-- SHELL / Role / Mem / Mp1 Interface</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//------------------------------------------------------</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//---- Read Path (MM2S) ------------</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//stream&lt;DmCmd&gt;     &amp;soMemRdCmdP1,</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//stream&lt;DmSts&gt;     &amp;siMemRdStsP1,</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//stream&lt;Axis&lt;512&gt; &gt;    &amp;siMemReadP1,</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//---- Write Path (S2MM) -----------</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//stream&lt;DmCmd&gt;     &amp;soMemWrCmdP1,</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//stream&lt;DmSts&gt;     &amp;siMemWrStsP1,</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// stream&lt;Axis&lt;512&gt; &gt;   &amp;soMemWriteP1</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structDmSts_html_a3cb07e074c4360fb96ef7e47f495f579"><div class="ttname"><a href="structDmSts.html#a3cb07e074c4360fb96ef7e47f495f579">DmSts::slverr</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; slverr</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00113">mem_test_flash.hpp:113</a></div></div>
<div class="ttc" id="structDmSts_html_aac5552d6eb839cd8b1d0bbcf4b62069e"><div class="ttname"><a href="structDmSts.html#aac5552d6eb839cd8b1d0bbcf4b62069e">DmSts::tag</a></div><div class="ttdeci">ap_uint&lt; 4 &gt; tag</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00110">mem_test_flash.hpp:110</a></div></div>
<div class="ttc" id="structDmCmd_html_ab8108a39f2708f018fdd3b6c181df671"><div class="ttname"><a href="structDmCmd.html#ab8108a39f2708f018fdd3b6c181df671">DmCmd::saddr</a></div><div class="ttdeci">ap_uint&lt; 40 &gt; saddr</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00098">mem_test_flash.hpp:98</a></div></div>
<div class="ttc" id="structDmCmd_html_a69d9d01c0ab3ccf1a46a868404a5e609"><div class="ttname"><a href="structDmCmd.html#a69d9d01c0ab3ccf1a46a868404a5e609">DmCmd::tag</a></div><div class="ttdeci">ap_uint&lt; 4 &gt; tag</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00099">mem_test_flash.hpp:99</a></div></div>
<div class="ttc" id="structDmCmd_html_a0291caa9f6d168db742a9faa929ddd3f"><div class="ttname"><a href="structDmCmd.html#a0291caa9f6d168db742a9faa929ddd3f">DmCmd::dsa</a></div><div class="ttdeci">ap_uint&lt; 6 &gt; dsa</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00095">mem_test_flash.hpp:95</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div></div>
<div class="ttc" id="structDmCmd_html_a94e221e64822f1c1467b8149bc8f5aa2"><div class="ttname"><a href="structDmCmd.html#a94e221e64822f1c1467b8149bc8f5aa2">DmCmd::DmCmd</a></div><div class="ttdeci">DmCmd()</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00101">mem_test_flash.hpp:101</a></div></div>
<div class="ttc" id="structAxis_html_acf99a2b9c20e3379ab22150be81222ab"><div class="ttname"><a href="structAxis.html#acf99a2b9c20e3379ab22150be81222ab">Axis::Axis</a></div><div class="ttdeci">Axis()</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00085">mem_test_flash.hpp:85</a></div></div>
<div class="ttc" id="structDmSts_html_a9554780be92b1e182968b7b9bcdd2d26"><div class="ttname"><a href="structDmSts.html#a9554780be92b1e182968b7b9bcdd2d26">DmSts::okay</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; okay</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00114">mem_test_flash.hpp:114</a></div></div>
<div class="ttc" id="structDmCmd_html_acd449f06a761044975aa5ff941eda206"><div class="ttname"><a href="structDmCmd.html#acd449f06a761044975aa5ff941eda206">DmCmd::rsvd</a></div><div class="ttdeci">ap_uint&lt; 4 &gt; rsvd</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00100">mem_test_flash.hpp:100</a></div></div>
<div class="ttc" id="structDmSts_html_a5cdedec1c92be9c80b36044d1944dd7b"><div class="ttname"><a href="structDmSts.html#a5cdedec1c92be9c80b36044d1944dd7b">DmSts::interr</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; interr</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00111">mem_test_flash.hpp:111</a></div></div>
<div class="ttc" id="structAxis_html_a030a09a016f27e6e54f54ecfc63665ed"><div class="ttname"><a href="structAxis.html#a030a09a016f27e6e54f54ecfc63665ed">Axis::tlast</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; tlast</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00084">mem_test_flash.hpp:84</a></div></div>
<div class="ttc" id="structDmSts_html_a452599e4c3af638f32496b7c4571c516"><div class="ttname"><a href="structDmSts.html#a452599e4c3af638f32496b7c4571c516">DmSts::decerr</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; decerr</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00112">mem_test_flash.hpp:112</a></div></div>
<div class="ttc" id="structAxis_html_ac7329328c4d99368c2516784d255d2be"><div class="ttname"><a href="structAxis.html#ac7329328c4d99368c2516784d255d2be">Axis::tdata</a></div><div class="ttdeci">ap_uint&lt; D &gt; tdata</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00082">mem_test_flash.hpp:82</a></div></div>
<div class="ttc" id="structAxis_html"><div class="ttname"><a href="structAxis.html">Axis</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00081">mem_test_flash.hpp:81</a></div></div>
<div class="ttc" id="mem__test__flash_8hpp_html_a60d22e7e255d4cc1cda1db650d0e35d5"><div class="ttname"><a href="mem__test__flash_8hpp.html#a60d22e7e255d4cc1cda1db650d0e35d5">mem_test_flash_main</a></div><div class="ttdeci">void mem_test_flash_main(ap_uint&lt; 1 &gt; sys_reset, ap_uint&lt; 2 &gt; DIAG_CTRL_IN, ap_uint&lt; 2 &gt; *DIAG_STAT_OUT, ap_uint&lt; 16 &gt; *debug_out, stream&lt; DmCmd &gt; &amp;soMemRdCmdP0, stream&lt; DmSts &gt; &amp;siMemRdStsP0, stream&lt; Axis&lt; 512 &gt; &gt; &amp;siMemReadP0, stream&lt; DmCmd &gt; &amp;soMemWrCmdP0, stream&lt; DmSts &gt; &amp;siMemWrStsP0, stream&lt; Axis&lt; 512 &gt; &gt; &amp;soMemWriteP0)</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8cpp_source.html#l00048">mem_test_flash.cpp:48</a></div></div>
<div class="ttc" id="structDmCmd_html_a024995cf8602aa0392d6d1db86dac540"><div class="ttname"><a href="structDmCmd.html#a024995cf8602aa0392d6d1db86dac540">DmCmd::btt</a></div><div class="ttdeci">ap_uint&lt; 23 &gt; btt</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00093">mem_test_flash.hpp:93</a></div></div>
<div class="ttc" id="structAxis_html_a219b18ff7878b27688563fba9bffd204"><div class="ttname"><a href="structAxis.html#a219b18ff7878b27688563fba9bffd204">Axis::Axis</a></div><div class="ttdeci">Axis(ap_uint&lt; D &gt; single_data)</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00086">mem_test_flash.hpp:86</a></div></div>
<div class="ttc" id="structDmCmd_html_ad05e64b09eff181d033030f455d4580e"><div class="ttname"><a href="structDmCmd.html#ad05e64b09eff181d033030f455d4580e">DmCmd::type</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; type</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00094">mem_test_flash.hpp:94</a></div></div>
<div class="ttc" id="structDmSts_html"><div class="ttname"><a href="structDmSts.html">DmSts</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00108">mem_test_flash.hpp:108</a></div></div>
<div class="ttc" id="structDmCmd_html_a07d6c0aeba0f99cd79f3d335bc8a9948"><div class="ttname"><a href="structDmCmd.html#a07d6c0aeba0f99cd79f3d335bc8a9948">DmCmd::DmCmd</a></div><div class="ttdeci">DmCmd(ap_uint&lt; 40 &gt; addr, ap_uint&lt; 16 &gt; len)</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00102">mem_test_flash.hpp:102</a></div></div>
<div class="ttc" id="structDmCmd_html"><div class="ttname"><a href="structDmCmd.html">DmCmd</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00091">mem_test_flash.hpp:91</a></div></div>
<div class="ttc" id="structDmCmd_html_ade56f5431044f9a039112f3d4413611a"><div class="ttname"><a href="structDmCmd.html#ade56f5431044f9a039112f3d4413611a">DmCmd::eof</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; eof</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00096">mem_test_flash.hpp:96</a></div></div>
<div class="ttc" id="structDmCmd_html_a5815545d52e02caa3c892dd3caf67867"><div class="ttname"><a href="structDmCmd.html#a5815545d52e02caa3c892dd3caf67867">DmCmd::drr</a></div><div class="ttdeci">ap_uint&lt; 1 &gt; drr</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00097">mem_test_flash.hpp:97</a></div></div>
<div class="ttc" id="structDmSts_html_addcf9568c39edb554e56edfeca35ad52"><div class="ttname"><a href="structDmSts.html#addcf9568c39edb554e56edfeca35ad52">DmSts::DmSts</a></div><div class="ttdeci">DmSts()</div><div class="ttdef"><b>Definition:</b> <a href="mem__test__flash_8hpp_source.html#l00115">mem_test_flash.hpp:115</a></div></div>
<div class="ttc" id="namespacehls_html"><div class="ttname"><a href="namespacehls.html">hls</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e8fb658b6095099cd2c21a9523094cde.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_d252cdfa371ccb1de4ad69b1e68180a4.html">vision</a></li><li class="navelem"><a class="el" href="dir_5b35daa7ad25130ca98b0cdfb2852668.html">hls</a></li><li class="navelem"><a class="el" href="dir_cd6714779a0fedee7e141e4b7d774fff.html">mem_test_flash</a></li><li class="navelem"><a class="el" href="dir_5847ec223224ab83a6170784df6bba55.html">src</a></li><li class="navelem"><a class="el" href="mem__test__flash_8hpp.html">mem_test_flash.hpp</a></li>
    <li class="footer">Generated on Sun Jan 24 2021 12:26:02 for cFp_Vitis by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
