{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618827298330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618827298355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 07:44:58 2021 " "Processing started: Mon Apr 19 07:44:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618827298355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827298355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A_Car_Park -c A_Car_Park " "Command: quartus_map --read_settings_files=on --write_settings_files=off A_Car_Park -c A_Car_Park" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827298374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618827299125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618827299125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5bit-rtl " "Found design unit 1: counter5bit-rtl" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/A_Car_Park/counter5bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308527 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter5bit " "Found entity 1: counter5bit" {  } { { "counter5bit.vhd" "" { Text "D:/Modified Code/A_Car_Park/counter5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_car_park.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_car_park.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_Car_Park-rtl " "Found design unit 1: A_Car_Park-rtl" {  } { { "A_Car_Park.vhd" "" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308529 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_Car_Park " "Found entity 1: A_Car_Park" {  } { { "A_Car_Park.vhd" "" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_chk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass_chk-PC " "Found design unit 1: pass_chk-PC" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308530 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass_chk " "Found entity 1: pass_chk" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "park_space.vhd 2 1 " "Found 2 design units, including 1 entities, in source file park_space.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 park_space-PS " "Found design unit 1: park_space-PS" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308531 ""} { "Info" "ISGN_ENTITY_NAME" "1 park_space " "Found entity 1: park_space" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_a_car_park.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_a_car_park.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_A_car_park-testCP " "Found design unit 1: test_A_car_park-testCP" {  } { { "test_A_car_park.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_A_car_park.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308532 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_A_car_park " "Found entity 1: test_A_car_park" {  } { { "test_A_car_park.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_A_car_park.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pass_chk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_pass_chk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_pass_chk-testP " "Found design unit 1: test_pass_chk-testP" {  } { { "test_pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_pass_chk.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308533 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_pass_chk " "Found entity 1: test_pass_chk" {  } { { "test_pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_pass_chk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_parkspace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_parkspace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_Parkspace-test " "Found design unit 1: test_Parkspace-test" {  } { { "test_Parkspace.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_Parkspace.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308533 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_Parkspace " "Found entity 1: test_Parkspace" {  } { { "test_Parkspace.vhd" "" { Text "D:/Modified Code/A_Car_Park/test_Parkspace.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618827308533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827308533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A_Car_Park " "Elaborating entity \"A_Car_Park\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618827308673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "park_space park_space:A0 " "Elaborating entity \"park_space\" for hierarchy \"park_space:A0\"" {  } { { "A_Car_Park.vhd" "A0" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618827309010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q park_space.vhd(98) " "VHDL Process Statement warning at park_space.vhd(98): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618827309033 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q park_space.vhd(104) " "VHDL Process Statement warning at park_space.vhd(104): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gate2 park_space.vhd(89) " "VHDL Process Statement warning at park_space.vhd(89): inferring latch(es) for signal or variable \"Gate2\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wt_led park_space.vhd(89) " "VHDL Process Statement warning at park_space.vhd(89): inferring latch(es) for signal or variable \"Wt_led\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q park_space.vhd(89) " "VHDL Process Statement warning at park_space.vhd(89): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] park_space.vhd(89) " "Inferred latch for \"Q\[0\]\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] park_space.vhd(89) " "Inferred latch for \"Q\[1\]\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] park_space.vhd(89) " "Inferred latch for \"Q\[2\]\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] park_space.vhd(89) " "Inferred latch for \"Q\[3\]\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] park_space.vhd(89) " "Inferred latch for \"Q\[4\]\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wt_led park_space.vhd(89) " "Inferred latch for \"Wt_led\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gate2 park_space.vhd(89) " "Inferred latch for \"Gate2\" at park_space.vhd(89)" {  } { { "park_space.vhd" "" { Text "D:/Modified Code/A_Car_Park/park_space.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309034 "|A_Car_Park|park_space:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_chk pass_chk:A1 " "Elaborating entity \"pass_chk\" for hierarchy \"pass_chk:A1\"" {  } { { "A_Car_Park.vhd" "A1" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618827309084 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state pass_chk.vhd(56) " "VHDL Process Statement warning at pass_chk.vhd(56): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Attempt pass_chk.vhd(124) " "VHDL Process Statement warning at pass_chk.vhd(124): signal \"Attempt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Attempt pass_chk.vhd(131) " "VHDL Process Statement warning at pass_chk.vhd(131): signal \"Attempt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gate pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"Gate\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Attempt pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"Attempt\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_led pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"green_led\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309086 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_led pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"red_led\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309087 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309087 "|A_Car_Park|pass_chk:A1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_timer pass_chk.vhd(106) " "VHDL Process Statement warning at pass_chk.vhd(106): inferring latch(es) for signal or variable \"load_timer\", which holds its previous value in one or more paths through the process" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618827309087 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_timer pass_chk.vhd(106) " "Inferred latch for \"load_timer\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309087 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red pass_chk.vhd(106) " "Inferred latch for \"red\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309087 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_led pass_chk.vhd(106) " "Inferred latch for \"red_led\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led pass_chk.vhd(106) " "Inferred latch for \"green_led\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[0\] pass_chk.vhd(106) " "Inferred latch for \"Attempt\[0\]\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[1\] pass_chk.vhd(106) " "Inferred latch for \"Attempt\[1\]\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[2\] pass_chk.vhd(106) " "Inferred latch for \"Attempt\[2\]\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[3\] pass_chk.vhd(106) " "Inferred latch for \"Attempt\[3\]\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Attempt\[4\] pass_chk.vhd(106) " "Inferred latch for \"Attempt\[4\]\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gate pass_chk.vhd(106) " "Inferred latch for \"Gate\" at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 pass_chk.vhd(56) " "Inferred latch for \"next_state.S5\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 pass_chk.vhd(56) " "Inferred latch for \"next_state.S4\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 pass_chk.vhd(56) " "Inferred latch for \"next_state.S3\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309088 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 pass_chk.vhd(56) " "Inferred latch for \"next_state.S2\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 pass_chk.vhd(56) " "Inferred latch for \"next_state.S1\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 "|A_Car_Park|pass_chk:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE pass_chk.vhd(56) " "Inferred latch for \"next_state.IDLE\" at pass_chk.vhd(56)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 "|A_Car_Park|pass_chk:A1"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "red_led pass_chk.vhd(41) " "Can't resolve multiple constant drivers for net \"red_led\" at pass_chk.vhd(41)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 41 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "pass_chk.vhd(106) " "Constant driver at pass_chk.vhd(106)" {  } { { "pass_chk.vhd" "" { Text "D:/Modified Code/A_Car_Park/pass_chk.vhd" 106 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pass_chk:A1 " "Can't elaborate user hierarchy \"pass_chk:A1\"" {  } { { "A_Car_Park.vhd" "A1" { Text "D:/Modified Code/A_Car_Park/A_Car_Park.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618827309089 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618827309237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 19 07:45:09 2021 " "Processing ended: Mon Apr 19 07:45:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618827309237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618827309237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618827309237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827309237 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618827311801 ""}
