verilog work "RegisterFile.v"
verilog work "ipcore_dir/instruction_mem2.v"
verilog work "ipcore_dir/DataMemory.v"
verilog work "CtrlUnit.v"
verilog work "ALU.v"
verilog work "wb_stage.v"
verilog work "mem_stage.v"
verilog work "if_stage.v"
verilog work "id_stage.v"
verilog work "ex_stage.v"
verilog work "top.v"
verilog work "top_sim.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
