#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55555f428d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55555f4166b0 .scope module, "tb_uart_core" "tb_uart_core" 3 9;
 .timescale -9 -12;
P_0x55555f3a7530 .param/l "BAUD_DIV" 1 3 13, C4<0000000000011011>;
P_0x55555f3a7570 .param/l "CLK_PERIOD" 1 3 12, +C4<00000000000000000000000000010100>;
L_0x55555f48cfa0 .functor BUFZ 1, L_0x55555f48cbf0, C4<0>, C4<0>, C4<0>;
v0x55555f478490_0 .var "clk", 0 0;
v0x55555f478550_0 .net "dma_rx_req", 0 0, L_0x55555f48c770;  1 drivers
v0x55555f478610_0 .net "dma_tx_req", 0 0, L_0x55555f48c420;  1 drivers
v0x55555f478710_0 .net "intr", 0 0, L_0x55555f48c940;  1 drivers
v0x55555f4787e0_0 .var "reg_addr", 31 0;
v0x55555f4788d0_0 .var "reg_be", 3 0;
v0x55555f4789a0_0 .net "reg_rdata", 31 0, v0x55555f474ba0_0;  1 drivers
v0x55555f478a70_0 .var "reg_re", 0 0;
v0x55555f478b40_0 .var "reg_wdata", 31 0;
v0x55555f478c10_0 .var "reg_we", 0 0;
v0x55555f478ce0_0 .var "rst_n", 0 0;
v0x55555f478d80_0 .var "uart_cts_n", 0 0;
v0x55555f478e50_0 .net "uart_de", 0 0, v0x55555f477700_0;  1 drivers
v0x55555f478f20_0 .net "uart_rts_n", 0 0, v0x55555f4777c0_0;  1 drivers
v0x55555f478ff0_0 .net "uart_rxd", 0 0, L_0x55555f48cfa0;  1 drivers
v0x55555f4790c0_0 .net "uart_txd", 0 0, L_0x55555f48cbf0;  1 drivers
S_0x55555f417b20 .scope begin, "$unm_blk_107" "$unm_blk_107" 3 93, 3 93 0, S_0x55555f4166b0;
 .timescale -9 -12;
v0x55555f41b460_0 .var "status", 31 0;
E_0x55555f396660 .event posedge, v0x55555f45ece0_0;
S_0x55555f418bb0 .scope begin, "$unm_blk_109" "$unm_blk_109" 3 104, 3 104 0, S_0x55555f4166b0;
 .timescale -9 -12;
v0x55555f41cf70_0 .var "data", 31 0;
S_0x55555f415740 .scope module, "dut" "uart_core" 3 34, 4 10 0, S_0x55555f4166b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rxd";
    .port_info 3 /OUTPUT 1 "uart_txd";
    .port_info 4 /OUTPUT 1 "uart_rts_n";
    .port_info 5 /INPUT 1 "uart_cts_n";
    .port_info 6 /OUTPUT 1 "uart_de";
    .port_info 7 /INPUT 32 "reg_addr";
    .port_info 8 /INPUT 32 "reg_wdata";
    .port_info 9 /OUTPUT 32 "reg_rdata";
    .port_info 10 /INPUT 1 "reg_we";
    .port_info 11 /INPUT 1 "reg_re";
    .port_info 12 /INPUT 4 "reg_be";
    .port_info 13 /OUTPUT 1 "dma_tx_req";
    .port_info 14 /OUTPUT 1 "dma_rx_req";
    .port_info 15 /OUTPUT 1 "intr";
P_0x55555f445c10 .param/l "DEFAULT_BAUD_DIV" 0 4 11, C4<0000000000011011>;
P_0x55555f445c50 .param/l "FIFO_DEPTH" 0 4 12, +C4<00000000000000000000000000010000>;
enum0x55555f380470 .enum4 (1)
   "ST_TX_IDLE" 1'b0,
   "ST_TX_SEND" 1'b1
 ;
enum0x55555f390950 .enum4 (3)
   "ST_RX_IDLE" 3'b000,
   "ST_RX_START" 3'b001,
   "ST_RX_DATA" 3'b010,
   "ST_RX_PARITY" 3'b011,
   "ST_RX_STOP" 3'b100,
   "ST_RX_DONE" 3'b101,
   "ST_RX_AB_START" 3'b110,
   "ST_RX_AB_MEASURE" 3'b111
 ;
enum0x55555f3f62b0 .enum4 (2)
   "ST_AB_IDLE" 2'b00,
   "ST_AB_MEASURE" 2'b01,
   "ST_AB_CALC" 2'b10
 ;
L_0x55555f424c70 .functor BUFZ 1, L_0x55555f479e10, C4<0>, C4<0>, C4<0>;
L_0x55555f3a7850 .functor BUFZ 1, L_0x55555f479f60, C4<0>, C4<0>, C4<0>;
L_0x55555f48c420 .functor AND 1, L_0x55555f48c230, L_0x55555f48c2d0, C4<1>, C4<1>;
L_0x55555f48c770 .functor AND 1, L_0x55555f48a6f0, L_0x55555f48c610, C4<1>, C4<1>;
L_0x55555f48c8d0 .functor AND 32, v0x55555f474ac0_0, v0x55555f4749e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7d22d514d018 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f4727b0_0 .net/2u *"_ivl_36", 20 0, L_0x7d22d514d018;  1 drivers
L_0x7d22d514d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555f4728b0_0 .net/2u *"_ivl_38", 0 0, L_0x7d22d514d060;  1 drivers
L_0x7d22d514d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555f472990_0 .net/2u *"_ivl_40", 0 0, L_0x7d22d514d0a8;  1 drivers
L_0x7d22d514d0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555f472a80_0 .net/2u *"_ivl_42", 0 0, L_0x7d22d514d0f0;  1 drivers
v0x55555f472b60_0 .net *"_ivl_45", 0 0, L_0x55555f48a2b0;  1 drivers
v0x55555f472c20_0 .net *"_ivl_49", 0 0, L_0x55555f48c230;  1 drivers
v0x55555f472ce0_0 .net *"_ivl_51", 0 0, L_0x55555f48c2d0;  1 drivers
v0x55555f472dc0_0 .net *"_ivl_55", 0 0, L_0x55555f48a6f0;  1 drivers
v0x55555f472e80_0 .net *"_ivl_57", 0 0, L_0x55555f48c610;  1 drivers
v0x55555f472f60_0 .net *"_ivl_60", 31 0, L_0x55555f48c8d0;  1 drivers
v0x55555f473040_0 .net *"_ivl_65", 0 0, L_0x55555f48ca80;  1 drivers
v0x55555f473100_0 .var "ab_cnt", 31 0;
v0x55555f4731e0_0 .var "ab_last_rxd", 0 0;
v0x55555f4732a0_0 .var "ab_state", 1 0;
v0x55555f473380_0 .net "auto_cts_en", 0 0, L_0x55555f479930;  1 drivers
v0x55555f473440_0 .net "auto_rts_en", 0 0, L_0x55555f479810;  1 drivers
v0x55555f473500_0 .net "clk", 0 0, v0x55555f478490_0;  1 drivers
v0x55555f4736b0_0 .net "dma_rx_req", 0 0, L_0x55555f48c770;  alias, 1 drivers
v0x55555f473770_0 .net "dma_tx_req", 0 0, L_0x55555f48c420;  alias, 1 drivers
v0x55555f473830_0 .net "fcr_read_bits", 11 0, L_0x55555f47a030;  1 drivers
v0x55555f473910_0 .net "fcr_rx_flush_bit", 0 0, L_0x55555f479f60;  1 drivers
v0x55555f4739d0_0 .net "fcr_tx_flush_bit", 0 0, L_0x55555f479e10;  1 drivers
v0x55555f473a90_0 .net "fifo_en", 0 0, L_0x55555f479590;  1 drivers
v0x55555f473b50_0 .net "intr", 0 0, L_0x55555f48c940;  alias, 1 drivers
v0x55555f473c10_0 .net "irda_en", 0 0, L_0x55555f479b30;  1 drivers
v0x55555f473cd0_0 .var "irda_tx_pulse", 0 0;
v0x55555f473d90_0 .net "loopback_en", 0 0, L_0x55555f479660;  1 drivers
v0x55555f473e50_0 .net "parity_cfg", 1 0, L_0x55555f479400;  1 drivers
v0x55555f473f30_0 .var "parity_err_internal", 0 0;
v0x55555f473ff0_0 .var "reg_abcr", 31 0;
v0x55555f4740d0_0 .net "reg_addr", 31 0, v0x55555f4787e0_0;  1 drivers
v0x55555f4741b0_0 .net "reg_addr_low", 7 0, L_0x55555f479d40;  1 drivers
v0x55555f474290_0 .var "reg_baud", 15 0;
v0x55555f474580_0 .var "reg_baud_frac", 7 0;
v0x55555f474660_0 .net "reg_be", 3 0, v0x55555f4788d0_0;  1 drivers
v0x55555f474740_0 .var "reg_cr", 31 0;
v0x55555f474820_0 .var "reg_dcr", 31 0;
v0x55555f474900_0 .var "reg_fcr", 31 0;
v0x55555f4749e0_0 .var "reg_imr", 31 0;
v0x55555f474ac0_0 .var "reg_isr", 31 0;
v0x55555f474ba0_0 .var "reg_rdata", 31 0;
v0x55555f474c80_0 .net "reg_re", 0 0, v0x55555f478a70_0;  1 drivers
v0x55555f474d40_0 .net "reg_sr", 31 0, L_0x55555f48a3a0;  1 drivers
v0x55555f474e20_0 .net "reg_wdata", 31 0, v0x55555f478b40_0;  1 drivers
v0x55555f474f00_0 .net "reg_we", 0 0, v0x55555f478c10_0;  1 drivers
v0x55555f474fc0_0 .net "rs485_en", 0 0, L_0x55555f479a00;  1 drivers
v0x55555f475080_0 .net "rst_n", 0 0, v0x55555f478ce0_0;  1 drivers
v0x55555f475170_0 .net "rts_ctrl_bit", 0 0, L_0x55555f479770;  1 drivers
v0x55555f475230_0 .net "rx_almost_full", 0 0, L_0x55555f48bde0;  1 drivers
v0x55555f4752d0_0 .var "rx_baud_cnt", 15 0;
v0x55555f475390_0 .var "rx_baud_tick", 0 0;
v0x55555f475450_0 .var "rx_bit_cnt", 3 0;
v0x55555f475530_0 .var "rx_data_in", 8 0;
v0x55555f4755f0_0 .net "rx_data_out", 8 0, L_0x55555f3a88a0;  1 drivers
v0x55555f475690_0 .net "rx_empty", 0 0, L_0x55555f48bbb0;  1 drivers
v0x55555f475760_0 .net "rx_en", 0 0, L_0x55555f479290;  1 drivers
v0x55555f475800_0 .net "rx_fifo_flush", 0 0, L_0x55555f3a7850;  1 drivers
v0x55555f4758d0_0 .var "rx_frac_cnt", 7 0;
v0x55555f475970_0 .net "rx_full", 0 0, L_0x55555f48b820;  1 drivers
v0x55555f475a40_0 .net "rx_in", 0 0, L_0x55555f48cd80;  1 drivers
v0x55555f475ae0_0 .net "rx_level", 4 0, L_0x55555f3a8730;  1 drivers
v0x55555f475bd0_0 .net "rx_overrun", 0 0, v0x55555f46f6c0_0;  1 drivers
v0x55555f475ca0_0 .var "rx_parity_bit", 0 0;
v0x55555f475d40_0 .var "rx_pop", 0 0;
v0x55555f475e10_0 .var "rx_push", 0 0;
v0x55555f4762f0_0 .var "rx_shifter", 8 0;
v0x55555f476390_0 .var "rx_state", 2 0;
v0x55555f476450_0 .var "rx_tick_cnt", 3 0;
v0x55555f476530_0 .net "stick_parity", 0 0, L_0x55555f479c00;  1 drivers
v0x55555f4765f0_0 .net "stop_bits_cfg", 1 0, L_0x55555f479360;  1 drivers
v0x55555f4766d0_0 .var "stop_err_internal", 0 0;
v0x55555f476790_0 .net "tx_almost_full", 0 0, L_0x55555f48b060;  1 drivers
v0x55555f476860_0 .var "tx_baud_cnt", 15 0;
v0x55555f476920_0 .var "tx_baud_tick", 0 0;
v0x55555f4769e0_0 .var "tx_bit_cnt", 3 0;
v0x55555f476ac0_0 .var "tx_busy", 0 0;
v0x55555f476b80_0 .var "tx_data_in", 8 0;
v0x55555f476c70_0 .net "tx_data_out", 8 0, L_0x55555f3a8230;  1 drivers
v0x55555f476d40_0 .var "tx_done_internal", 0 0;
v0x55555f476de0_0 .net "tx_empty", 0 0, L_0x55555f48ae00;  1 drivers
v0x55555f476eb0_0 .net "tx_en", 0 0, L_0x55555f479190;  1 drivers
v0x55555f476f50_0 .net "tx_fifo_flush", 0 0, L_0x55555f424c70;  1 drivers
v0x55555f477020_0 .var "tx_frac_cnt", 7 0;
v0x55555f4770e0_0 .net "tx_full", 0 0, L_0x55555f48ab80;  1 drivers
v0x55555f4771b0_0 .net "tx_level", 4 0, L_0x55555f3a7b00;  1 drivers
v0x55555f477280_0 .var "tx_pop", 0 0;
v0x55555f477350_0 .var "tx_push", 0 0;
v0x55555f477420_0 .var "tx_shift_reg", 12 0;
v0x55555f4774c0_0 .var "tx_state", 0 0;
v0x55555f477560_0 .var "tx_tick_cnt", 3 0;
v0x55555f477640_0 .net "uart_cts_n", 0 0, v0x55555f478d80_0;  1 drivers
v0x55555f477700_0 .var "uart_de", 0 0;
v0x55555f4777c0_0 .var "uart_rts_n", 0 0;
v0x55555f477880_0 .net "uart_rxd", 0 0, L_0x55555f48cfa0;  alias, 1 drivers
v0x55555f477940_0 .net "uart_txd", 0 0, L_0x55555f48cbf0;  alias, 1 drivers
v0x55555f477a00_0 .var "uart_txd_internal", 0 0;
E_0x55555f3925e0/0 .event anyedge, v0x55555f4741b0_0, v0x55555f45ef60_0, v0x55555f474d40_0, v0x55555f474740_0;
E_0x55555f3925e0/1 .event anyedge, v0x55555f474580_0, v0x55555f474290_0, v0x55555f474ac0_0, v0x55555f4749e0_0;
E_0x55555f3925e0/2 .event anyedge, v0x55555f473830_0, v0x55555f474820_0, v0x55555f473ff0_0;
E_0x55555f3925e0 .event/or E_0x55555f3925e0/0, E_0x55555f3925e0/1, E_0x55555f3925e0/2;
E_0x55555f394970 .event anyedge, v0x55555f475760_0, v0x55555f473440_0, v0x55555f45ec20_0, v0x55555f475170_0;
L_0x55555f479190 .part v0x55555f474740_0, 0, 1;
L_0x55555f479290 .part v0x55555f474740_0, 1, 1;
L_0x55555f479360 .part v0x55555f474740_0, 4, 2;
L_0x55555f479400 .part v0x55555f474740_0, 6, 2;
L_0x55555f479590 .part v0x55555f474740_0, 8, 1;
L_0x55555f479660 .part v0x55555f474740_0, 9, 1;
L_0x55555f479770 .part v0x55555f474740_0, 10, 1;
L_0x55555f479810 .part v0x55555f474740_0, 11, 1;
L_0x55555f479930 .part v0x55555f474740_0, 12, 1;
L_0x55555f479a00 .part v0x55555f474740_0, 13, 1;
L_0x55555f479b30 .part v0x55555f474740_0, 14, 1;
L_0x55555f479c00 .part v0x55555f474740_0, 15, 1;
L_0x55555f479d40 .part v0x55555f4787e0_0, 0, 8;
L_0x55555f479e10 .part v0x55555f474900_0, 0, 1;
L_0x55555f479f60 .part v0x55555f474900_0, 1, 1;
L_0x55555f47a030 .part v0x55555f474900_0, 0, 12;
L_0x55555f48a2b0 .reduce/nor L_0x55555f48bbb0;
LS_0x55555f48a3a0_0_0 .concat [ 1 1 1 1], L_0x55555f48a2b0, L_0x7d22d514d0f0, L_0x7d22d514d0a8, L_0x7d22d514d060;
LS_0x55555f48a3a0_0_4 .concat [ 1 1 1 1], v0x55555f476ac0_0, v0x55555f476d40_0, v0x55555f473f30_0, v0x55555f4766d0_0;
LS_0x55555f48a3a0_0_8 .concat [ 1 1 1 21], L_0x55555f48b820, L_0x55555f48ab80, v0x55555f46f6c0_0, L_0x7d22d514d018;
L_0x55555f48a3a0 .concat [ 4 4 24 0], LS_0x55555f48a3a0_0_0, LS_0x55555f48a3a0_0_4, LS_0x55555f48a3a0_0_8;
L_0x55555f48c230 .reduce/nor L_0x55555f48b060;
L_0x55555f48c2d0 .part v0x55555f474820_0, 0, 1;
L_0x55555f48a6f0 .reduce/nor L_0x55555f48bbb0;
L_0x55555f48c610 .part v0x55555f474820_0, 1, 1;
L_0x55555f48c940 .reduce/or L_0x55555f48c8d0;
L_0x55555f48ca80 .reduce/nor v0x55555f473cd0_0;
L_0x55555f48cbf0 .functor MUXZ 1, v0x55555f477a00_0, L_0x55555f48ca80, L_0x55555f479b30, C4<>;
L_0x55555f48cd80 .functor MUXZ 1, L_0x55555f48cfa0, L_0x55555f48cbf0, L_0x55555f479660, C4<>;
S_0x55555f45d610 .scope module, "rx_fifo" "sync_fifo" 4 200, 5 9 0, S_0x55555f415740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 9 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 9 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 5 "level";
    .port_info 14 /OUTPUT 5 "max_level";
P_0x55555f45d7a0 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x55555f45d7e0 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000001111>;
P_0x55555f45d820 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_0x55555f45d860 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x55555f45d8a0 .param/l "PTR_MAX" 1 5 46, C4<1111>;
P_0x55555f45d8e0 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000001001>;
L_0x55555f3a8730 .functor BUFZ 5, v0x55555f45eda0_0, C4<00000>, C4<00000>, C4<00000>;
v0x55555f424dc0_0 .net *"_ivl_0", 31 0, L_0x55555f48b730;  1 drivers
L_0x7d22d514d498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f424e90_0 .net *"_ivl_11", 26 0, L_0x7d22d514d498;  1 drivers
L_0x7d22d514d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f45e240_0 .net/2u *"_ivl_12", 31 0, L_0x7d22d514d4e0;  1 drivers
v0x55555f45e330_0 .net *"_ivl_18", 31 0, L_0x55555f48bd40;  1 drivers
L_0x7d22d514d528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f45e410_0 .net *"_ivl_21", 26 0, L_0x7d22d514d528;  1 drivers
L_0x7d22d514d570 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55555f45e540_0 .net/2u *"_ivl_22", 31 0, L_0x7d22d514d570;  1 drivers
v0x55555f45e620_0 .net *"_ivl_26", 31 0, L_0x55555f48bfb0;  1 drivers
L_0x7d22d514d5b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f45e700_0 .net *"_ivl_29", 26 0, L_0x7d22d514d5b8;  1 drivers
L_0x7d22d514d408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f45e7e0_0 .net *"_ivl_3", 26 0, L_0x7d22d514d408;  1 drivers
L_0x7d22d514d600 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555f45e8c0_0 .net/2u *"_ivl_30", 31 0, L_0x7d22d514d600;  1 drivers
L_0x7d22d514d450 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55555f45e9a0_0 .net/2u *"_ivl_4", 31 0, L_0x7d22d514d450;  1 drivers
v0x55555f45ea80_0 .net *"_ivl_8", 31 0, L_0x55555f48b960;  1 drivers
v0x55555f45eb60_0 .net "almost_empty", 0 0, L_0x55555f48c0a0;  1 drivers
v0x55555f45ec20_0 .net "almost_full", 0 0, L_0x55555f48bde0;  alias, 1 drivers
v0x55555f45ece0_0 .net "clk", 0 0, v0x55555f478490_0;  alias, 1 drivers
v0x55555f45eda0_0 .var "count", 4 0;
v0x55555f45ee80_0 .net "data_in", 8 0, v0x55555f475530_0;  1 drivers
v0x55555f45ef60_0 .net "data_out", 8 0, L_0x55555f3a88a0;  alias, 1 drivers
v0x55555f45f040_0 .net "empty", 0 0, L_0x55555f48bbb0;  alias, 1 drivers
v0x55555f45f100_0 .net "flush", 0 0, L_0x55555f3a7850;  alias, 1 drivers
v0x55555f45f1c0_0 .net "full", 0 0, L_0x55555f48b820;  alias, 1 drivers
v0x55555f45f280_0 .net "level", 4 0, L_0x55555f3a8730;  alias, 1 drivers
v0x55555f45f360_0 .var "max_level", 4 0;
v0x55555f45f440 .array "mem", 0 15, 8 0;
v0x55555f46f5e0_0 .var "next_count", 4 0;
v0x55555f46f6c0_0 .var "overflow", 0 0;
v0x55555f46f780_0 .net "pop", 0 0, v0x55555f475d40_0;  1 drivers
v0x55555f46f840_0 .net "push", 0 0, v0x55555f475e10_0;  1 drivers
v0x55555f46f900_0 .var "rd_ptr", 3 0;
v0x55555f46f9e0_0 .net "rst_n", 0 0, v0x55555f478ce0_0;  alias, 1 drivers
v0x55555f46faa0_0 .var "underflow", 0 0;
v0x55555f46fb60_0 .var "wr_ptr", 3 0;
E_0x55555f396130/0 .event negedge, v0x55555f46f9e0_0;
E_0x55555f396130/1 .event posedge, v0x55555f45ece0_0;
E_0x55555f396130 .event/or E_0x55555f396130/0, E_0x55555f396130/1;
E_0x55555f37d3f0/0 .event anyedge, v0x55555f45eda0_0, v0x55555f46f840_0, v0x55555f45f1c0_0, v0x55555f46f780_0;
E_0x55555f37d3f0/1 .event anyedge, v0x55555f45f040_0;
E_0x55555f37d3f0 .event/or E_0x55555f37d3f0/0, E_0x55555f37d3f0/1;
L_0x55555f48b730 .concat [ 5 27 0 0], v0x55555f45eda0_0, L_0x7d22d514d408;
L_0x55555f48b820 .cmp/eq 32, L_0x55555f48b730, L_0x7d22d514d450;
L_0x55555f48b960 .concat [ 5 27 0 0], v0x55555f45eda0_0, L_0x7d22d514d498;
L_0x55555f48bbb0 .cmp/eq 32, L_0x55555f48b960, L_0x7d22d514d4e0;
L_0x55555f48bd40 .concat [ 5 27 0 0], v0x55555f45eda0_0, L_0x7d22d514d528;
L_0x55555f48bde0 .cmp/ge 32, L_0x55555f48bd40, L_0x7d22d514d570;
L_0x55555f48bfb0 .concat [ 5 27 0 0], v0x55555f45eda0_0, L_0x7d22d514d5b8;
L_0x55555f48c0a0 .cmp/ge 32, L_0x7d22d514d600, L_0x55555f48bfb0;
S_0x55555f45deb0 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x55555f45d610;
 .timescale 0 0;
L_0x55555f3a88a0 .functor BUFZ 9, L_0x55555f48b4b0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x55555f41d010_0 .net *"_ivl_0", 8 0, L_0x55555f48b4b0;  1 drivers
v0x55555f423c10_0 .net *"_ivl_2", 5 0, L_0x55555f48b550;  1 drivers
L_0x7d22d514d3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555f423cb0_0 .net *"_ivl_5", 1 0, L_0x7d22d514d3c0;  1 drivers
L_0x55555f48b4b0 .array/port v0x55555f45f440, L_0x55555f48b550;
L_0x55555f48b550 .concat [ 4 2 0 0], v0x55555f46f900_0, L_0x7d22d514d3c0;
S_0x55555f46fe20 .scope module, "tx_fifo" "sync_fifo" 4 178, 5 9 0, S_0x55555f415740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 9 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 9 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 5 "level";
    .port_info 14 /OUTPUT 5 "max_level";
P_0x55555f46ffd0 .param/l "ALMOST_EMPTY_THRESH" 0 5 14, +C4<00000000000000000000000000000001>;
P_0x55555f470010 .param/l "ALMOST_FULL_THRESH" 0 5 13, +C4<00000000000000000000000000001111>;
P_0x55555f470050 .param/l "DEPTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_0x55555f470090 .param/l "FWFT_MODE" 0 5 12, C4<1>;
P_0x55555f4700d0 .param/l "PTR_MAX" 1 5 46, C4<1111>;
P_0x55555f470110 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000001001>;
L_0x55555f3a7b00 .functor BUFZ 5, v0x55555f471820_0, C4<00000>, C4<00000>, C4<00000>;
v0x55555f470b00_0 .net *"_ivl_0", 31 0, L_0x55555f48aa60;  1 drivers
L_0x7d22d514d210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f470c00_0 .net *"_ivl_11", 26 0, L_0x7d22d514d210;  1 drivers
L_0x7d22d514d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f470ce0_0 .net/2u *"_ivl_12", 31 0, L_0x7d22d514d258;  1 drivers
v0x55555f470dd0_0 .net *"_ivl_18", 31 0, L_0x55555f48afc0;  1 drivers
L_0x7d22d514d2a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f470eb0_0 .net *"_ivl_21", 26 0, L_0x7d22d514d2a0;  1 drivers
L_0x7d22d514d2e8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55555f470fe0_0 .net/2u *"_ivl_22", 31 0, L_0x7d22d514d2e8;  1 drivers
v0x55555f4710c0_0 .net *"_ivl_26", 31 0, L_0x55555f48b230;  1 drivers
L_0x7d22d514d330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f4711a0_0 .net *"_ivl_29", 26 0, L_0x7d22d514d330;  1 drivers
L_0x7d22d514d180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555f471280_0 .net *"_ivl_3", 26 0, L_0x7d22d514d180;  1 drivers
L_0x7d22d514d378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55555f471360_0 .net/2u *"_ivl_30", 31 0, L_0x7d22d514d378;  1 drivers
L_0x7d22d514d1c8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55555f471440_0 .net/2u *"_ivl_4", 31 0, L_0x7d22d514d1c8;  1 drivers
v0x55555f471520_0 .net *"_ivl_8", 31 0, L_0x55555f48acc0;  1 drivers
v0x55555f471600_0 .net "almost_empty", 0 0, L_0x55555f48b320;  1 drivers
v0x55555f4716c0_0 .net "almost_full", 0 0, L_0x55555f48b060;  alias, 1 drivers
v0x55555f471780_0 .net "clk", 0 0, v0x55555f478490_0;  alias, 1 drivers
v0x55555f471820_0 .var "count", 4 0;
v0x55555f4718e0_0 .net "data_in", 8 0, v0x55555f476b80_0;  1 drivers
v0x55555f4719c0_0 .net "data_out", 8 0, L_0x55555f3a8230;  alias, 1 drivers
v0x55555f471aa0_0 .net "empty", 0 0, L_0x55555f48ae00;  alias, 1 drivers
v0x55555f471b60_0 .net "flush", 0 0, L_0x55555f424c70;  alias, 1 drivers
v0x55555f471c20_0 .net "full", 0 0, L_0x55555f48ab80;  alias, 1 drivers
v0x55555f471ce0_0 .net "level", 4 0, L_0x55555f3a7b00;  alias, 1 drivers
v0x55555f471dc0_0 .var "max_level", 4 0;
v0x55555f471ea0 .array "mem", 0 15, 8 0;
v0x55555f471f80_0 .var "next_count", 4 0;
v0x55555f472060_0 .var "overflow", 0 0;
v0x55555f472120_0 .net "pop", 0 0, v0x55555f477280_0;  1 drivers
v0x55555f4721e0_0 .net "push", 0 0, v0x55555f477350_0;  1 drivers
v0x55555f4722a0_0 .var "rd_ptr", 3 0;
v0x55555f472380_0 .net "rst_n", 0 0, v0x55555f478ce0_0;  alias, 1 drivers
v0x55555f472450_0 .var "underflow", 0 0;
v0x55555f4724f0_0 .var "wr_ptr", 3 0;
E_0x55555f446940/0 .event anyedge, v0x55555f471820_0, v0x55555f4721e0_0, v0x55555f471c20_0, v0x55555f472120_0;
E_0x55555f446940/1 .event anyedge, v0x55555f471aa0_0;
E_0x55555f446940 .event/or E_0x55555f446940/0, E_0x55555f446940/1;
L_0x55555f48aa60 .concat [ 5 27 0 0], v0x55555f471820_0, L_0x7d22d514d180;
L_0x55555f48ab80 .cmp/eq 32, L_0x55555f48aa60, L_0x7d22d514d1c8;
L_0x55555f48acc0 .concat [ 5 27 0 0], v0x55555f471820_0, L_0x7d22d514d210;
L_0x55555f48ae00 .cmp/eq 32, L_0x55555f48acc0, L_0x7d22d514d258;
L_0x55555f48afc0 .concat [ 5 27 0 0], v0x55555f471820_0, L_0x7d22d514d2a0;
L_0x55555f48b060 .cmp/ge 32, L_0x55555f48afc0, L_0x7d22d514d2e8;
L_0x55555f48b230 .concat [ 5 27 0 0], v0x55555f471820_0, L_0x7d22d514d330;
L_0x55555f48b320 .cmp/ge 32, L_0x7d22d514d378, L_0x55555f48b230;
S_0x55555f470630 .scope generate, "gen_fwft" "gen_fwft" 5 98, 5 98 0, S_0x55555f46fe20;
 .timescale 0 0;
L_0x55555f3a8230 .functor BUFZ 9, L_0x55555f48a790, C4<000000000>, C4<000000000>, C4<000000000>;
v0x55555f470830_0 .net *"_ivl_0", 8 0, L_0x55555f48a790;  1 drivers
v0x55555f470930_0 .net *"_ivl_2", 5 0, L_0x55555f48a830;  1 drivers
L_0x7d22d514d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55555f470a10_0 .net *"_ivl_5", 1 0, L_0x7d22d514d138;  1 drivers
L_0x55555f48a790 .array/port v0x55555f471ea0, L_0x55555f48a830;
L_0x55555f48a830 .concat [ 4 2 0 0], v0x55555f4722a0_0, L_0x7d22d514d138;
S_0x55555f477cc0 .scope task, "read_reg" "read_reg" 3 56, 3 56 0, S_0x55555f4166b0;
 .timescale -9 -12;
v0x55555f477ea0_0 .var "addr", 31 0;
v0x55555f477fa0_0 .var "data", 31 0;
TD_tb_uart_core.read_reg ;
    %wait E_0x55555f396660;
    %load/vec4 v0x55555f477ea0_0;
    %assign/vec4 v0x55555f4787e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f478a70_0, 0;
    %wait E_0x55555f396660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f478a70_0, 0;
    %wait E_0x55555f396660;
    %load/vec4 v0x55555f4789a0_0;
    %store/vec4 v0x55555f477fa0_0, 0, 32;
    %end;
S_0x55555f478080 .scope task, "write_reg" "write_reg" 3 46, 3 46 0, S_0x55555f4166b0;
 .timescale -9 -12;
v0x55555f4782b0_0 .var "addr", 31 0;
v0x55555f4783b0_0 .var "data", 31 0;
TD_tb_uart_core.write_reg ;
    %wait E_0x55555f396660;
    %load/vec4 v0x55555f4782b0_0;
    %assign/vec4 v0x55555f4787e0_0, 0;
    %load/vec4 v0x55555f4783b0_0;
    %assign/vec4 v0x55555f478b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f478c10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55555f4788d0_0, 0;
    %wait E_0x55555f396660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f478c10_0, 0;
    %end;
    .scope S_0x55555f46fe20;
T_2 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f472380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4724f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f472060_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55555f471b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4724f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f472060_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55555f4721e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x55555f471c20_0;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f472060_0, 0;
T_2.4 ;
    %load/vec4 v0x55555f4721e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x55555f471c20_0;
    %nor/r;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x55555f4718e0_0;
    %load/vec4 v0x55555f4724f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555f471ea0, 0, 4;
    %load/vec4 v0x55555f4724f0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4724f0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x55555f4724f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f4724f0_0, 0;
T_2.11 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55555f46fe20;
T_3 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f472380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4722a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f472450_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55555f471b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4722a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f472450_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55555f472120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x55555f471aa0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f472450_0, 0;
T_3.4 ;
    %load/vec4 v0x55555f472120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x55555f471aa0_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x55555f4722a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4722a0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55555f4722a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f4722a0_0, 0;
T_3.11 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555f46fe20;
T_4 ;
Ewait_0 .event/or E_0x55555f446940, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55555f471820_0;
    %store/vec4 v0x55555f471f80_0, 0, 5;
    %load/vec4 v0x55555f4721e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x55555f471c20_0;
    %nor/r;
    %and;
T_4.4;
    %load/vec4 v0x55555f472120_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.5, 8;
    %load/vec4 v0x55555f471aa0_0;
    %nor/r;
    %and;
T_4.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x55555f471820_0;
    %store/vec4 v0x55555f471f80_0, 0, 5;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x55555f471820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55555f471f80_0, 0, 5;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x55555f471820_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55555f471f80_0, 0, 5;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55555f46fe20;
T_5 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f472380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f471820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f471dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55555f471b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f471820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f471dc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55555f471f80_0;
    %assign/vec4 v0x55555f471820_0, 0;
    %load/vec4 v0x55555f471dc0_0;
    %load/vec4 v0x55555f471f80_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x55555f471f80_0;
    %assign/vec4 v0x55555f471dc0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555f46fe20;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x55555f45d610;
T_7 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f46f9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f46f6c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55555f45f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f46f6c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55555f46f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x55555f45f1c0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f46f6c0_0, 0;
T_7.4 ;
    %load/vec4 v0x55555f46f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x55555f45f1c0_0;
    %nor/r;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x55555f45ee80_0;
    %load/vec4 v0x55555f46fb60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55555f45f440, 0, 4;
    %load/vec4 v0x55555f46fb60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46fb60_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x55555f46fb60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f46fb60_0, 0;
T_7.11 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55555f45d610;
T_8 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f46f9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46f900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f46faa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55555f45f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46f900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f46faa0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55555f46f780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x55555f45f040_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f46faa0_0, 0;
T_8.4 ;
    %load/vec4 v0x55555f46f780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v0x55555f45f040_0;
    %nor/r;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x55555f46f900_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f46f900_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x55555f46f900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f46f900_0, 0;
T_8.11 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55555f45d610;
T_9 ;
Ewait_1 .event/or E_0x55555f37d3f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55555f45eda0_0;
    %store/vec4 v0x55555f46f5e0_0, 0, 5;
    %load/vec4 v0x55555f46f840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55555f45f1c0_0;
    %nor/r;
    %and;
T_9.4;
    %load/vec4 v0x55555f46f780_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.5, 8;
    %load/vec4 v0x55555f45f040_0;
    %nor/r;
    %and;
T_9.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x55555f45eda0_0;
    %store/vec4 v0x55555f46f5e0_0, 0, 5;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55555f45eda0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55555f46f5e0_0, 0, 5;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55555f45eda0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55555f46f5e0_0, 0, 5;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55555f45d610;
T_10 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f46f9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f45eda0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f45f360_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55555f45f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f45eda0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555f45f360_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55555f46f5e0_0;
    %assign/vec4 v0x55555f45eda0_0, 0;
    %load/vec4 v0x55555f45f360_0;
    %load/vec4 v0x55555f46f5e0_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x55555f46f5e0_0;
    %assign/vec4 v0x55555f45f360_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55555f45d610;
T_11 ;
    %end;
    .thread T_11;
    .scope S_0x55555f415740;
T_12 ;
Ewait_2 .event/or E_0x55555f394970, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555f4777c0_0, 0, 1;
    %load/vec4 v0x55555f475760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55555f473440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55555f475230_0;
    %store/vec4 v0x55555f4777c0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55555f475170_0;
    %nor/r;
    %store/vec4 v0x55555f4777c0_0, 0, 1;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55555f415740;
T_13 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f474740_0, 0;
    %pushi/vec4 27, 0, 16;
    %assign/vec4 v0x55555f474290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555f474580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f4749e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f474ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f474900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f474820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f473ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55555f476b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475d40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f474900_0, 4, 5;
    %load/vec4 v0x55555f474f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55555f4741b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x55555f474e20_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x55555f476b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477350_0, 0;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x55555f474e20_0;
    %assign/vec4 v0x55555f474740_0, 0;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x55555f474e20_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55555f474290_0, 0;
    %load/vec4 v0x55555f474e20_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55555f474580_0, 0;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x55555f474ac0_0;
    %load/vec4 v0x55555f474e20_0;
    %inv;
    %and;
    %assign/vec4 v0x55555f474ac0_0, 0;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x55555f474e20_0;
    %assign/vec4 v0x55555f4749e0_0, 0;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x55555f474e20_0;
    %assign/vec4 v0x55555f474900_0, 0;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x55555f474e20_0;
    %assign/vec4 v0x55555f474820_0, 0;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x55555f474e20_0;
    %assign/vec4 v0x55555f473ff0_0, 0;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
T_13.2 ;
    %load/vec4 v0x55555f474c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x55555f4741b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f475d40_0, 0;
T_13.16 ;
T_13.14 ;
    %load/vec4 v0x55555f475690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f474ac0_0, 4, 5;
T_13.18 ;
    %load/vec4 v0x55555f476de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.20, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f474ac0_0, 4, 5;
T_13.20 ;
    %load/vec4 v0x55555f4732a0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_13.24, 4;
    %load/vec4 v0x55555f473ff0_0;
    %parti/s 1, 0, 2;
    %and;
T_13.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.22, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f473ff0_0, 4, 5;
    %jmp T_13.23;
T_13.22 ;
    %load/vec4 v0x55555f4732a0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_13.27, 4;
    %pushi/vec4 16777215, 0, 32;
    %load/vec4 v0x55555f473100_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_13.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f473ff0_0, 4, 5;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x55555f4732a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555f473ff0_0, 4, 5;
    %load/vec4 v0x55555f473100_0;
    %parti/s 16, 4, 4;
    %assign/vec4 v0x55555f474290_0, 0;
    %load/vec4 v0x55555f473100_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %assign/vec4 v0x55555f474580_0, 0;
T_13.28 ;
T_13.26 ;
T_13.23 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55555f415740;
T_14 ;
Ewait_3 .event/or E_0x55555f3925e0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %load/vec4 v0x55555f4741b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.0 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x55555f4755f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0x55555f474d40_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0x55555f474740_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.3 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55555f474580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555f474290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0x55555f474ac0_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x55555f4749e0_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55555f473830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x55555f474820_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x55555f473ff0_0;
    %store/vec4 v0x55555f474ba0_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55555f415740;
T_15 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f476860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555f477020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476920_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55555f4774c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f476860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555f477020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476920_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55555f474290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476920_0, 0;
    %load/vec4 v0x55555f474290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55555f477020_0;
    %load/vec4 v0x55555f474580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %add;
    %load/vec4 v0x55555f476860_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.6, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f476860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f476920_0, 0;
    %load/vec4 v0x55555f477020_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555f477020_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55555f476860_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55555f476860_0, 0;
T_15.7 ;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55555f415740;
T_16 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f4752d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555f4758d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475390_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55555f476390_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f4752d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55555f4758d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475390_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55555f474290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475390_0, 0;
    %load/vec4 v0x55555f474290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55555f4758d0_0;
    %load/vec4 v0x55555f474580_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %add;
    %load/vec4 v0x55555f4752d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.6, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555f4752d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f475390_0, 0;
    %load/vec4 v0x55555f4758d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55555f4758d0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55555f4752d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55555f4752d0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55555f415740;
T_17 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f4774c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f477560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4769e0_0, 0;
    %pushi/vec4 8191, 0, 13;
    %assign/vec4 v0x55555f477420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f473cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477700_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f473cd0_0, 0;
    %load/vec4 v0x55555f4774c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f4774c0_0, 0;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f476ac0_0, 0;
    %load/vec4 v0x55555f476de0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.9, 10;
    %load/vec4 v0x55555f476eb0_0;
    %and;
T_17.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0x55555f473380_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_17.10, 9;
    %load/vec4 v0x55555f477640_0;
    %nor/r;
    %or;
T_17.10;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f4774c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f476ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f477560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f477a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477700_0, 0;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55555f476530_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.13, 8;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %jmp/1 T_17.14, 8;
T_17.13 ; End of true expr.
    %load/vec4 v0x55555f476c70_0;
    %parti/s 8, 0, 2;
    %xor/r;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 0, 2;
    %xor;
    %jmp/0 T_17.14, 8;
 ; End of false expr.
    %blend;
T_17.14;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55555f476c70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555f477420_0, 0;
    %load/vec4 v0x55555f474fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.15, 8;
    %pushi/vec4 10, 0, 4;
    %jmp/1 T_17.16, 8;
T_17.15 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_17.16, 8;
 ; End of false expr.
    %blend;
T_17.16;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55555f4765f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55555f4769e0_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0x55555f476c70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555f477420_0, 0;
    %load/vec4 v0x55555f474fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.17, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_17.18, 8;
T_17.17 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_17.18, 8;
 ; End of false expr.
    %blend;
T_17.18;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55555f4765f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55555f4769e0_0, 0;
T_17.12 ;
T_17.6 ;
    %jmp T_17.5;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f477700_0, 0;
    %load/vec4 v0x55555f476920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %load/vec4 v0x55555f477560_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_17.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f477560_0, 0;
    %load/vec4 v0x55555f477420_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55555f477a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55555f477420_0;
    %parti/s 12, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555f477420_0, 0;
    %load/vec4 v0x55555f4769e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_17.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f4774c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f476d40_0, 0;
    %jmp T_17.24;
T_17.23 ;
    %load/vec4 v0x55555f4769e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55555f4769e0_0, 0;
T_17.24 ;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0x55555f477560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f477560_0, 0;
    %load/vec4 v0x55555f473c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.28, 10;
    %load/vec4 v0x55555f477420_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
T_17.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.27, 9;
    %load/vec4 v0x55555f477560_0;
    %cmpi/u 3, 0, 4;
    %flag_get/vec4 5;
    %and;
T_17.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f473cd0_0, 0;
T_17.25 ;
T_17.22 ;
T_17.19 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55555f415740;
T_18 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55555f475530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f475450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f473f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f4766d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475ca0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55555f4762f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f475e10_0, 0;
    %load/vec4 v0x55555f476390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %load/vec4 v0x55555f475390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x55555f476390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %jmp T_18.13;
T_18.8 ;
    %load/vec4 v0x55555f476450_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_18.14, 4;
    %load/vec4 v0x55555f475a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f475450_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
T_18.17 ;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x55555f476450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
T_18.15 ;
    %jmp T_18.13;
T_18.9 ;
    %load/vec4 v0x55555f476450_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_18.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
    %load/vec4 v0x55555f475a40_0;
    %load/vec4 v0x55555f4762f0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55555f4762f0_0, 0;
    %load/vec4 v0x55555f475450_0;
    %load/vec4 v0x55555f474fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.22, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_18.23, 8;
T_18.22 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_18.23, 8;
 ; End of false expr.
    %blend;
T_18.23;
    %cmp/e;
    %jmp/0xz  T_18.20, 4;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %jmp T_18.25;
T_18.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
T_18.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f475450_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0x55555f475450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f475450_0, 0;
T_18.21 ;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0x55555f476450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
T_18.19 ;
    %jmp T_18.13;
T_18.10 ;
    %load/vec4 v0x55555f476450_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_18.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
    %load/vec4 v0x55555f475a40_0;
    %assign/vec4 v0x55555f475ca0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %jmp T_18.27;
T_18.26 ;
    %load/vec4 v0x55555f476450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
T_18.27 ;
    %jmp T_18.13;
T_18.11 ;
    %load/vec4 v0x55555f476450_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_18.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
    %load/vec4 v0x55555f475a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f4766d0_0, 0;
    %load/vec4 v0x55555f4765f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.34, 9;
    %load/vec4 v0x55555f475450_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55555f475450_0, 0;
    %jmp T_18.33;
T_18.32 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
T_18.33 ;
    %jmp T_18.31;
T_18.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f4766d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
T_18.31 ;
    %jmp T_18.29;
T_18.28 ;
    %load/vec4 v0x55555f476450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
T_18.29 ;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
T_18.6 ;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x55555f475a40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.37, 9;
    %load/vec4 v0x55555f475760_0;
    %and;
T_18.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.35, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f476450_0, 0;
T_18.35 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x55555f474fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.38, 8;
    %load/vec4 v0x55555f4762f0_0;
    %jmp/1 T_18.39, 8;
T_18.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55555f4762f0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.39, 8;
 ; End of false expr.
    %blend;
T_18.39;
    %assign/vec4 v0x55555f475530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f475e10_0, 0;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.40, 8;
    %load/vec4 v0x55555f476530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.42, 8;
    %load/vec4 v0x55555f475ca0_0;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55555f473f30_0, 0;
    %jmp T_18.43;
T_18.42 ;
    %load/vec4 v0x55555f475ca0_0;
    %load/vec4 v0x55555f473e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_18.44, 8;
    %load/vec4 v0x55555f4762f0_0;
    %parti/s 8, 0, 2;
    %xor/r;
    %inv;
    %jmp/1 T_18.45, 8;
T_18.44 ; End of true expr.
    %load/vec4 v0x55555f4762f0_0;
    %parti/s 8, 0, 2;
    %xor/r;
    %jmp/0 T_18.45, 8;
 ; End of false expr.
    %blend;
T_18.45;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55555f473f30_0, 0;
T_18.43 ;
    %jmp T_18.41;
T_18.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f473f30_0, 0;
T_18.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555f476390_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55555f415740;
T_19 ;
    %wait E_0x55555f396130;
    %load/vec4 v0x55555f475080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f473100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f4731e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55555f475a40_0;
    %assign/vec4 v0x55555f4731e0_0, 0;
    %load/vec4 v0x55555f4732a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x55555f473ff0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f473100_0, 0;
T_19.7 ;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x55555f4731e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.11, 9;
    %load/vec4 v0x55555f475a40_0;
    %nor/r;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f473100_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v0x55555f475a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x55555f473100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55555f473100_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x55555f4731e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.16, 9;
    %load/vec4 v0x55555f475a40_0;
    %and;
T_19.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
T_19.14 ;
T_19.13 ;
T_19.10 ;
    %load/vec4 v0x55555f473100_0;
    %cmpi/u 16777215, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.17, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
T_19.17 ;
    %jmp T_19.6;
T_19.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55555f4732a0_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55555f4166b0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555f478490_0, 0, 1;
T_20.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55555f478490_0;
    %inv;
    %store/vec4 v0x55555f478490_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x55555f4166b0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f478ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f478d80_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x55555f4787e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55555f478b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f478c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555f478a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55555f4788d0_0, 0;
    %pushi/vec4 10, 0, 32;
T_21.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %subi 1, 0, 32;
    %wait E_0x55555f396660;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555f478ce0_0, 0;
    %pushi/vec4 10, 0, 32;
T_21.2 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %subi 1, 0, 32;
    %wait E_0x55555f396660;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 81 "$display", "--- Starting UART Core Test ---" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55555f4782b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55555f4783b0_0, 0, 32;
    %fork TD_tb_uart_core.write_reg, S_0x55555f478080;
    %join;
    %vpi_call/w 3 86 "$display", "Configured UART: 8N1, TX/RX Enabled" {0 0 0};
    %vpi_call/w 3 89 "$display", "Transmitting 0xA5..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555f4782b0_0, 0, 32;
    %pushi/vec4 165, 0, 32;
    %store/vec4 v0x55555f4783b0_0, 0, 32;
    %fork TD_tb_uart_core.write_reg, S_0x55555f478080;
    %join;
    %fork t_1, S_0x55555f417b20;
    %jmp t_0;
    .scope S_0x55555f417b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555f41b460_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55555f41b460_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55555f477ea0_0, 0, 32;
    %fork TD_tb_uart_core.read_reg, S_0x55555f477cc0;
    %join;
    %load/vec4 v0x55555f477fa0_0;
    %store/vec4 v0x55555f41b460_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_21.6 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_21.7, 5;
    %jmp/1 T_21.7, 4;
    %subi 1, 0, 32;
    %wait E_0x55555f396660;
    %jmp T_21.6;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call/w 3 100 "$display", "RX Ready detected!" {0 0 0};
    %end;
    .scope S_0x55555f4166b0;
t_0 %join;
    %fork t_3, S_0x55555f418bb0;
    %jmp t_2;
    .scope S_0x55555f418bb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555f477ea0_0, 0, 32;
    %fork TD_tb_uart_core.read_reg, S_0x55555f477cc0;
    %join;
    %load/vec4 v0x55555f477fa0_0;
    %store/vec4 v0x55555f41cf70_0, 0, 32;
    %vpi_call/w 3 107 "$display", "Received Data: 0x%0h", &PV<v0x55555f41cf70_0, 0, 8> {0 0 0};
    %load/vec4 v0x55555f41cf70_0;
    %parti/s 8, 0, 2;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_21.8, 4;
    %vpi_call/w 3 108 "$display", "PASS: Data matches!" {0 0 0};
    %jmp T_21.9;
T_21.8 ;
    %vpi_call/w 3 109 "$display", "FAIL: Data mismatch (Expected 0xA5)" {0 0 0};
T_21.9 ;
    %end;
    .scope S_0x55555f4166b0;
t_2 %join;
    %pushi/vec4 100, 0, 32;
T_21.10 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_21.11, 5;
    %jmp/1 T_21.11, 4;
    %subi 1, 0, 32;
    %wait E_0x55555f396660;
    %jmp T_21.10;
T_21.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 113 "$display", "--- UART Core Test Complete ---" {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_uart_core.sv";
    "rtl/verilog/uart_core.sv";
    "../../../IP/common/sync_fifo/rtl/verilog/sync_fifo.sv";
