#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 31 08:27:54 2025
# Process ID: 13516
# Current directory: C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8152 C:\Users\A\Desktop\TRDP_DIR\TRDP_PL_mac\TRDP_PL_test.xpr
# Log file: C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/vivado.log
# Journal file: C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac\vivado.jou
# Running On: DESKTOP-0HRFVUH, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 20, Host memory: 34189 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.xpr
update_compile_order -fileset sources_1
update_module_reference system_gmii2rgmii_0_2
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets gmii2rgmii_0_gmii_rx_dv] [get_bd_nets adaptive_udp_0_rec_tlast] [get_bd_nets adaptive_udp_0_tx_req] [get_bd_nets fifo_generator_1_m_axis_tvalid] [get_bd_nets adaptive_udp_0_fifo_rst_n] [get_bd_nets adaptive_udp_0_rec_data] [get_bd_nets gmii2rgmii_0_gmii_rx_clk] [get_bd_nets fifo_generator_1_m_axis_tdata] [get_bd_nets fifo_generator_1_m_axis_tlast] [get_bd_nets gmii2rgmii_0_gmii_rxd] [get_bd_nets adaptive_udp_0_gmii_tx_en_r] [get_bd_nets adaptive_udp_0_gmii_txd_r] [get_bd_nets adaptive_udp_0_rec_en] [get_bd_nets fifo_generator_0_s_axis_tready] [get_bd_cells adaptive_udp_0]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
create_bd_cell -type module -reference ethernet_controller ethernet_controller_0
set_property location {2 448 917} [get_bd_cells ethernet_controller_0]
connect_bd_net [get_bd_pins gmii2rgmii_0/gmii_rx_dv] [get_bd_pins ethernet_controller_0/gmii_rx_dv]
connect_bd_net [get_bd_pins gmii2rgmii_0/gmii_rxd] [get_bd_pins ethernet_controller_0/gmii_rxd]
startgroup
connect_bd_net [get_bd_pins gmii2rgmii_0/gmii_rx_clk] [get_bd_pins ethernet_controller_0/gmii_rx_clk]
endgroup
connect_bd_net [get_bd_pins ethernet_controller_0/rec_tlast] [get_bd_pins fifo_generator_0/s_axis_tlast]
connect_bd_net [get_bd_pins ethernet_controller_0/rec_en] [get_bd_pins fifo_generator_0/s_axis_tvalid]
startgroup
connect_bd_net [get_bd_pins ethernet_controller_0/rec_data] [get_bd_pins fifo_generator_0/s_axis_tdata]
endgroup
connect_bd_net [get_bd_pins mdio_rw_test_0/module_rst_n] [get_bd_pins ethernet_controller_0/rst_n]
connect_bd_net [get_bd_pins mdio_rw_test_0/module_rst_n] [get_bd_pins fifo_generator_0/s_aresetn]
validate_bd_design
undo
redo
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
save_bd_design
update_compile_order -fileset sources_1
close [ open C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/new/ethernet_controller_tx.v w ]
add_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/new/ethernet_controller_tx.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
update_module_reference system_ethernet_controller_0_0
connect_bd_net [get_bd_pins ethernet_controller_0/gmii_tx_en] [get_bd_pins gmii2rgmii_0/gmii_tx_en]
connect_bd_net [get_bd_pins ethernet_controller_0/gmii_txd] [get_bd_pins fifo_generator_0/s_aclk]
undo
connect_bd_net [get_bd_pins ethernet_controller_0/gmii_txd] [get_bd_pins gmii2rgmii_0/gmii_txd]
connect_bd_net [get_bd_pins fifo_generator_1/m_axis_tdata] [get_bd_pins ethernet_controller_0/tx_data]
startgroup
connect_bd_net [get_bd_pins fifo_generator_1/m_axis_tlast] [get_bd_pins ethernet_controller_0/tx_tlast]
endgroup
connect_bd_net [get_bd_pins fifo_generator_1/m_axis_tready] [get_bd_pins processing_system7_0/FCLK_CLK0]
undo
connect_bd_net [get_bd_pins fifo_generator_1/m_axis_tready] [get_bd_pins ethernet_controller_0/tx_tready]
connect_bd_net [get_bd_pins fifo_generator_1/m_axis_tvalid] [get_bd_pins ethernet_controller_0/tx_tvalid]
save_bd_design
validate_bd_design
validate_bd_design
connect_bd_net [get_bd_pins gmii2rgmii_0/gmii_rx_clk] [get_bd_pins fifo_generator_0/s_aclk]
validate_bd_design
update_module_reference system_ethernet_controller_0_0
validate_bd_design
validate_bd_design -force
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
set_property location {1 74 957} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets adaptive_udp_0_module_rst_n]
connect_bd_net [get_bd_pins mdio_rw_test_0/module_rst_n] [get_bd_pins proc_sys_reset_1/ext_reset_in]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins ethernet_controller_0/rst_n]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins fifo_generator_0/s_aresetn]
startgroup
connect_bd_net [get_bd_pins gmii2rgmii_0/rst_n] [get_bd_pins ethernet_controller_0/gmii_tx_en]
endgroup
undo
set_property location {7 3172 1161} [get_bd_cells gmii2rgmii_0]
connect_bd_net [get_bd_pins gmii2rgmii_0/rst_n] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
validate_bd_design
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins gmii2rgmii_0/gmii_rx_clk]
validate_bd_design
validate_bd_design -force
regenerate_bd_layout
validate_bd_design -force
save_bd_design
generate_target all [get_files  C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/A/modeltech64_2020.4/vivado_2021_1_lib} {questa=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 28
wait_on_run impl_1
update_compile_order -fileset sources_1
update_module_reference system_ethernet_controller_0_0
validate_bd_design
save_bd_design
generate_target all [get_files  C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/A/modeltech64_2020.4/vivado_2021_1_lib} {questa=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
close_bd_design [get_bd_designs system]
launch_runs synth_1 -jobs 28
wait_on_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
file mkdir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/vitis
write_hw_platform -fixed -include_bit -force -file C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/vitis/system_wrapper.xsa
update_compile_order -fileset sources_1
update_module_reference system_ethernet_controller_0_0
validate_bd_design
save_bd_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sim_1/new/tb_ethernet_controller_tx.sv w ]
add_files -fileset sim_1 C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sim_1/new/tb_ethernet_controller_tx.sv
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
file delete -force C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0
file delete -force c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.gen/sources_1/ip/fifo_generator_0
update_compile_order -fileset sim_1
set_property top tb_ethernet_controller_tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Clock_Type_AXI {Independent_Clock} \
  CONFIG.Enable_TLAST {true} \
  CONFIG.FIFO_Application_Type_axis {Packet_FIFO} \
  CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \
  CONFIG.INTERFACE_TYPE {AXI_STREAM} \
  CONFIG.TDATA_NUM_BYTES {1} \
  CONFIG.TUSER_WIDTH {0} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs fifo_generator_0_synth_1 -jobs 28
wait_on_run fifo_generator_0_synth_1
export_simulation -of_objects [get_files c:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/A/modeltech64_2020.4/vivado_2021_1_lib} {questa=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
generate_target Simulation [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci]
launch_simulation
generate_target Simulation [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci]
launch_simulation
open_wave_config C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/tb_gmii2rgmii_behav.wcfg
source tb_ethernet_controller_tx.tcl
current_wave_config {tb_gmii2rgmii_behav.wcfg}
add_wave {{/tb_ethernet_controller_tx/clk_25m}} {{/tb_ethernet_controller_tx/clk_125m}} {{/tb_ethernet_controller_tx/rst_n}} {{/tb_ethernet_controller_tx/gmii_tx_en}} {{/tb_ethernet_controller_tx/gmii_txd}} {{/tb_ethernet_controller_tx/tx_data}} {{/tb_ethernet_controller_tx/tx_tready}} {{/tb_ethernet_controller_tx/tx_tvalid}} {{/tb_ethernet_controller_tx/tx_tlast}} {{/tb_ethernet_controller_tx/ethernet_frame}} {{/tb_ethernet_controller_tx/s_axis_tvalid}} {{/tb_ethernet_controller_tx/s_axis_tready}} {{/tb_ethernet_controller_tx/s_axis_tdata}} {{/tb_ethernet_controller_tx/s_axis_tlast}} 
save_wave_config {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/tb_gmii2rgmii_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1 us
run 1 us
current_wave_config {tb_gmii2rgmii_behav.wcfg}
add_wave {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/clk}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/rst_n}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/gmii_tx_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/gmii_txd}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_data}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_tvalid}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_tlast}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_tready}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/crc_data}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/crc_next}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/crc_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/crc_clr}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/rst_n_delay}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/clk_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_start_d}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/cur_state}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/next_state}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/skip_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/cnt}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_ethernet_controller_tx/tx_start}} 
relaunch_sim
relaunch_sim
run 1 us
run 1 us
relaunch_sim
run 1 us
relaunch_sim
current_wave_config {tb_gmii2rgmii_behav.wcfg}
add_wave {{/tb_ethernet_controller_tx/u_fifo_generator_0/s_axis_tvalid}} {{/tb_ethernet_controller_tx/u_fifo_generator_0/s_axis_tready}} {{/tb_ethernet_controller_tx/u_fifo_generator_0/s_axis_tdata}} {{/tb_ethernet_controller_tx/u_fifo_generator_0/s_axis_tlast}} 
relaunch_sim
relaunch_sim
run 1 us
relaunch_sim
run 1 us
relaunch_sim
relaunch_sim
run 1 us
run 1 us
update_module_reference system_ethernet_controller_0_0
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs system]
relaunch_sim
run 1 us
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
relaunch_sim
run 1 us
current_wave_config {tb_gmii2rgmii_behav.wcfg}
add_wave {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/clk}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/clk_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/rst_n}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/data}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/crc_en}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/crc_clr}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/crc_data}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/crc_next}} {{/tb_ethernet_controller_tx/u_ethernet_controller/u_crc32_d8_tx/data_t}} 
relaunch_sim
run 1 us
relaunch_sim
run 1 us
relaunch_sim
run 1 us
run 1 us
save_wave_config {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/tb_gmii2rgmii_behav.wcfg}
close_sim
update_module_reference system_ethernet_controller_0_0
validate_bd_design
generate_target all [get_files  C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files -ipstatic_source_dir C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/A/modeltech64_2020.4/vivado_2021_1_lib} {questa=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/questa} {riviera=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/riviera} {activehdl=C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_param general.maxThreads 8
close [ open C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/constrs_1/new/trdp_pl.xdc w ]
add_files -fileset constrs_1 C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/constrs_1/new/trdp_pl.xdc
export_ip_user_files -of_objects  [get_files C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/constrs_1/new/adaptive_icmp.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/constrs_1/new/adaptive_icmp.xdc
file delete -force C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/constrs_1/new/adaptive_icmp.xdc
reset_simulation -simset sim_1 -mode behavioral
reset_run synth_1
launch_runs synth_1 -jobs 28
wait_on_run synth_1
close_bd_design [get_bd_designs system]
launch_runs impl_1 -jobs 28
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/TRDP_PL_test.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -jobs 28
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 28
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/A/Desktop/TRDP_DIR/TRDP_PL_mac/vitis/system_wrapper.xsa
