verilog work "part1_b.v"
