#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Feb  3 15:43:43 2020
# Process ID: 14080
# Current directory: C:/A2_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20920 C:\A2_project\Board_Project_A2_multi_processor.xpr
# Log file: C:/A2_project/vivado.log
# Journal file: C:/A2_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Board_Project_A2_multi_processor.xpr
reset_run design_multi_microblaze_0_axi_intc_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_bd_design {C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1]
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_multi" 
save_bd_design
reset_run synth_1
reset_run design_multi_clk_wiz_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets sys_clock_1]
delete_bd_objs [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins clk_wiz_1/locked]
undo
connect_bd_net [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/A2_project/Board_Project_A2_multi_processor.sdk
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

launch_sdk -workspace C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw -hwspec C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf
startgroup
set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {5} CONFIG.C_USE_UART {1} CONFIG.C_DBG_REG_ACCESS {1} CONFIG.C_DBG_MEM_ACCESS {0}] [get_bd_cells mdm_1]
endgroup
set_property location {1 51 -211} [get_bd_cells mdm_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mdm_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mdm_1/S_AXI]
reset_run design_multi_mdm_1_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

startgroup
set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {4} CONFIG.C_DBG_REG_ACCESS {0}] [get_bd_cells mdm_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_I_AXI {0} CONFIG.G_TEMPLATE_LIST {8} CONFIG.G_USE_EXCEPTIONS {0} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} CONFIG.C_DIV_ZERO_EXCEPTION {0} CONFIG.C_FPU_EXCEPTION {0} CONFIG.C_PVR {0} CONFIG.C_NUMBER_OF_PC_BRK {1} CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} CONFIG.C_OPCODE_0x0_ILLEGAL {0} CONFIG.C_USE_ICACHE {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_ICACHE_LINE_LEN {4} CONFIG.C_ICACHE_VICTIMS {0} CONFIG.C_ICACHE_STREAMS {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_USE_WRITEBACK {0} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1}] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC]
endgroup
startgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.G_TEMPLATE_LIST {8} CONFIG.G_USE_EXCEPTIONS {0} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_DIV {0} CONFIG.C_USE_HW_MUL {0} CONFIG.C_USE_FPU {0} CONFIG.C_UNALIGNED_EXCEPTIONS {0} CONFIG.C_ILL_OPCODE_EXCEPTION {0} CONFIG.C_M_AXI_I_BUS_EXCEPTION {0} CONFIG.C_M_AXI_D_BUS_EXCEPTION {0} CONFIG.C_DIV_ZERO_EXCEPTION {0} CONFIG.C_FPU_EXCEPTION {0} CONFIG.C_PVR {0} CONFIG.C_NUMBER_OF_PC_BRK {1} CONFIG.C_NUMBER_OF_RD_ADDR_BRK {0} CONFIG.C_NUMBER_OF_WR_ADDR_BRK {0} CONFIG.C_OPCODE_0x0_ILLEGAL {0} CONFIG.C_USE_ICACHE {1} CONFIG.C_ADDR_TAG_BITS {16} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_ICACHE_LINE_LEN {4} CONFIG.C_ICACHE_VICTIMS {0} CONFIG.C_ICACHE_STREAMS {0} CONFIG.C_USE_DCACHE {1} CONFIG.C_DCACHE_ADDR_TAG {16} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_USE_WRITEBACK {0} CONFIG.C_USE_MMU {0} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1}] [get_bd_cells microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DC] [get_bd_intf_pins axi_smc/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_smc/S01_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]
save_bd_design
generate_target all [get_files  C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
catch { config_ip_cache -export [get_ips -all design_multi_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_multi_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_multi_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_multi_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
launch_runs -jobs 8 {design_multi_microblaze_0_0_synth_1 design_multi_ilmb_bram_if_cntlr_0_synth_1 design_multi_mdm_1_0_synth_1}
export_simulation -of_objects [get_files C:/A2_project/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -directory C:/A2_project/Board_Project_A2_multi_processor.ip_user_files/sim_scripts -ip_user_files_dir C:/A2_project/Board_Project_A2_multi_processor.ip_user_files -ipstatic_source_dir C:/A2_project/Board_Project_A2_multi_processor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/modelsim} {questa=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/questa} {riviera=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/riviera} {activehdl=C:/A2_project/Board_Project_A2_multi_processor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mdm_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mdm_1/S_AXI]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/processing_system7_0/S_AXI_GP0} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
reset_run design_multi_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 8
assign_bd_address
exclude_bd_addr_seg [get_bd_addr_segs processing_system7_0/Data/SEG_mdm_1_Reg]
delete_bd_objs [get_bd_addr_segs -excluded processing_system7_0/Data/SEG_mdm_1_Reg]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_DDR_LOWOCM]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/A2_project/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Software/multi_processor_sw/design_multi_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_USE_HIGH_OCM {1}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_HIGH_OCM }]
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_HIGH_OCM }]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_GP0_HIGH_OCM]
delete_bd_objs [get_bd_addr_segs microblaze_0/Data/SEG_processing_system7_0_HP0_HIGH_OCM]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Cached)} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
startgroup
set_property -dict [list CONFIG.PCW_USE_HIGH_OCM {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
