
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002150    0.015997    0.007226    2.007226 v A[0] (in)
                                                         A[0] (net)
                      0.015998    0.000000    2.007226 v input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.019609    0.207054    0.376027    2.383253 v input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net1 (net)
                      0.207075    0.002212    2.385466 v _6_/D (sky130_fd_sc_hd__and4_1)
     3    0.016209    0.175375    0.579406    2.964872 v _6_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.175375    0.000741    2.965613 v _8_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.012668    0.467995    0.454988    3.420601 ^ _8_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         net6 (net)
                      0.468000    0.001197    3.421798 ^ output6/A (sky130_fd_sc_hd__buf_2)
     1    0.034147    0.272880    0.508985    3.930783 ^ output6/X (sky130_fd_sc_hd__buf_2)
                                                         P[1] (net)
                      0.272886    0.001654    3.932438 ^ P[1] (out)
                                              3.932438   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -3.932438   data arrival time
---------------------------------------------------------------------------------------------
                                              3.817562   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
