// Seed: 2043188297
module module_0;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri0 id_11
);
  wire id_13;
  module_0();
endmodule
module module_2;
  id_1(
      .id_0(id_2), .id_1(id_3), .id_2(1), .id_3(1), .id_4(id_2)
  );
  `define pp_4 0
  wire id_5;
  module_0();
  assign `pp_4 = 1;
endmodule
