 
****************************************
Report : area
Design : Top
Version: R-2020.09-SP5
Date   : Thu May 19 15:09:03 2022
****************************************

Library(s) Used:

    fsa0m_a_generic_core_tt1p8v25c (File: /home/b08901065/private/verilog/synthesis/fsa0m_a_generic_core_tt1p8v25c.db)

Number of ports:                         3776
Number of nets:                         34402
Number of cells:                        30727
Number of combinational cells:          28115
Number of sequential cells:              2522
Number of macros/black boxes:               0
Number of buf/inv:                       6671
Number of references:                      41

Combinational area:             407020.826101
Buf/Inv area:                    57596.312992
Noncombinational area:          148153.019150
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                555173.845251
Total area:                 undefined
1
