
*** Running vivado
    with args -log soc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Dec 26 23:22:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_top.tcl -notrace
Command: link_design -top soc_top -part xc7a35tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 572.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Projects/VivadoProject/RiscV_CPU/constraints/ego1.xdc]
Finished Parsing XDC File [F:/Projects/VivadoProject/RiscV_CPU/constraints/ego1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 716.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.625 . Memory (MB): peak = 752.980 ; gain = 31.051

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 260493992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.652 ; gain = 545.672

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1701.160 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1701.160 ; gain = 0.000
Phase 1 Initialization | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1701.160 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1701.160 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1701.160 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 260493992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1701.160 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 80 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a415b00a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1701.160 ; gain = 0.000
Retarget | Checksum: 1a415b00a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 210fc6e20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1701.160 ; gain = 0.000
Constant propagation | Checksum: 210fc6e20
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1701.160 ; gain = 0.000
Phase 5 Sweep | Checksum: 20d686cc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1701.160 ; gain = 0.000
Sweep | Checksum: 20d686cc2
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20d686cc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1701.160 ; gain = 0.000
BUFG optimization | Checksum: 20d686cc2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20d686cc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1701.160 ; gain = 0.000
Shift Register Optimization | Checksum: 20d686cc2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20d686cc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1701.160 ; gain = 0.000
Post Processing Netlist | Checksum: 20d686cc2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1701.160 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1701.160 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1701.160 ; gain = 0.000
Phase 9 Finalization | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1701.160 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1701.160 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 134 After: 301
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1761.164 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21901a230

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.861 . Memory (MB): peak = 1761.164 ; gain = 60.004

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1761.164 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1761.164 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21901a230

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1761.164 ; gain = 1039.234
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1761.164 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1761.164 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d2803a0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1761.164 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b9e698b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18116d536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.984 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18116d536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18116d536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.996 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e555a3e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13757285a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13757285a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 140c10153

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16ea1db6f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 424 LUTNM shape to break, 95 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 27, two critical 397, total 424, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 452 nets or LUTs. Breaked 424 LUTs, combined 28 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          424  |             28  |                   452  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          424  |             28  |                   452  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 27524894b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 27f1b2734

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27f1b2734

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29f10204a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24ebaa6bc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ade895e6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9233f90

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2b6baeab5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 33ba5dec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2e9c57206

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22508dc6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 31d7d4bd9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 31d7d4bd9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 32454b354

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.943 | TNS=-24739.338 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d40d35e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Place 46-33] Processed net u_cpu/u_regfile/rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2aed230c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 32454b354

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.950. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fcda3fd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fcda3fd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fcda3fd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fcda3fd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1fcda3fd7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1761.164 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 177b3f56d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000
Ending Placer Task | Checksum: 1626e0f79

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1761.164 ; gain = 0.000
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.164 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1761.164 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1761.164 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1761.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1770.875 ; gain = 9.711
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.56s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1770.875 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.950 | TNS=-21421.987 |
Phase 1 Physical Synthesis Initialization | Checksum: 10616b6fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1773.391 ; gain = 2.516
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.950 | TNS=-21421.987 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10616b6fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1773.391 ; gain = 2.516

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.950 | TNS=-21421.987 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[27].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][27]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.949 | TNS=-21421.856 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[8].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][8]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.948 | TNS=-21421.649 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[2].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][2]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.945 | TNS=-21421.380 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[8].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][8]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.938 | TNS=-21420.930 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_cpu/blocked[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_cpu/blocked[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.882 | TNS=-21069.898 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[11].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][11]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.853 | TNS=-21069.667 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[23].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][23]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.850 | TNS=-21069.498 |
INFO: [Physopt 32-81] Processed net u_cpu/blocked[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_cpu/blocked[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.848 | TNS=-21067.684 |
INFO: [Physopt 32-601] Processed net u_cpu/blocked[0]_repN_2. Net driver u_cpu/blocked_reg[0]_replica_2 was replaced.
INFO: [Physopt 32-735] Processed net u_cpu/blocked[0]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.847 | TNS=-21064.921 |
INFO: [Physopt 32-702] Processed net u_cpu/blocked[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][31]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][23]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][19]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][15]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][11]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][6]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/muldiv_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/mem_reg_15[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-21056.001 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[1].  Re-placed instance u_muldiv/div_quot_reg[1]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-21056.270 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[2].  Re-placed instance u_muldiv/div_quot_reg[2]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-21056.647 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[3].  Re-placed instance u_muldiv/div_quot_reg[3]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.843 | TNS=-21056.927 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem/mem_reg_9_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][9]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.842 | TNS=-21056.683 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[10].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][10]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.839 | TNS=-21056.614 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.833 | TNS=-21056.087 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[16].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][16]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.826 | TNS=-21056.314 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[28].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][28]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.820 | TNS=-21055.866 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[31].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][31]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21055.848 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_count_reg_n_0_[0].  Re-placed instance u_muldiv/div_count_reg[0]
INFO: [Physopt 32-735] Processed net u_muldiv/div_count_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21055.663 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_count_reg_n_0_[1].  Re-placed instance u_muldiv/div_count_reg[1]
INFO: [Physopt 32-735] Processed net u_muldiv/div_count_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21055.477 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[25].  Re-placed instance u_muldiv/div_rem_reg[25]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21055.290 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[27].  Re-placed instance u_muldiv/div_rem_reg[27]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21055.104 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[28].  Re-placed instance u_muldiv/div_rem_reg[28]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21054.926 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[30].  Re-placed instance u_muldiv/div_rem_reg[30]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-21054.759 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/blocked[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][17]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.816 | TNS=-21054.366 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.816 | TNS=-21054.366 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1781.410 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 19c887dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1781.410 ; gain = 10.535

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.816 | TNS=-21054.366 |
INFO: [Physopt 32-663] Processed net u_muldiv/result_reg_reg[31]_0[21].  Re-placed instance u_muldiv/result_reg_reg[21]
INFO: [Physopt 32-735] Processed net u_muldiv/result_reg_reg[31]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.816 | TNS=-21054.424 |
INFO: [Physopt 32-663] Processed net u_muldiv/result_reg_reg[31]_0[25].  Re-placed instance u_muldiv/result_reg_reg[25]
INFO: [Physopt 32-735] Processed net u_muldiv/result_reg_reg[31]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.816 | TNS=-21054.497 |
INFO: [Physopt 32-663] Processed net u_muldiv/result_reg_reg[31]_0[30].  Re-placed instance u_muldiv/result_reg_reg[30]
INFO: [Physopt 32-735] Processed net u_muldiv/result_reg_reg[31]_0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.814 | TNS=-21054.551 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[14].  Re-placed instance u_muldiv/div_quot_reg[14]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.814 | TNS=-21055.139 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[4].  Re-placed instance u_muldiv/div_quot_reg[4]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.814 | TNS=-21055.881 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[8].  Re-placed instance u_muldiv/div_quot_reg[8]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.814 | TNS=-21056.463 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[2].  Re-placed instance u_muldiv/div_rem_reg[2]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.814 | TNS=-21056.314 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_rem_reg_n_0_[3].  Re-placed instance u_muldiv/div_rem_reg[3]
INFO: [Physopt 32-735] Processed net u_muldiv/div_rem_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.813 | TNS=-21056.165 |
INFO: [Physopt 32-663] Processed net u_muldiv/Q[15].  Re-placed instance u_muldiv/div_quot_reg[15]
INFO: [Physopt 32-735] Processed net u_muldiv/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.813 | TNS=-21056.752 |
INFO: [Physopt 32-702] Processed net u_muldiv/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/blocked[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_muldiv/div_count[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell u_muldiv/div_count[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.802 | TNS=-21050.495 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/blocked[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.799 | TNS=-21049.971 |
INFO: [Physopt 32-663] Processed net u_cpu/pc_reg[1]_4[11].  Re-placed instance u_cpu/pc_reg[1][11]
INFO: [Physopt 32-735] Processed net u_cpu/pc_reg[1]_4[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.797 | TNS=-21049.429 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/u_ex/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/pc[0][3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/mem_reg_15[2].  Re-placed instance u_cpu/u_sched/ifid_inst[0][2]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/mem_reg_15[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.793 | TNS=-21045.846 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][31]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.791 | TNS=-21044.903 |
INFO: [Physopt 32-663] Processed net u_muldiv/div_divisor_abs_reg_n_0_[23].  Re-placed instance u_muldiv/div_divisor_abs_reg[23]
INFO: [Physopt 32-735] Processed net u_muldiv/div_divisor_abs_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.791 | TNS=-21045.398 |
INFO: [Physopt 32-702] Processed net u_muldiv/div_divisor_abs_reg_n_0_[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_7_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/result_reg[31]_i_14_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/result_reg[31]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.787 | TNS=-21042.571 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[28].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][28]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.785 | TNS=-21042.562 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.782 | TNS=-21042.099 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem/mem_reg_9_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][11]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][6]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.781 | TNS=-21040.485 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[18].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][18]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.768 | TNS=-21040.467 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/mem_reg_15[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.763 | TNS=-21029.220 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.763 | TNS=-21028.733 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/result_reg[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/result_reg[31]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.750 | TNS=-21023.494 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[6].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][6]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.747 | TNS=-21023.032 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[2].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][2]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.746 | TNS=-21022.746 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_14_n_0.  Re-placed instance u_cpu/u_sched/FSM_sequential_state[0]_i_14
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.744 | TNS=-21015.143 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][15]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.738 | TNS=-21014.263 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][6]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.727 | TNS=-21003.718 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][19]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.725 | TNS=-21002.430 |
INFO: [Physopt 32-702] Processed net u_muldiv/Q[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_7_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.712 | TNS=-21001.222 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][17]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][17]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.708 | TNS=-21000.855 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_7_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_4_n_0.  Re-placed instance u_cpu/u_sched/FSM_sequential_state[0]_i_4
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.708 | TNS=-20997.162 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[13].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][13]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.697 | TNS=-20997.122 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.695 | TNS=-20997.082 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.688 | TNS=-20996.789 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.687 | TNS=-20996.602 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[20].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][20]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.687 | TNS=-20996.318 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][11]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.682 | TNS=-20994.987 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[6].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][6]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.680 | TNS=-20995.038 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.678 | TNS=-20994.894 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.673 | TNS=-20994.674 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[0].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][0]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.671 | TNS=-20994.656 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][11]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_is_load_reg[1]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/mem_reg_15[0].  Re-placed instance u_cpu/u_sched/ifid_inst[0][0]_i_1
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/mem_reg_15[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.670 | TNS=-20981.657 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][28]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][28]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.668 | TNS=-20980.973 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.667 | TNS=-20980.930 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.660 | TNS=-20980.398 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/mem_reg_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/ifid_inst[0][2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.657 | TNS=-20972.782 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_8_n_0.  Re-placed instance u_cpu/u_sched/exmem_alu_result[0][16]_i_8
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.656 | TNS=-20972.573 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_19_n_0.  Re-placed instance u_cpu/u_sched/FSM_sequential_state[0]_i_19
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/FSM_sequential_state[0]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.655 | TNS=-20966.381 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/muldiv_b[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.648 | TNS=-20965.324 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/muldiv_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/mem_reg_15[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/ifid_inst[0][31]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.627 | TNS=-20901.802 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[14].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][14]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.627 | TNS=-20901.873 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.624 | TNS=-20901.609 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][12]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][13]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.612 | TNS=-20901.216 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.604 | TNS=-20900.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][26]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.594 | TNS=-20900.472 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.594 | TNS=-20900.221 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/muldiv_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_is_load_reg[1]_8[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/mem_reg_15[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem/ifid_inst_reg[0][5]_i_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/ifid_inst[0][31]_i_16_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.585 | TNS=-20877.918 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[15].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[1][15]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[1]_16[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.561 | TNS=-20877.798 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.551 | TNS=-20877.549 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/ifid_inst[0][1]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.544 | TNS=-20867.947 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[4].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][4]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.535 | TNS=-20867.925 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.529 | TNS=-20867.425 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[3].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][3]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.524 | TNS=-20866.728 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_18_n_0.  Re-placed instance u_cpu/u_sched/exmem_alu_result[0][23]_i_18
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.515 | TNS=-20866.644 |
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][8]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.512 | TNS=-20866.544 |
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[11].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][11]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.503 | TNS=-20866.046 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][23]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.493 | TNS=-20865.682 |
INFO: [Physopt 32-702] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.490 | TNS=-20865.282 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][16]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][8]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[15].  Re-placed instance u_cpu/exmem_wb_data_raw_reg[0][15]
INFO: [Physopt 32-735] Processed net u_cpu/exmem_wb_data_raw_reg[0]_15[15]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][20]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_cpu/u_sched/exmem_alu_result[0][17]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/ifid_inst[0][31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0.  Re-placed instance u_cpu/u_sched/ifid_inst[0][0]_i_5
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/ifid_inst[0][31]_i_16_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/u_mmio/cpu_req_passthru__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/cpu_mem_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/pc[1][31]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/pc[1][31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/pc_reg[1][31]_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/pc[1][31]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/exmem_is_load_reg[1]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_mem/ifid_inst_reg[0][19]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_cpu/u_sched/mtvec_reg[1][31][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1781.410 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 16ccca24b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.410 ; gain = 10.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1781.410 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.172 | TNS=-20184.167 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.779  |       1237.820  |            3  |              0  |                   103  |           0  |           2  |  00:00:06  |
|  Total          |          0.779  |       1237.820  |            3  |              0  |                   103  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1781.410 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 243f1e97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.410 ; gain = 10.535
INFO: [Common 17-83] Releasing license: Implementation
540 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.410 ; gain = 20.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1788.816 ; gain = 0.031
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1790.695 ; gain = 1.879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1790.695 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1790.695 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1790.695 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1790.695 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1790.695 ; gain = 1.879
INFO: [Common 17-1381] The checkpoint 'F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 591b845f ConstDB: 0 ShapeSum: ac33d3af RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 1e36fa1b | NumContArr: 68ef0eb4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20c77fe09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.387 ; gain = 83.215

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20c77fe09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.387 ; gain = 83.215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20c77fe09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.387 ; gain = 83.215
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 111794aa5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1930.547 ; gain = 130.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.692 | TNS=-18046.728| WHS=-0.200 | THS=-8.293 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10032
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10032
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bda846d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.547 ; gain = 130.375

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1bda846d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.547 ; gain = 130.375

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2a063d51e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1930.547 ; gain = 130.375
Phase 4 Initial Routing | Checksum: 2a063d51e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1930.547 ; gain = 130.375
INFO: [Route 35-580] Design has 58 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================+
| Launch Setup Clock | Launch Hold Clock | Pin                         |
+====================+===================+=============================+
| clk                | clk               | u_cpu/idex_valid_reg[0]/D   |
| clk                | clk               | u_cpu/pc_reg[0][4]/D        |
| clk                | clk               | u_cpu/pc_reg[0][10]/D       |
| clk                | clk               | u_muldiv/div_quot_reg[30]/D |
| clk                | clk               | u_muldiv/div_quot_reg[31]/D |
+--------------------+-------------------+-----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3423
 Number of Nodes with overlaps = 906
 Number of Nodes with overlaps = 427
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.171 | TNS=-20472.155| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 284a3db03

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1967.223 ; gain = 167.051

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2037
 Number of Nodes with overlaps = 993
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.415 | TNS=-18793.514| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 20392b986

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1510
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.614 | TNS=-20302.514| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 211ad175b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1967.266 ; gain = 167.094
Phase 5 Rip-up And Reroute | Checksum: 211ad175b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b4fa80a4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.266 ; gain = 167.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.325 | TNS=-18675.181| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1d2fd0d2e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d2fd0d2e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.266 ; gain = 167.094
Phase 6 Delay and Skew Optimization | Checksum: 1d2fd0d2e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.318 | TNS=-18664.367| WHS=0.048  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1784b4074

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094
Phase 7 Post Hold Fix | Checksum: 1784b4074

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.56047 %
  Global Horizontal Routing Utilization  = 6.42127 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y81 -> INT_L_X26Y81
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y69 -> INT_R_X23Y69
   INT_R_X23Y62 -> INT_R_X23Y62
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y87 -> INT_L_X24Y87
   INT_L_X20Y77 -> INT_L_X20Y77
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1784b4074

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1784b4074

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 234e591f8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 234e591f8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.318 | TNS=-18664.367| WHS=0.048  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 234e591f8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094
Total Elapsed time in route_design: 45.056 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19ccb203a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19ccb203a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 167.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1967.266 ; gain = 176.570
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
574 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2018.637 ; gain = 51.371
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2036.539 ; gain = 0.020
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2040.547 ; gain = 4.008
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.547 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2040.547 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2040.547 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2040.547 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2040.547 ; gain = 4.008
INFO: [Common 17-1381] The checkpoint 'F:/Projects/VivadoProject/RiscV_CPU/vivado_prj/vivado_prj.runs/impl_1/soc_top_routed.dcp' has been generated.
Command: write_bitstream -force soc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
589 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2559.203 ; gain = 518.656
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 23:24:21 2025...
