
ubuntu-preinstalled/sg_vpd:     file format elf32-littlearm


Disassembly of section .init:

0000176c <.init>:
    176c:	push	{r3, lr}
    1770:	bl	29c8 <strspn@plt+0xf6c>
    1774:	pop	{r3, pc}

Disassembly of section .plt:

00001778 <sg_simple_inquiry@plt-0x14>:
    1778:	push	{lr}		; (str lr, [sp, #-4]!)
    177c:	ldr	lr, [pc, #4]	; 1788 <sg_simple_inquiry@plt-0x4>
    1780:	add	lr, pc, lr
    1784:	ldr	pc, [lr, #8]!
    1788:	andeq	r1, r2, r0, asr r7

0000178c <sg_simple_inquiry@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #135168	; 0x21000
    1794:	ldr	pc, [ip, #1872]!	; 0x750

00001798 <sg_ll_inquiry_v2@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #135168	; 0x21000
    17a0:	ldr	pc, [ip, #1864]!	; 0x748

000017a4 <sg_get_designation_descriptor_str@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #135168	; 0x21000
    17ac:	ldr	pc, [ip, #1856]!	; 0x740

000017b0 <sg_set_binary_mode@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #135168	; 0x21000
    17b8:	ldr	pc, [ip, #1848]!	; 0x738

000017bc <strcmp@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #135168	; 0x21000
    17c4:	ldr	pc, [ip, #1840]!	; 0x730

000017c8 <__cxa_finalize@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #135168	; 0x21000
    17d0:	ldr	pc, [ip, #1832]!	; 0x728

000017d4 <read@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #135168	; 0x21000
    17dc:	ldr	pc, [ip, #1824]!	; 0x720

000017e0 <free@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #135168	; 0x21000
    17e8:	ldr	pc, [ip, #1816]!	; 0x718

000017ec <fgets@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #135168	; 0x21000
    17f4:	ldr	pc, [ip, #1808]!	; 0x710

000017f8 <sg_cmds_close_device@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #135168	; 0x21000
    1800:	ldr	pc, [ip, #1800]!	; 0x708

00001804 <ctime@plt>:
    1804:	add	ip, pc, #0, 12
    1808:	add	ip, ip, #135168	; 0x21000
    180c:	ldr	pc, [ip, #1792]!	; 0x700

00001810 <__stack_chk_fail@plt>:
    1810:	add	ip, pc, #0, 12
    1814:	add	ip, ip, #135168	; 0x21000
    1818:	ldr	pc, [ip, #1784]!	; 0x6f8

0000181c <pr2serr@plt>:
    181c:			; <UNDEFINED> instruction: 0xe7fd4778
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #135168	; 0x21000
    1828:	ldr	pc, [ip, #1772]!	; 0x6ec

0000182c <dWordHex@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #135168	; 0x21000
    1834:	ldr	pc, [ip, #1764]!	; 0x6e4

00001838 <sg_get_sfs_str@plt>:
    1838:	add	ip, pc, #0, 12
    183c:	add	ip, ip, #135168	; 0x21000
    1840:	ldr	pc, [ip, #1756]!	; 0x6dc

00001844 <sg_decode_transportid_str@plt>:
    1844:	add	ip, pc, #0, 12
    1848:	add	ip, ip, #135168	; 0x21000
    184c:	ldr	pc, [ip, #1748]!	; 0x6d4

00001850 <perror@plt>:
    1850:	add	ip, pc, #0, 12
    1854:	add	ip, ip, #135168	; 0x21000
    1858:	ldr	pc, [ip, #1740]!	; 0x6cc

0000185c <__fxstat64@plt>:
    185c:	add	ip, pc, #0, 12
    1860:	add	ip, ip, #135168	; 0x21000
    1864:	ldr	pc, [ip, #1732]!	; 0x6c4

00001868 <__memcpy_chk@plt>:
    1868:	add	ip, pc, #0, 12
    186c:	add	ip, ip, #135168	; 0x21000
    1870:	ldr	pc, [ip, #1724]!	; 0x6bc

00001874 <hex2stdout@plt>:
    1874:			; <UNDEFINED> instruction: 0xe7fd4778
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #135168	; 0x21000
    1880:	ldr	pc, [ip, #1712]!	; 0x6b0

00001884 <__strcpy_chk@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #135168	; 0x21000
    188c:	ldr	pc, [ip, #1704]!	; 0x6a8

00001890 <open64@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #135168	; 0x21000
    1898:	ldr	pc, [ip, #1696]!	; 0x6a0

0000189c <puts@plt>:
    189c:			; <UNDEFINED> instruction: 0xe7fd4778
    18a0:	add	ip, pc, #0, 12
    18a4:	add	ip, ip, #135168	; 0x21000
    18a8:	ldr	pc, [ip, #1684]!	; 0x694

000018ac <__libc_start_main@plt>:
    18ac:	add	ip, pc, #0, 12
    18b0:	add	ip, ip, #135168	; 0x21000
    18b4:	ldr	pc, [ip, #1676]!	; 0x68c

000018b8 <__gmon_start__@plt>:
    18b8:	add	ip, pc, #0, 12
    18bc:	add	ip, ip, #135168	; 0x21000
    18c0:	ldr	pc, [ip, #1668]!	; 0x684

000018c4 <getopt_long@plt>:
    18c4:	add	ip, pc, #0, 12
    18c8:	add	ip, ip, #135168	; 0x21000
    18cc:	ldr	pc, [ip, #1660]!	; 0x67c

000018d0 <__ctype_b_loc@plt>:
    18d0:	add	ip, pc, #0, 12
    18d4:	add	ip, ip, #135168	; 0x21000
    18d8:	ldr	pc, [ip, #1652]!	; 0x674

000018dc <sg_get_num_nomult@plt>:
    18dc:	add	ip, pc, #0, 12
    18e0:	add	ip, ip, #135168	; 0x21000
    18e4:	ldr	pc, [ip, #1644]!	; 0x66c

000018e8 <strlen@plt>:
    18e8:	add	ip, pc, #0, 12
    18ec:	add	ip, ip, #135168	; 0x21000
    18f0:	ldr	pc, [ip, #1636]!	; 0x664

000018f4 <strchr@plt>:
    18f4:	add	ip, pc, #0, 12
    18f8:	add	ip, ip, #135168	; 0x21000
    18fc:	ldr	pc, [ip, #1628]!	; 0x65c

00001900 <sg_if_can2stderr@plt>:
    1900:	add	ip, pc, #0, 12
    1904:	add	ip, ip, #135168	; 0x21000
    1908:	ldr	pc, [ip, #1620]!	; 0x654

0000190c <sg_get_desig_assoc_str@plt>:
    190c:	add	ip, pc, #0, 12
    1910:	add	ip, ip, #135168	; 0x21000
    1914:	ldr	pc, [ip, #1612]!	; 0x64c

00001918 <__errno_location@plt>:
    1918:	add	ip, pc, #0, 12
    191c:	add	ip, ip, #135168	; 0x21000
    1920:	ldr	pc, [ip, #1604]!	; 0x644

00001924 <__sprintf_chk@plt>:
    1924:	add	ip, pc, #0, 12
    1928:	add	ip, ip, #135168	; 0x21000
    192c:	ldr	pc, [ip, #1596]!	; 0x63c

00001930 <__isoc99_sscanf@plt>:
    1930:	add	ip, pc, #0, 12
    1934:	add	ip, ip, #135168	; 0x21000
    1938:	ldr	pc, [ip, #1588]!	; 0x634

0000193c <memset@plt>:
    193c:	add	ip, pc, #0, 12
    1940:	add	ip, ip, #135168	; 0x21000
    1944:	ldr	pc, [ip, #1580]!	; 0x62c

00001948 <putchar@plt>:
    1948:			; <UNDEFINED> instruction: 0xe7fd4778
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #135168	; 0x21000
    1954:	ldr	pc, [ip, #1568]!	; 0x620

00001958 <__printf_chk@plt>:
    1958:			; <UNDEFINED> instruction: 0xe7fd4778
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #135168	; 0x21000
    1964:	ldr	pc, [ip, #1556]!	; 0x614

00001968 <sg_vpd_dev_id_iter@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #135168	; 0x21000
    1970:	ldr	pc, [ip, #1548]!	; 0x60c

00001974 <sg_get_opcode_name@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #135168	; 0x21000
    197c:	ldr	pc, [ip, #1540]!	; 0x604

00001980 <sg_convert_errno@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #135168	; 0x21000
    1988:	ldr	pc, [ip, #1532]!	; 0x5fc

0000198c <fclose@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #135168	; 0x21000
    1994:	ldr	pc, [ip, #1524]!	; 0x5f4

00001998 <safe_strerror@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #135168	; 0x21000
    19a0:	ldr	pc, [ip, #1516]!	; 0x5ec

000019a4 <sg_is_big_endian@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #135168	; 0x21000
    19ac:	ldr	pc, [ip, #1508]!	; 0x5e4

000019b0 <fopen64@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #135168	; 0x21000
    19b8:	ldr	pc, [ip, #1500]!	; 0x5dc

000019bc <sg_get_opcode_sa_name@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #135168	; 0x21000
    19c4:	ldr	pc, [ip, #1492]!	; 0x5d4

000019c8 <strpbrk@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #135168	; 0x21000
    19d0:	ldr	pc, [ip, #1484]!	; 0x5cc

000019d4 <sg_get_category_sense_str@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #135168	; 0x21000
    19dc:	ldr	pc, [ip, #1476]!	; 0x5c4

000019e0 <sg_get_num@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #135168	; 0x21000
    19e8:	ldr	pc, [ip, #1468]!	; 0x5bc

000019ec <hex2stderr@plt>:
    19ec:			; <UNDEFINED> instruction: 0xe7fd4778
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #135168	; 0x21000
    19f8:	ldr	pc, [ip, #1456]!	; 0x5b0

000019fc <sg_get_pdt_str@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #135168	; 0x21000
    1a04:	ldr	pc, [ip, #1448]!	; 0x5a8

00001a08 <sg_cmds_open_device@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #135168	; 0x21000
    1a10:	ldr	pc, [ip, #1440]!	; 0x5a0

00001a14 <sg_memalign@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #135168	; 0x21000
    1a1c:	ldr	pc, [ip, #1432]!	; 0x598

00001a20 <strncmp@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #135168	; 0x21000
    1a28:	ldr	pc, [ip, #1424]!	; 0x590

00001a2c <abort@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #135168	; 0x21000
    1a34:	ldr	pc, [ip, #1416]!	; 0x588

00001a38 <sg_ata_get_chars@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #135168	; 0x21000
    1a40:	ldr	pc, [ip, #1408]!	; 0x580

00001a44 <close@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #135168	; 0x21000
    1a4c:	ldr	pc, [ip, #1400]!	; 0x578

00001a50 <__snprintf_chk@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #135168	; 0x21000
    1a58:	ldr	pc, [ip, #1392]!	; 0x570

00001a5c <strspn@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #135168	; 0x21000
    1a64:	ldr	pc, [ip, #1384]!	; 0x568

Disassembly of section .text:

00001a68 <.text>:
    1a68:	svcmi	0x00f0e92d
    1a6c:	sfm	f2, 4, [sp, #-208]!	; 0xffffff30
    1a70:	strmi	r8, [r0], r2, lsl #22
    1a74:	blmi	fff3fdf8 <strspn@plt+0xfff3e39c>
    1a78:			; <UNDEFINED> instruction: 0xf8df4689
    1a7c:	strdcs	r3, [r0, -ip]
    1a80:			; <UNDEFINED> instruction: 0xf8df447c
    1a84:			; <UNDEFINED> instruction: 0xf5ad7bf8
    1a88:			; <UNDEFINED> instruction: 0xf8df7d39
    1a8c:	vmovge.16	d31[1], sl
    1a90:	ldrbtmi	r5, [pc], #-2275	; 1a98 <strspn@plt+0x3c>
    1a94:			; <UNDEFINED> instruction: 0x4630ad1c
    1a98:			; <UNDEFINED> instruction: 0x93b7681b
    1a9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1aa0:	svc	0x004cf7ff
    1aa4:	eorscs	r2, r4, r4, lsl r1
    1aa8:	strvs	pc, [r0, r7, lsl #10]!
    1aac:			; <UNDEFINED> instruction: 0xffa8f006
    1ab0:	blcs	ff43fe34 <strspn@plt+0xff43e3d8>
    1ab4:	bleq	3dbf8 <strspn@plt+0x3c19c>
    1ab8:	mvnscc	pc, #79	; 0x4f
    1abc:	ldrbtmi	r4, [sl], #1146	; 0x47a
    1ac0:			; <UNDEFINED> instruction: 0x461461f3
    1ac4:	strls	r4, [r0, #-1595]	; 0xfffff9c5
    1ac8:	strbmi	r4, [r9], -r2, lsr #12
    1acc:			; <UNDEFINED> instruction: 0xf8c54640
    1ad0:			; <UNDEFINED> instruction: 0xf7ffb000
    1ad4:	mcrrne	14, 15, lr, r3, cr8
    1ad8:	adchi	pc, sp, r0
    1adc:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
    1ae0:	vmul.i8	d2, d0, d23
    1ae4:	ldm	pc, {r0, r2, r4, r7, pc}^	; <UNPREDICTABLE>
    1ae8:	cmnls	r5, #1	; <UNPREDICTABLE>
    1aec:	orrsls	r9, r3, #1275068418	; 0x4c000002
    1af0:			; <UNDEFINED> instruction: 0x71939393
    1af4:	orrsls	r9, r3, #-1744830463	; 0x98000001
    1af8:	orrsls	r9, r3, #1811939329	; 0x6c000001
    1afc:	orrsls	r9, r3, #1275068418	; 0x4c000002
    1b00:	orrsls	r5, r3, #9633792	; 0x930000
    1b04:	orrsls	r9, r3, #1275068418	; 0x4c000002
    1b08:	orrsls	r9, r3, #1275068418	; 0x4c000002
    1b0c:	orrsls	r9, r3, #1409286145	; 0x54000001
    1b10:	ldrvc	r4, [r3, #3922]	; 0xf52
    1b14:	ldmmi	r3, {r0, r1, r3, r6, r8, r9, ip, pc}
    1b18:	ldmibcs	r3, {r2, r4, r5, r8, r9, ip, pc}
    1b1c:	orrsls	r2, r3, #1610612738	; 0x60000002
    1b20:	bvs	cc8d74 <strspn@plt+0xcc7318>
    1b24:	cmnvc	r1, r1, lsl #2
    1b28:	eorsvs	r4, r3, #184549376	; 0xb000000
    1b2c:	ldmibvs	r3!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1b30:			; <UNDEFINED> instruction: 0x61b33301
    1b34:	movwcs	lr, #6086	; 0x17c6
    1b38:			; <UNDEFINED> instruction: 0xe7c37133
    1b3c:	blcs	1c610 <strspn@plt+0x1abb4>
    1b40:	msrhi	SPSR_fc, #64	; 0x40
    1b44:	blcc	103fec8 <strspn@plt+0x103e46c>
    1b48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1b4c:	adcsvs	r6, r3, #1769472	; 0x1b0000
    1b50:			; <UNDEFINED> instruction: 0xf8dfe7b8
    1b54:			; <UNDEFINED> instruction: 0xf85a3b34
    1b58:	ldmdavs	r8, {r0, r1, ip, sp}
    1b5c:	svc	0x0040f7ff
    1b60:	orreq	pc, r0, ip, asr #4
    1b64:	cmnvs	r0, r8, lsl #5
    1b68:			; <UNDEFINED> instruction: 0xf8dfd9ac
    1b6c:			; <UNDEFINED> instruction: 0xf04f0b20
    1b70:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    1b74:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    1b78:	movwcs	lr, #4152	; 0x1038
    1b7c:			; <UNDEFINED> instruction: 0xe7a170f3
    1b80:	movwcc	r6, #6451	; 0x1933
    1b84:			; <UNDEFINED> instruction: 0xe79d6133
    1b88:	adcsvc	r2, r3, r1, lsl #6
    1b8c:	movwcs	lr, #6042	; 0x179a
    1b90:			; <UNDEFINED> instruction: 0xe7977073
    1b94:	eorsvc	r2, r3, r1, lsl #6
    1b98:	movwcs	lr, #6036	; 0x1794
    1b9c:			; <UNDEFINED> instruction: 0xe79171b3
    1ba0:	blcs	1c874 <strspn@plt+0x1ae18>
    1ba4:	tsthi	r3, #64	; 0x40	; <UNPREDICTABLE>
    1ba8:	bcc	ff73ff2c <strspn@plt+0xff73e4d0>
    1bac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1bb0:	teqvs	r3, #1769472	; 0x1b0000
    1bb4:	bvs	ffcfb9d4 <strspn@plt+0xffcf9f78>
    1bb8:			; <UNDEFINED> instruction: 0xf0402b00
    1bbc:			; <UNDEFINED> instruction: 0xf8df831a
    1bc0:			; <UNDEFINED> instruction: 0xf85a3ac8
    1bc4:	ldmdavs	fp, {r0, r1, ip, sp}
    1bc8:			; <UNDEFINED> instruction: 0xe77b62f3
    1bcc:	movwcc	r6, #6323	; 0x18b3
    1bd0:			; <UNDEFINED> instruction: 0xe77760b3
    1bd4:	beq	fee3ff58 <strspn@plt+0xfee3e4fc>
    1bd8:	bleq	3dd1c <strspn@plt+0x3c2c0>
    1bdc:			; <UNDEFINED> instruction: 0xf7ff4478
    1be0:			; <UNDEFINED> instruction: 0xf8dfee20
    1be4:	ldrbtmi	r0, [r8], #-2736	; 0xfffff550
    1be8:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    1bec:	bcs	fea3ff70 <strspn@plt+0xfea3e514>
    1bf0:	bcc	fe13ff74 <strspn@plt+0xfe13e518>
    1bf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1bf8:	blls	feddbc68 <strspn@plt+0xfedda20c>
    1bfc:			; <UNDEFINED> instruction: 0xf040405a
    1c00:			; <UNDEFINED> instruction: 0x46588512
    1c04:	cfldr32vc	mvfx15, [r9, #-52]!	; 0xffffffcc
    1c08:	blhi	bcf04 <strspn@plt+0xbb4a8>
    1c0c:	svchi	0x00f0e8bd
    1c10:			; <UNDEFINED> instruction: 0xf8df4601
    1c14:			; <UNDEFINED> instruction: 0xf04f0a88
    1c18:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    1c1c:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1c20:	beq	1f3ffa4 <strspn@plt+0x1f3e548>
    1c24:			; <UNDEFINED> instruction: 0xf7ff4478
    1c28:			; <UNDEFINED> instruction: 0xf8dfedfc
    1c2c:	ldrbtmi	r0, [r8], #-2680	; 0xfffff588
    1c30:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
    1c34:			; <UNDEFINED> instruction: 0xf8dfe7da
    1c38:			; <UNDEFINED> instruction: 0x46043a70
    1c3c:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1c40:	strbmi	r6, [r3, #-2107]	; 0xfffff7c5
    1c44:	bvs	1cb84dc <strspn@plt+0x1cb6a80>
    1c48:			; <UNDEFINED> instruction: 0xf8dfb1da
    1c4c:	ldrbtmi	r4, [ip], #-2656	; 0xfffff5a0
    1c50:			; <UNDEFINED> instruction: 0xf859e007
    1c54:	strtmi	r1, [r0], -r3, lsr #32
    1c58:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1c5c:	movwcc	r6, #6203	; 0x183b
    1c60:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    1c64:	blle	ffd13178 <strspn@plt+0xffd1171c>
    1c68:	beq	113ffec <strspn@plt+0x113e590>
    1c6c:	bleq	7ddb0 <strspn@plt+0x7c354>
    1c70:			; <UNDEFINED> instruction: 0xf7ff4478
    1c74:			; <UNDEFINED> instruction: 0xf8dfedd6
    1c78:	ldrbtmi	r0, [r8], #-2620	; 0xfffff5c4
    1c7c:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    1c80:			; <UNDEFINED> instruction: 0xf859e7b4
    1c84:	movwcc	r2, #4131	; 0x1023
    1c88:	eorsvs	r4, fp, r3, asr #10
    1c8c:	blle	ff71a65c <strspn@plt+0xff718c00>
    1c90:	blcs	20264 <strspn@plt+0x1e808>
    1c94:	addhi	pc, r1, r0
    1c98:	blcs	2036c <strspn@plt+0x1e910>
    1c9c:	ldmdavc	r3!, {r3, r4, r5, r6, r8, ip, lr, pc}^
    1ca0:			; <UNDEFINED> instruction: 0xf0402b00
    1ca4:	bvs	fede1ed0 <strspn@plt+0xfede0474>
    1ca8:			; <UNDEFINED> instruction: 0xf0002f00
    1cac:			; <UNDEFINED> instruction: 0xf8df80ce
    1cb0:	ldrtmi	r0, [r9], -r8, lsl #20
    1cb4:			; <UNDEFINED> instruction: 0xf7ff4478
    1cb8:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    1cbc:	addshi	pc, fp, r0
    1cc0:	ldmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1cc4:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1cc8:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1ccc:			; <UNDEFINED> instruction: 0xf0002800
    1cd0:			; <UNDEFINED> instruction: 0xf7ff8092
    1cd4:	ldmdavc	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1cd8:	strmi	r6, [r0], r3, lsl #16
    1cdc:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1ce0:			; <UNDEFINED> instruction: 0xf140055a
    1ce4:			; <UNDEFINED> instruction: 0xf8df8317
    1ce8:	ldrbtmi	r8, [r8], #2520	; 0x9d8
    1cec:	ldmvc	ip, {r3, r8, sl, ip, sp, lr, pc}^
    1cf0:	ldrtmi	lr, [r9], -r5
    1cf4:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1cf8:			; <UNDEFINED> instruction: 0xf108b160
    1cfc:			; <UNDEFINED> instruction: 0xf8d80814
    1d00:	stmdacs	r0, {r2, r3}
    1d04:			; <UNDEFINED> instruction: 0x4638d1f5
    1d08:	cdp2	0, 12, cr15, cr10, cr6, {0}
    1d0c:	stmdacs	r0, {r7, r9, sl, lr}
    1d10:	strbhi	pc, [r9]	; <UNPREDICTABLE>
    1d14:	andcc	lr, r0, #216, 18	; 0x360000
    1d18:	rscsvs	r9, r3, r3, lsl #4
    1d1c:			; <UNDEFINED> instruction: 0xf8df61f2
    1d20:	movwcs	r2, #2468	; 0x9a4
    1d24:	vmin.s8	d20, d12, d9
    1d28:	ldrbtmi	r0, [sl], #-130	; 0xffffff7e
    1d2c:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
    1d30:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d34:			; <UNDEFINED> instruction: 0xf85a9004
    1d38:	movwls	r3, #24579	; 0x6003
    1d3c:	stmdacs	r0, {r3, r4, sp, lr}
    1d40:	tsthi	r8, #0	; <UNPREDICTABLE>
    1d44:	ldrdhi	pc, [ip], -r6	; <UNPREDICTABLE>
    1d48:			; <UNDEFINED> instruction: 0xf1b86a77
    1d4c:			; <UNDEFINED> instruction: 0xf0000f00
    1d50:	svccs	0x000081f7
    1d54:	rschi	pc, fp, r0
    1d58:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d5c:	bleq	7dea0 <strspn@plt+0x7c444>
    1d60:			; <UNDEFINED> instruction: 0xf7ff4478
    1d64:			; <UNDEFINED> instruction: 0xf8dfed5e
    1d68:	ldrbtmi	r3, [fp], #-2408	; 0xfffff698
    1d6c:	tstlt	r8, r8, lsl r8
    1d70:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1d74:	ldmdblt	fp, {r0, r1, r4, r5, r9, fp, sp, lr}
    1d78:	blcs	2024c <strspn@plt+0x1e7f0>
    1d7c:	rsbhi	pc, lr, #0
    1d80:	ble	12ccd88 <strspn@plt+0x12cb32c>
    1d84:	svceq	0x0000f1bb
    1d88:			; <UNDEFINED> instruction: 0xf04fbfb8
    1d8c:	str	r0, [sp, -r3, ror #22]!
    1d90:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d94:			; <UNDEFINED> instruction: 0xf7ff4478
    1d98:	ldmibvc	r3!, {r2, r6, r8, sl, fp, sp, lr, pc}
    1d9c:			; <UNDEFINED> instruction: 0xf43f2b00
    1da0:			; <UNDEFINED> instruction: 0xf8dfaf7e
    1da4:			; <UNDEFINED> instruction: 0xf04f1934
    1da8:			; <UNDEFINED> instruction: 0xf8df0b00
    1dac:	ldrbtmi	r0, [r9], #-2352	; 0xfffff6d0
    1db0:			; <UNDEFINED> instruction: 0xf7ff4478
    1db4:			; <UNDEFINED> instruction: 0xe719ed36
    1db8:			; <UNDEFINED> instruction: 0xb1216a71
    1dbc:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dc0:			; <UNDEFINED> instruction: 0xf7ff4478
    1dc4:	blvs	d3d284 <strspn@plt+0xd3b828>
    1dc8:	rsble	r2, r0, r0, lsl #24
    1dcc:	stc	7, cr15, [r0, #1020]	; 0x3fc
    1dd0:	stmdavs	r3, {r1, r5, fp, ip, sp, lr}
    1dd4:			; <UNDEFINED> instruction: 0xf8334620
    1dd8:	ldreq	r3, [ip, #-18]	; 0xffffffee
    1ddc:			; <UNDEFINED> instruction: 0xf7ffd511
    1de0:	stmdacs	sl, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1de4:	vand	q3, q8, q8
    1de8:	ldmibvs	r0!, {r1, r3, r5, r6, r9, pc}^
    1dec:	bleq	3df30 <strspn@plt+0x3c4d4>
    1df0:	cdp2	0, 6, cr15, cr12, cr6, {0}
    1df4:			; <UNDEFINED> instruction: 0xf06fe6fa
    1df8:	rscsvs	r0, r3, r1, lsl #6
    1dfc:	movwls	r2, #13056	; 0x3300
    1e00:			; <UNDEFINED> instruction: 0xf006e78d
    1e04:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    1e08:	ble	ffb9a5d0 <strspn@plt+0xffb98b74>
    1e0c:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e10:	bleq	7df54 <strspn@plt+0x7c4f8>
    1e14:			; <UNDEFINED> instruction: 0xf7ff4478
    1e18:	strbt	lr, [r7], r4, lsl #26
    1e1c:			; <UNDEFINED> instruction: 0xf7ff4620
    1e20:	stmdacs	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    1e24:	submi	sp, r4, #712704	; 0xae000
    1e28:			; <UNDEFINED> instruction: 0xf7ff4620
    1e2c:			; <UNDEFINED> instruction: 0x4601edb6
    1e30:	ldmeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e34:			; <UNDEFINED> instruction: 0xf7ff4478
    1e38:			; <UNDEFINED> instruction: 0xf1bbecf4
    1e3c:			; <UNDEFINED> instruction: 0xd1a10f00
    1e40:			; <UNDEFINED> instruction: 0xf7ff4620
    1e44:	pkhbtmi	lr, r3, lr, lsl #27
    1e48:	blvs	dfb990 <strspn@plt+0xdf9f34>
    1e4c:			; <UNDEFINED> instruction: 0xf0002f00
    1e50:			; <UNDEFINED> instruction: 0xf7ff825e
    1e54:	ldmdavc	sl!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    1e58:	ldrtmi	r6, [r8], -r3, lsl #16
    1e5c:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1e60:			; <UNDEFINED> instruction: 0xf1400519
    1e64:			; <UNDEFINED> instruction: 0xf7ff8250
    1e68:	mvnsvs	lr, sl, lsr sp
    1e6c:	blcs	fffdc640 <strspn@plt+0xfffdabe4>
    1e70:			; <UNDEFINED> instruction: 0xf67f9303
    1e74:			; <UNDEFINED> instruction: 0xf8dfaf54
    1e78:			; <UNDEFINED> instruction: 0xf04f0874
    1e7c:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    1e80:	stcl	7, cr15, [lr], {255}	; 0xff
    1e84:	rscscc	pc, pc, pc, asr #32
    1e88:	cdp2	0, 2, cr15, cr0, cr6, {0}
    1e8c:	bvs	fed3b94c <strspn@plt+0xfed39ef0>
    1e90:			; <UNDEFINED> instruction: 0xf0002c00
    1e94:			; <UNDEFINED> instruction: 0xf8df8334
    1e98:			; <UNDEFINED> instruction: 0x46210858
    1e9c:			; <UNDEFINED> instruction: 0xf7ff4478
    1ea0:	stmdacs	r0, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    1ea4:	bichi	pc, pc, r0
    1ea8:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1eac:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1eb0:	stc	7, cr15, [r4], {255}	; 0xff
    1eb4:			; <UNDEFINED> instruction: 0xf0002800
    1eb8:			; <UNDEFINED> instruction: 0xf7ff81c6
    1ebc:	stmdavc	r2!, {r1, r3, r8, sl, fp, sp, lr, pc}
    1ec0:			; <UNDEFINED> instruction: 0xf8336803
    1ec4:	ldreq	r3, [r9, #-18]	; 0xffffffee
    1ec8:	addhi	pc, r9, #64, 2
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4620
    1ed0:	ldmcs	pc!, {r1, r2, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1ed4:	vqadd.s8	q3, q8, q8
    1ed8:			; <UNDEFINED> instruction: 0xf8df830a
    1edc:	smladcs	r0, ip, r8, r4
    1ee0:	ldmdage	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ee4:	ldmdals	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ee8:			; <UNDEFINED> instruction: 0xf8df447c
    1eec:			; <UNDEFINED> instruction: 0xf5048818
    1ef0:	ldmvs	r5!, {r2, r3, r4, r6, r7, sl, ip, sp, lr}^
    1ef4:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    1ef8:	strd	r4, [r0], -r8
    1efc:	stmiavs	r2!, {r2, r4, sl, ip, sp}^
    1f00:			; <UNDEFINED> instruction: 0xf0002a00
    1f04:	stmdavs	r3!, {r0, r1, r2, r3, r6, r8, pc}
    1f08:			; <UNDEFINED> instruction: 0xd1f7429d
    1f0c:	stmdbcs	r0, {r0, r5, r8, fp, sp, lr}
    1f10:	svccs	0x0000d0f4
    1f14:	orrshi	pc, fp, r0
    1f18:			; <UNDEFINED> instruction: 0xf1072b00
    1f1c:	vabdl.s8	q8, d0, d1
    1f20:	smlabbls	r0, ip, r1, r8
    1f24:	ldrbmi	r2, [r1], -r1
    1f28:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1f2c:	strbmi	lr, [r0], -r6, ror #15
    1f30:	ldcl	7, cr15, [sl], {255}	; 0xff
    1f34:			; <UNDEFINED> instruction: 0xf0002800
    1f38:	stmdacs	r1, {r5, r7, r8, pc}
    1f3c:			; <UNDEFINED> instruction: 0xf00069b3
    1f40:	blcs	22258 <strspn@plt+0x207fc>
    1f44:	ldrbhi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1f48:	sbfxne	pc, pc, #17, #29
    1f4c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    1f50:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1f54:	stmdacs	r0, {r2, r3, ip, pc}
    1f58:	strhi	pc, [r7], #0
    1f5c:	sbfxcc	pc, pc, #17, #13
    1f60:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1f64:			; <UNDEFINED> instruction: 0xf8df930d
    1f68:	movwcs	r2, #1960	; 0x7a8
    1f6c:	sbfxls	pc, pc, #17, #5
    1f70:	ldrbtmi	sl, [sl], #-2359	; 0xfffff6c9
    1f74:	ldrbtmi	r4, [r9], #1691	; 0x69b
    1f78:	cdp	3, 0, cr9, cr8, cr8, {0}
    1f7c:	tstls	r7, r0, lsl sl
    1f80:			; <UNDEFINED> instruction: 0xf88daa36
    1f84:	andls	r3, r9, #216	; 0xd8
    1f88:	strmi	lr, [sl], -sp, asr #19
    1f8c:	bls	279fb8 <strspn@plt+0x27855c>
    1f90:	andsvc	r2, r3, r0, lsl #6
    1f94:	movwcc	r9, #6920	; 0x1b08
    1f98:			; <UNDEFINED> instruction: 0xf5b39308
    1f9c:			; <UNDEFINED> instruction: 0xf0007f00
    1fa0:	cfstrsls	mvf8, [r7], {29}
    1fa4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    1fa8:	strtmi	r9, [r0], -ip, lsl #20
    1fac:	ldc	7, cr15, [lr], {255}	; 0xff
    1fb0:			; <UNDEFINED> instruction: 0xf0002800
    1fb4:			; <UNDEFINED> instruction: 0x46208413
    1fb8:	ldc	7, cr15, [r6], {255}	; 0xff
    1fbc:	rscle	r2, r6, r0, lsl #16
    1fc0:	vmlane.f32	s19, s6, s14
    1fc4:	ldclpl	6, cr4, [r2], {4}
    1fc8:			; <UNDEFINED> instruction: 0xf0002a0a
    1fcc:	movwcs	r8, #4482	; 0x1182
    1fd0:	blls	266bec <strspn@plt+0x265190>
    1fd4:	blcs	20048 <strspn@plt+0x1e5ec>
    1fd8:	cmnhi	r9, r0	; <UNPREDICTABLE>
    1fdc:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1fe0:	ldmdavc	r9, {r0, r1, r2, r8, r9, fp, ip, pc}
    1fe4:	stmdavs	r2, {r0, r1, r3, r9, sl, lr}
    1fe8:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    1fec:			; <UNDEFINED> instruction: 0xf10004d2
    1ff0:	svcls	0x000782d2
    1ff4:	movwcs	r9, #2569	; 0xa09
    1ff8:	mrc	0, 0, r7, cr8, cr3, {0}
    1ffc:			; <UNDEFINED> instruction: 0x46381a10
    2000:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    2004:	strmi	r4, [r6], -r0, lsr #5
    2008:	ldcpl	0, cr13, [sl], #-784	; 0xfffffcf0
    200c:	strmi	r1, [r7], #-2596	; 0xfffff5dc
    2010:	adcsle	r2, pc, r3, lsr #20
    2014:			; <UNDEFINED> instruction: 0x1700f8df
    2018:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    201c:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    2020:	sfmle	f4, 4, [r5, #-528]	; 0xfffffdf0
    2024:	bcs	359114 <strspn@plt+0x3576b8>
    2028:	bcs	8f6038 <strspn@plt+0x8f45dc>
    202c:	strbthi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    2030:	strcs	r9, [r0], #-2820	; 0xfffff4fc
    2034:	usatge	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    2038:	streq	lr, [fp], -r3, lsl #22
    203c:	ldrbtmi	r4, [sl], #1627	; 0x65b
    2040:			; <UNDEFINED> instruction: 0x461f46bb
    2044:			; <UNDEFINED> instruction: 0xf8d5e02f
    2048:			; <UNDEFINED> instruction: 0xf1b88000
    204c:	vrecps.f32	q0, q8, <illegal reg q15.5>
    2050:	blls	162b38 <strspn@plt+0x1610dc>
    2054:	ldrbmi	fp, [r8], -r3, asr #2
    2058:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    205c:	svclt	0x00022801
    2060:	mulcs	r0, fp, r8
    2064:	andsvc	r9, sl, r9, lsl #22
    2068:	vmla.i8	<illegal reg q8.5>, q14, q9
    206c:	addsmi	r0, sl, #67108866	; 0x4000002
    2070:	bichi	pc, ip, r0, lsl #6
    2074:	blhi	80094 <strspn@plt+0x7e638>
    2078:			; <UNDEFINED> instruction: 0x46494658
    207c:			; <UNDEFINED> instruction: 0xf7ff3401
    2080:	strmi	lr, [r0], r4, lsr #25
    2084:			; <UNDEFINED> instruction: 0xf0002800
    2088:	strbmi	r8, [r9], -r7, lsr #3
    208c:	stcl	7, cr15, [r6], #1020	; 0x3fc
    2090:	andcs	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
    2094:	bleq	3ccbc <strspn@plt+0x3b260>
    2098:			; <UNDEFINED> instruction: 0xf0002a00
    209c:			; <UNDEFINED> instruction: 0xf5b4819d
    20a0:			; <UNDEFINED> instruction: 0xf0006f80
    20a4:			; <UNDEFINED> instruction: 0x462a8395
    20a8:			; <UNDEFINED> instruction: 0x46584651
    20ac:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    20b0:	sbcle	r2, r8, r1, lsl #16
    20b4:			; <UNDEFINED> instruction: 0x465f463b
    20b8:			; <UNDEFINED> instruction: 0x469b783a
    20bc:	andle	r2, r2, r3, lsr #20
    20c0:			; <UNDEFINED> instruction: 0xf0402a0d
    20c4:	strtmi	r8, [r3], #1068	; 0x42c
    20c8:			; <UNDEFINED> instruction: 0xf898e764
    20cc:	bcs	b4a0d4 <strspn@plt+0xb48678>
    20d0:	svcge	0x0037f47f
    20d4:	blcs	13ae0 <strspn@plt+0x12084>
    20d8:	cmnhi	r7, r0	; <UNPREDICTABLE>
    20dc:	vmla.i8	d25, d12, d4
    20e0:	ldrtmi	r0, [r8], -r2, lsl #5
    20e4:	bl	1dc00e8 <strspn@plt+0x1dbe68c>
    20e8:	bleq	3e7b0 <strspn@plt+0x3cd54>
    20ec:			; <UNDEFINED> instruction: 0x81b1f340
    20f0:	ldrtmi	r4, [r9], -sl, lsr #12
    20f4:			; <UNDEFINED> instruction: 0xf7ff2003
    20f8:	stmiblt	r8, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    20fc:	vst2.8	{d6,d8}, [r3 :128], fp
    2100:			; <UNDEFINED> instruction: 0xf5b34370
    2104:	tstle	r3, r0, lsl #31
    2108:	beq	fe07ea40 <strspn@plt+0xfe07cfe4>
    210c:	streq	pc, [r2, #588]	; 0x24c
    2110:	blls	13a148 <strspn@plt+0x1386ec>
    2114:	andeq	lr, fp, #168960	; 0x29400
    2118:	bl	d3a00 <strspn@plt+0xd1fa4>
    211c:			; <UNDEFINED> instruction: 0xf7ff010b
    2120:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    2124:	vaddl.s8	<illegal reg q14.5>, d0, d4
    2128:	strmi	r8, [r3], #983	; 0x3d7
    212c:	cfldr64le	mvdx4, [r0, #844]!	; 0x34c
    2130:	svceq	0x0000f1b9
    2134:			; <UNDEFINED> instruction: 0x81a1f040
    2138:			; <UNDEFINED> instruction: 0xf7ff4638
    213c:	orrs	lr, ip, r4, lsl #25
    2140:	svccs	0x000046c3
    2144:	cmnhi	r6, r0	; <UNPREDICTABLE>
    2148:	orrlt	r6, fp, #2932736	; 0x2cc000
    214c:	blcs	1c420 <strspn@plt+0x1a9c4>
    2150:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    2154:	cmplt	fp, r3, lsr r9
    2158:			; <UNDEFINED> instruction: 0xf04f2b01
    215c:	rscsvs	r0, r2, r3, lsl #5
    2160:	ldmvc	r3!, {r1, r2, r8, sl, fp, ip, lr, pc}^
    2164:			; <UNDEFINED> instruction: 0xf0402b00
    2168:	movwcs	r8, #4947	; 0x1353
    216c:	movwls	r7, #12595	; 0x3133
    2170:			; <UNDEFINED> instruction: 0xf7ff2001
    2174:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2178:	subhi	pc, sp, #192, 4
    217c:	blcs	1cd50 <strspn@plt+0x1b2f4>
    2180:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    2184:	tstlt	fp, r3, ror r9
    2188:	cfstr32le	mvfx4, [r1, #-364]	; 0xfffffe94
    218c:	andslt	pc, r4, r6, asr #17
    2190:	blcs	20264 <strspn@plt+0x1e808>
    2194:			; <UNDEFINED> instruction: 0x4631d074
    2198:	rscscc	pc, pc, pc, asr #32
    219c:			; <UNDEFINED> instruction: 0xf92ef006
    21a0:	strb	r4, [r0, #1667]!	; 0x683
    21a4:			; <UNDEFINED> instruction: 0xf0002f00
    21a8:			; <UNDEFINED> instruction: 0xf04f8101
    21ac:	ldr	r0, [sp, #-2816]	; 0xfffff500
    21b0:	blcs	1c684 <strspn@plt+0x1ac28>
    21b4:	blcs	76544 <strspn@plt+0x74ae8>
    21b8:	addeq	pc, r3, #79	; 0x4f
    21bc:	ldclle	0, cr6, [sp, #968]	; 0x3c8
    21c0:	blcs	20594 <strspn@plt+0x1eb38>
    21c4:	eorshi	pc, r1, #0
    21c8:	movwls	r2, #13057	; 0x3301
    21cc:			; <UNDEFINED> instruction: 0xf8dfe7d6
    21d0:			; <UNDEFINED> instruction: 0xf04f0550
    21d4:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    21d8:	bl	8c01dc <strspn@plt+0x8be780>
    21dc:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    21e0:			; <UNDEFINED> instruction: 0xf7ff4478
    21e4:			; <UNDEFINED> instruction: 0xf8dfeb1e
    21e8:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    21ec:	bl	6401f0 <strspn@plt+0x63e794>
    21f0:			; <UNDEFINED> instruction: 0xf8dfe4fc
    21f4:			; <UNDEFINED> instruction: 0xf04f0538
    21f8:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    21fc:	bl	440200 <strspn@plt+0x43e7a4>
    2200:	streq	pc, [ip, #-2271]!	; 0xfffff721
    2204:			; <UNDEFINED> instruction: 0xf7ff4478
    2208:			; <UNDEFINED> instruction: 0xf8dfeb0c
    220c:	ldrbtmi	r0, [r8], #-1320	; 0xfffffad8
    2210:	bl	1c0214 <strspn@plt+0x1be7b8>
    2214:			; <UNDEFINED> instruction: 0xf8dfe4ea
    2218:			; <UNDEFINED> instruction: 0xf04f0520
    221c:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    2220:	b	fffc0224 <strspn@plt+0xfffbe7c8>
    2224:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    2228:			; <UNDEFINED> instruction: 0xf7ff4478
    222c:			; <UNDEFINED> instruction: 0xf8dfeafa
    2230:	ldrbtmi	r0, [r8], #-1296	; 0xfffffaf0
    2234:	b	ffd40238 <strspn@plt+0xffd3e7dc>
    2238:			; <UNDEFINED> instruction: 0x460be4d8
    223c:	strbmi	r2, [r9], -r1
    2240:	bl	fe340244 <strspn@plt+0xfe33e7e8>
    2244:			; <UNDEFINED> instruction: 0xf06fe65a
    2248:	rscsvs	r0, r3, r1, lsl #6
    224c:	strbmi	lr, [r0], -r5, asr #12
    2250:	bl	9c0254 <strspn@plt+0x9be7f8>
    2254:	ldmib	r4, {r0, r1, r5, fp, sp, lr}^
    2258:	ldrb	r2, [sp], -r3, lsl #2
    225c:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2260:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    2264:	bl	1340268 <strspn@plt+0x133e80c>
    2268:			; <UNDEFINED> instruction: 0xf47f2800
    226c:			; <UNDEFINED> instruction: 0xf8dfad89
    2270:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
    2274:	b	ff540278 <strspn@plt+0xff53e81c>
    2278:			; <UNDEFINED> instruction: 0xf04fe582
    227c:	ldrb	r0, [r2, #-2817]!	; 0xfffff4ff
    2280:	ldrtmi	r9, [r1], -r3, lsl #20
    2284:	rscscc	pc, pc, pc, asr #32
    2288:			; <UNDEFINED> instruction: 0xf0029304
    228c:	blls	1415b8 <strspn@plt+0x13fb5c>
    2290:	strmi	r2, [r3], r3, ror #16
    2294:	cfstrdge	mvd15, [r7, #-508]!	; 0xfffffe04
    2298:			; <UNDEFINED> instruction: 0x4631461a
    229c:	rscscc	pc, pc, pc, asr #32
    22a0:	stc2l	0, cr15, [sl], {6}
    22a4:	stmdacs	r3!, {r2, r8, r9, fp, ip, pc}^
    22a8:			; <UNDEFINED> instruction: 0xf47f4683
    22ac:	bls	ed824 <strspn@plt+0xebdc8>
    22b0:			; <UNDEFINED> instruction: 0xf04f4631
    22b4:			; <UNDEFINED> instruction: 0xf00230ff
    22b8:	strmi	pc, [r3], r9, lsl #24
    22bc:			; <UNDEFINED> instruction: 0xf8dfe553
    22c0:			; <UNDEFINED> instruction: 0xf04f048c
    22c4:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    22c8:	b	feac02cc <strspn@plt+0xfeabe870>
    22cc:	svcls	0x0007e48e
    22d0:	bls	1fbd24 <strspn@plt+0x1fa2c8>
    22d4:	ldrbpl	r2, [r7], #1792	; 0x700
    22d8:			; <UNDEFINED> instruction: 0xf43f2b00
    22dc:			; <UNDEFINED> instruction: 0x461cae58
    22e0:	ldrbt	r9, [r6], -r5, lsl #14
    22e4:			; <UNDEFINED> instruction: 0xf7ff4638
    22e8:	ldmcs	pc!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    22ec:	vqadd.s8	q3, q8, q8
    22f0:	blvs	c22908 <strspn@plt+0xc20eac>
    22f4:			; <UNDEFINED> instruction: 0xf8d8b158
    22f8:	stmdavc	r2, {ip, sp}
    22fc:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    2300:			; <UNDEFINED> instruction: 0xf53f051f
    2304:			; <UNDEFINED> instruction: 0xf006adb0
    2308:	mvnsvs	pc, sp, lsr #23
    230c:	movwcs	lr, #1454	; 0x5ae
    2310:	str	r9, [r4, #-771]	; 0xfffffcfd
    2314:	ldrtmi	r2, [r8], -ip, lsr #2
    2318:	b	ffb4031c <strspn@plt+0xffb3e8c0>
    231c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2320:	blvs	cf66a8 <strspn@plt+0xcf4c4c>
    2324:			; <UNDEFINED> instruction: 0xf0402b00
    2328:			; <UNDEFINED> instruction: 0x4638815c
    232c:	b	ff5c0330 <strspn@plt+0xff5be8d4>
    2330:	ldrshtvs	r2, [r0], #143	; 0x8f
    2334:	msrhi	(UNDEF: 97), r0
    2338:	ldrdcc	pc, [r0], -r8
    233c:	andeq	pc, r1, r9, lsl #2
    2340:	mulcs	r1, r9, r8
    2344:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    2348:			; <UNDEFINED> instruction: 0xf140051b
    234c:			; <UNDEFINED> instruction: 0xf7ff8152
    2350:	mvnsvs	lr, r6, asr #21
    2354:	blcs	fffdcb28 <strspn@plt+0xfffdb0cc>
    2358:			; <UNDEFINED> instruction: 0xf67f9303
    235c:	ldmmi	ip!, {r5, r6, r7, sl, fp, sp, pc}^
    2360:			; <UNDEFINED> instruction: 0xf7ff4478
    2364:	ldmibvs	r3!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    2368:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    236c:			; <UNDEFINED> instruction: 0xf04f8254
    2370:	ldrt	r0, [fp], #-2817	; 0xfffff4ff
    2374:	vtst.8	q10, q14, <illegal reg q11.5>
    2378:	ldrbtmi	r0, [r8], #-386	; 0xfffffe7e
    237c:	b	1440380 <strspn@plt+0x143e924>
    2380:			; <UNDEFINED> instruction: 0xf7ff200c
    2384:			; <UNDEFINED> instruction: 0x4683eafe
    2388:	bvs	cbb450 <strspn@plt+0xcb99f4>
    238c:	bvs	1c0a798 <strspn@plt+0x1c08d3c>
    2390:	bl	ec0394 <strspn@plt+0xebe938>
    2394:	vmull.p8	<illegal reg q8.5>, d0, d4
    2398:	ldmdavc	r5!, {r0, r2, r5, r6, r7, pc}
    239c:			; <UNDEFINED> instruction: 0xf0002d00
    23a0:			; <UNDEFINED> instruction: 0x463180b7
    23a4:			; <UNDEFINED> instruction: 0xf82af006
    23a8:	ldrb	r4, [ip], #1667	; 0x683
    23ac:	ldmvs	r0!, {r0, r4, r5, r6, r7, r8, fp, sp, lr}^
    23b0:	blx	ffebe3d2 <strspn@plt+0xffebc976>
    23b4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    23b8:	mrcge	4, 7, APSR_nzcv, cr7, cr15, {3}
    23bc:	andcs	r4, r1, r6, ror #19
    23c0:	ldrbtmi	r6, [r9], #-2290	; 0xfffff70e
    23c4:	b	ff2c03c8 <strspn@plt+0xff2be96c>
    23c8:	blmi	ff43b410 <strspn@plt+0xff4399b4>
    23cc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    23d0:	ldmdavs	fp, {r0, r2, r3, r8, r9, ip, pc}
    23d4:	strb	r9, [r6, #780]	; 0x30c
    23d8:	strtmi	r4, [r3], #1723	; 0x6bb
    23dc:	ldmmi	pc, {r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    23e0:	bleq	7e524 <strspn@plt+0x7cac8>
    23e4:			; <UNDEFINED> instruction: 0xf7ff4478
    23e8:			; <UNDEFINED> instruction: 0xf7ffea1c
    23ec:	ldmmi	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    23f0:	bleq	7e534 <strspn@plt+0x7cad8>
    23f4:			; <UNDEFINED> instruction: 0xf7ff4478
    23f8:	ldmmi	sl, {r2, r4, r9, fp, sp, lr, pc}^
    23fc:			; <UNDEFINED> instruction: 0xf7ff4478
    2400:	ldmmi	r9, {r4, r9, fp, sp, lr, pc}^
    2404:			; <UNDEFINED> instruction: 0xf7ff4478
    2408:	strt	lr, [ip], #2572	; 0xa0c
    240c:	ldmmi	r8, {r0, r1, r2, r4, r6, r7, r8, fp, lr}^
    2410:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2414:	ldrbtmi	r4, [r8], #-1546	; 0xfffff9f6
    2418:			; <UNDEFINED> instruction: 0xf7ff3130
    241c:	blls	37cc2c <strspn@plt+0x37b1d0>
    2420:	ldmdavs	fp, {r2, r3, fp, ip, pc}
    2424:			; <UNDEFINED> instruction: 0xf43f4298
    2428:			; <UNDEFINED> instruction: 0xf04faf28
    242c:			; <UNDEFINED> instruction: 0xf7ff0b01
    2430:	ldr	lr, [r8], #2734	; 0xaae
    2434:			; <UNDEFINED> instruction: 0xf04f48cf
    2438:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    243c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2440:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    2444:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2448:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
    244c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2450:			; <UNDEFINED> instruction: 0xf040e489
    2454:	stmiami	sl, {r1, r2, r3, r5, r6, r7, pc}^
    2458:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    245c:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2460:	svceq	0x0000f1b9
    2464:	svcge	0x0009f47f
    2468:	bleq	7e5ac <strspn@plt+0x7cb50>
    246c:			; <UNDEFINED> instruction: 0xf7ff4638
    2470:			; <UNDEFINED> instruction: 0xf1bbeaea
    2474:			; <UNDEFINED> instruction: 0xf47f0f00
    2478:	bvs	ced658 <strspn@plt+0xcebbfc>
    247c:			; <UNDEFINED> instruction: 0xdc282b02
    2480:	blcs	dcd54 <strspn@plt+0xdb2f8>
    2484:	bvs	fecf953c <strspn@plt+0xfecf7ae0>
    2488:			; <UNDEFINED> instruction: 0x61b22200
    248c:			; <UNDEFINED> instruction: 0xf47f2b00
    2490:	ldmdavc	r3!, {r0, r1, r2, r3, r7, r9, sl, fp, sp, pc}
    2494:			; <UNDEFINED> instruction: 0xf47f2b00
    2498:	blls	1adecc <strspn@plt+0x1ac470>
    249c:	ldmdavs	fp, {r1, r4, r5, r9, fp, sp, lr}
    24a0:	ldmvc	r8, {r0, r3, r4, r6, r7, fp, ip, sp, lr}
    24a4:	tsteq	pc, r1	; <UNPREDICTABLE>
    24a8:			; <UNDEFINED> instruction: 0xf0002902
    24ac:	stmdacs	r2, {r0, r1, r2, r4, r6, r7, pc}
    24b0:	orrhi	pc, r6, r0, asr #4
    24b4:	stmibcs	r0, {r0, r4, r5, r6, r7, fp, sp, lr}
    24b8:	andhi	pc, r3, #64, 6
    24bc:	rscsvs	r7, r1, r9, asr r8
    24c0:			; <UNDEFINED> instruction: 0xf43f2a00
    24c4:	stmiami	pc!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    24c8:	ldrbtmi	r7, [r8], #-2137	; 0xfffff7a7
    24cc:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24d0:	stmiami	sp!, {r1, r3, r4, r5, r9, sl, sp, lr, pc}
    24d4:			; <UNDEFINED> instruction: 0x4659465a
    24d8:			; <UNDEFINED> instruction: 0xf7ff4478
    24dc:	strb	lr, [pc, r2, lsr #19]
    24e0:	andcs	r9, r0, #6144	; 0x1800
    24e4:	ldmdavs	r8, {r0, r3, r4, r6, r9, sl, lr}
    24e8:	b	fe0c04ec <strspn@plt+0xfe0bea90>
    24ec:	stmiami	r7!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    24f0:	bleq	7e634 <strspn@plt+0x7cbd8>
    24f4:			; <UNDEFINED> instruction: 0xf7ff4478
    24f8:			; <UNDEFINED> instruction: 0xf7ffe994
    24fc:	stmiami	r4!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    2500:	ldrbtmi	r4, [r8], #-1699	; 0xfffff95d
    2504:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2508:			; <UNDEFINED> instruction: 0xf9aaf002
    250c:	bllt	1bc0510 <strspn@plt+0x1bbeab4>
    2510:	vqdmulh.s<illegal width 8>	d25, d12, d6
    2514:	strtmi	r0, [r9], -r2, lsl #5
    2518:			; <UNDEFINED> instruction: 0xf7ff6818
    251c:	bls	fcd64 <strspn@plt+0xfb308>
    2520:	ldrtmi	r4, [r1], -fp, lsr #12
    2524:			; <UNDEFINED> instruction: 0xf0024620
    2528:	stmdacs	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    252c:			; <UNDEFINED> instruction: 0xf0004683
    2530:	ldmdbvc	r3!, {r1, r3, r4, r5, r6, r8, pc}
    2534:			; <UNDEFINED> instruction: 0xf47f2b00
    2538:			; <UNDEFINED> instruction: 0xf1bbac16
    253c:			; <UNDEFINED> instruction: 0xf0000f0b
    2540:			; <UNDEFINED> instruction: 0xf1bb8161
    2544:			; <UNDEFINED> instruction: 0xf43f0f00
    2548:	ldcge	12, cr10, [r7, #-56]!	; 0xffffffc8
    254c:	cmpcs	r0, r3, lsr sl
    2550:			; <UNDEFINED> instruction: 0x462a4658
    2554:	b	fc0558 <strspn@plt+0xfbeafc>
    2558:	strtmi	r4, [r9], -lr, lsl #17
    255c:			; <UNDEFINED> instruction: 0xf7ff4478
    2560:	str	lr, [r0], #-2400	; 0xfffff6a0
    2564:	rsbmi	r6, r5, #208896	; 0x33000
    2568:	vstrle	d2, [sl, #-0]
    256c:			; <UNDEFINED> instruction: 0x46286a71
    2570:			; <UNDEFINED> instruction: 0xf7ff9103
    2574:	stmdbls	r3, {r1, r4, r9, fp, sp, lr, pc}
    2578:	stmmi	r7, {r1, r9, sl, lr}
    257c:			; <UNDEFINED> instruction: 0xf7ff4478
    2580:			; <UNDEFINED> instruction: 0x4628e950
    2584:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2588:	bleq	3ec50 <strspn@plt+0x3d1f4>
    258c:			; <UNDEFINED> instruction: 0xf04fbfb8
    2590:			; <UNDEFINED> instruction: 0xf7ff0b0f
    2594:	vmlsls.f64	d11, d25, d24
    2598:	stmibmi	r0, {r1, r3, r5, r9, sl, lr}
    259c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    25a0:	movwcs	r7, #115	; 0x73
    25a4:			; <UNDEFINED> instruction: 0xf7ff70b3
    25a8:	stmdacs	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
    25ac:	msrhi	SPSR_fsx, r0, asr #32
    25b0:			; <UNDEFINED> instruction: 0x3c019b04
    25b4:			; <UNDEFINED> instruction: 0xf10d682a
    25b8:	ldrbmi	r0, [fp], #-2013	; 0xfffff823
    25bc:	stccs	8, cr15, [r1], {3}
    25c0:	blls	1fba28 <strspn@plt+0x1f9fcc>
    25c4:	bls	214ba4 <strspn@plt+0x213148>
    25c8:	movweq	lr, #15275	; 0x3bab
    25cc:	ldrbtmi	r4, [r9], #-2165	; 0xfffff78b
    25d0:	andcc	r3, r1, #67108864	; 0x4000000
    25d4:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
    25d8:	cdpls	12, 0, cr9, cr11, cr10, {0}
    25dc:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25e0:	ldmdami	r1!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    25e4:	bleq	7e728 <strspn@plt+0x7cccc>
    25e8:			; <UNDEFINED> instruction: 0xf7ff4478
    25ec:			; <UNDEFINED> instruction: 0xf7ffe91a
    25f0:			; <UNDEFINED> instruction: 0xf006bafd
    25f4:	mvnsvs	pc, r7, lsr sl	; <UNPREDICTABLE>
    25f8:	stmdami	ip!, {r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    25fc:	bleq	7e740 <strspn@plt+0x7cce4>
    2600:			; <UNDEFINED> instruction: 0xf7ff4478
    2604:	stmdami	sl!, {r1, r2, r3, r8, fp, sp, lr, pc}^
    2608:			; <UNDEFINED> instruction: 0xf7ff4478
    260c:			; <UNDEFINED> instruction: 0xf002e94a
    2610:			; <UNDEFINED> instruction: 0xf7fff927
    2614:	stmdami	r7!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    2618:	bleq	3fe75c <strspn@plt+0x3fcd00>
    261c:			; <UNDEFINED> instruction: 0xf7ff4478
    2620:			; <UNDEFINED> instruction: 0xf7ffe918
    2624:			; <UNDEFINED> instruction: 0xf7ffbba0
    2628:	movwcs	lr, #6388	; 0x18f4
    262c:	movwls	r7, #12595	; 0x3133
    2630:			; <UNDEFINED> instruction: 0xf7ffe5a4
    2634:			; <UNDEFINED> instruction: 0x4605e972
    2638:			; <UNDEFINED> instruction: 0xf7ff6800
    263c:	strmi	lr, [r3], r2, lsr #19
    2640:			; <UNDEFINED> instruction: 0xf7ff6828
    2644:	strbmi	lr, [r1], -sl, lsr #19
    2648:	ldmdami	fp, {r1, r9, sl, lr}^
    264c:			; <UNDEFINED> instruction: 0xf7ff4478
    2650:			; <UNDEFINED> instruction: 0xf1b9e8e8
    2654:			; <UNDEFINED> instruction: 0xf47f0f00
    2658:	str	sl, [r7, -ip, lsl #30]
    265c:	vadd.i8	d18, d0, d2
    2660:	bcs	22924 <strspn@plt+0x20ec8>
    2664:	cfstrsge	mvf15, [r4, #252]!	; 0xfc
    2668:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    266c:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2670:	svclt	0x0000e56a
    2674:	andeq	r1, r2, r4, asr r4
    2678:	andeq	r0, r0, r4, lsl #2
    267c:	andeq	r1, r2, r2, ror r5
    2680:	andeq	r1, r2, r6, lsl r4
    2684:	andeq	ip, r0, ip, lsr #21
    2688:	andeq	r0, r0, r0, lsr #2
    268c:	andeq	sp, r0, r6, asr #2
    2690:	andeq	ip, r0, r0, lsr #19
    2694:	andeq	ip, r0, r2, ror sl
    2698:	andeq	r1, r2, r0, ror #5
    269c:	andeq	sp, r0, lr, lsl r1
    26a0:	andeq	ip, r0, r8, asr r9
    26a4:	andeq	ip, r0, sl, lsr #20
    26a8:	andeq	r0, r0, r8, lsl #2
    26ac:	andeq	sp, r0, lr, lsl #2
    26b0:	andeq	ip, r0, ip, lsl #18
    26b4:	ldrdeq	ip, [r0], -lr
    26b8:	andeq	lr, r0, ip, lsr r0
    26bc:	andeq	lr, r0, r2, lsr r0
    26c0:	andeq	r1, r2, sl, lsl r3
    26c4:	ldrdeq	r1, [r2], -sl
    26c8:	andeq	r0, r0, r4, lsr #2
    26cc:	andeq	sp, r0, r4, asr #5
    26d0:	muleq	r2, sl, fp
    26d4:	andeq	ip, r0, r8, ror #31
    26d8:	andeq	sp, r0, r2
    26dc:	andeq	sp, r0, r0, lsl r0
    26e0:	andeq	sp, r0, r0, lsl r0
    26e4:	andeq	sp, r0, r0, lsr #32
    26e8:	andeq	sp, r0, ip, ror #10
    26ec:			; <UNDEFINED> instruction: 0x0000cfb6
    26f0:	andeq	sp, r0, r4, asr lr
    26f4:	andeq	sp, r0, sl, asr #28
    26f8:	andeq	r1, r2, ip, lsl r1
    26fc:	muleq	r0, ip, r4
    2700:	andeq	sl, r0, r2, lsl #9
    2704:	ldrdeq	ip, [r0], -r4
    2708:	andeq	fp, r0, r2, asr r8
    270c:	andeq	r0, r0, r0, lsl r1
    2710:			; <UNDEFINED> instruction: 0x0000d1be
    2714:	andeq	sp, r0, sl, asr r2
    2718:	andeq	sp, r0, sl, lsl r1
    271c:	andeq	sp, r0, sl, lsr r1
    2720:	andeq	ip, r0, r2, lsl fp
    2724:	muleq	r0, ip, r3
    2728:	andeq	ip, r0, lr, ror #8
    272c:	muleq	r0, r6, sl
    2730:	andeq	ip, r0, r8, ror r3
    2734:	andeq	ip, r0, sl, asr #8
    2738:	strdeq	ip, [r0], -r2
    273c:	andeq	ip, r0, r4, asr r3
    2740:	andeq	ip, r0, r6, lsr #8
    2744:	andeq	sp, r0, r6, ror #1
    2748:	andeq	sp, r0, r6, ror #1
    274c:	andeq	ip, r0, sl, lsr fp
    2750:	andeq	ip, r0, r4, ror #24
    2754:	andeq	ip, r0, r2, lsl #25
    2758:	andeq	ip, r0, sl, lsr #22
    275c:			; <UNDEFINED> instruction: 0x0000cab0
    2760:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    2764:	andeq	ip, r0, r0, lsl #3
    2768:	andeq	ip, r0, r4, asr r2
    276c:	andeq	sp, r0, r0, ror #31
    2770:	muleq	r0, lr, sp
    2774:	muleq	r0, sl, lr
    2778:	andeq	ip, r0, sl, lsr r1
    277c:	andeq	ip, r0, lr, lsl #4
    2780:	andeq	ip, r0, lr, lsl ip
    2784:	andeq	ip, r0, lr, lsl #27
    2788:	andeq	ip, r0, r0, lsr #26
    278c:	andeq	ip, r0, r8, ror r9
    2790:	andeq	ip, r0, r6, lsl sl
    2794:	andeq	fp, r0, r8, asr pc
    2798:			; <UNDEFINED> instruction: 0x0000cdb0
    279c:	andeq	ip, r0, r2, ror #22
    27a0:	andeq	sp, r0, r2, lsr #28
    27a4:	andeq	ip, r0, sl, lsr #23
    27a8:	andeq	ip, r0, ip, lsl #19
    27ac:	andeq	ip, r0, ip, ror #16
    27b0:	andeq	ip, r0, ip, asr #18
    27b4:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    27b8:	andeq	ip, r0, r0, asr sl
    27bc:			; <UNDEFINED> instruction: 0x0000cbba
    27c0:			; <UNDEFINED> instruction: 0xf0402a00
    27c4:	blls	1a2ab8 <strspn@plt+0x1a105c>
    27c8:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}^
    27cc:	ldrt	r6, [fp], #243	; 0xf3
    27d0:	vmin.s8	d20, d16, d27
    27d4:	strtmi	r4, [r3], #1025	; 0x401
    27d8:	bllt	ff7407dc <strspn@plt+0xff73ed80>
    27dc:	stmdals	ip, {r0, r2, r3, r8, r9, fp, ip, pc}
    27e0:			; <UNDEFINED> instruction: 0x460ae9dd
    27e4:	addsmi	r6, r8, #1769472	; 0x1b0000
    27e8:	mcrge	4, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    27ec:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27f0:	tstcs	r0, r3, asr #12
    27f4:			; <UNDEFINED> instruction: 0xf7ff4640
    27f8:	cdpne	8, 0, cr14, cr7, cr12, {2}
    27fc:			; <UNDEFINED> instruction: 0xf04fdb24
    2800:	strbt	r0, [fp], #-2304	; 0xfffff700
    2804:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    2808:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    280c:	blt	feb00810 <strspn@plt+0xfeafedb4>
    2810:	movwls	r2, #13057	; 0x3301
    2814:			; <UNDEFINED> instruction: 0xf04fe4ac
    2818:			; <UNDEFINED> instruction: 0xf04f30ff
    281c:			; <UNDEFINED> instruction: 0xf0060b01
    2820:			; <UNDEFINED> instruction: 0xf7fff955
    2824:	strtmi	fp, [sl], -r3, ror #19
    2828:			; <UNDEFINED> instruction: 0x46204631
    282c:	blx	13e84c <strspn@plt+0x13cdf0>
    2830:	strmi	r2, [r3], r3, ror #16
    2834:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {3}
    2838:	strtmi	r9, [fp], -r3, lsl #20
    283c:			; <UNDEFINED> instruction: 0x46204631
    2840:			; <UNDEFINED> instruction: 0xf944f002
    2844:	ldrbt	r4, [r4], -r3, lsl #13
    2848:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    284c:	strtmi	r6, [r8], -r5, lsl #16
    2850:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2854:	strmi	r4, [r2], -r1, asr #12
    2858:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    285c:	svc	0x00e0f7fe
    2860:			; <UNDEFINED> instruction: 0xf7ff4628
    2864:	strmi	lr, [r3], lr, lsl #17
    2868:			; <UNDEFINED> instruction: 0xf7ffe603
    286c:	stmdavs	r5, {r1, r2, r4, r6, fp, sp, lr, pc}
    2870:			; <UNDEFINED> instruction: 0xf7ff4628
    2874:			; <UNDEFINED> instruction: 0x4641e892
    2878:	ldmdami	r5!, {r1, r9, sl, lr}
    287c:			; <UNDEFINED> instruction: 0xf7fe4478
    2880:			; <UNDEFINED> instruction: 0x4628efd0
    2884:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2888:	ldrb	r4, [r2, #1667]!	; 0x683
    288c:	blls	214d58 <strspn@plt+0x2132fc>
    2890:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
    2894:	movwcc	r9, #6665	; 0x1a09
    2898:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
    289c:			; <UNDEFINED> instruction: 0x460ae9dd
    28a0:	svc	0x00bef7fe
    28a4:	stmdami	sp!, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}
    28a8:	bleq	7e9ec <strspn@plt+0x7cf90>
    28ac:			; <UNDEFINED> instruction: 0xf7fe4478
    28b0:	stmdami	fp!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    28b4:			; <UNDEFINED> instruction: 0xf7fe4478
    28b8:			; <UNDEFINED> instruction: 0xf001eff4
    28bc:			; <UNDEFINED> instruction: 0xf7ffffd1
    28c0:			; <UNDEFINED> instruction: 0xf06fb995
    28c4:	rscsvs	r0, r3, r1, lsl #6
    28c8:			; <UNDEFINED> instruction: 0xf43f2a00
    28cc:	stmdami	r5!, {r0, r4, r5, r6, sl, fp, sp, pc}
    28d0:			; <UNDEFINED> instruction: 0xf7fe4478
    28d4:	ldrt	lr, [r7], #-4006	; 0xfffff05a
    28d8:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28dc:	strtmi	r6, [r8], -r5, lsl #16
    28e0:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28e4:	strmi	r4, [r2], -r1, asr #12
    28e8:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    28ec:	svc	0x0098f7fe
    28f0:	svceq	0x0000f1b9
    28f4:	ldrtmi	sp, [r8], -r5, asr #3
    28f8:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28fc:	ldmdbmi	fp, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    2900:	bls	2143c8 <strspn@plt+0x21296c>
    2904:	movweq	lr, #2824	; 0xb08
    2908:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    290c:	andcc	r3, r1, #67108864	; 0x4000000
    2910:	ldrbtmi	r3, [r8], #-304	; 0xfffffed0
    2914:	cdpls	12, 0, cr9, cr11, cr10, {0}
    2918:	svc	0x0082f7fe
    291c:	blls	1fbf20 <strspn@plt+0x1fa4c4>
    2920:	bls	214d78 <strspn@plt+0x21331c>
    2924:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip}
    2928:	movwcc	r4, #5241	; 0x1479
    292c:	teqcc	r0, r1, lsl #4
    2930:	cfstrsls	mvf4, [sl], {120}	; 0x78
    2934:			; <UNDEFINED> instruction: 0xf7fe9e0b
    2938:	ldrb	lr, [r0, #-3956]!	; 0xfffff08c
    293c:	ldmdavc	r9, {r0, r1, r2, r3, fp, lr}^
    2940:			; <UNDEFINED> instruction: 0xf7fe4478
    2944:	ldr	lr, [lr, -lr, ror #30]!
    2948:	andeq	fp, r0, r2, lsl #25
    294c:	strdeq	ip, [r0], -sl
    2950:	andeq	ip, r0, r0, ror #16
    2954:	andeq	sp, r0, lr, asr fp
    2958:	andeq	ip, r0, sl, ror #16
    295c:	andeq	ip, r0, r0, lsl #13
    2960:	andeq	ip, r0, r0, lsr #13
    2964:			; <UNDEFINED> instruction: 0x0000c9b8
    2968:	ldrdeq	ip, [r0], -r2
    296c:	andeq	sp, r0, r6, ror #21
    2970:	andeq	ip, r0, lr, lsr r8
    2974:	andeq	sp, r0, r8, asr #21
    2978:	andeq	ip, r0, r4, lsr #17
    297c:	andeq	ip, r0, r8, lsl r9
    2980:	bleq	3eac4 <strspn@plt+0x3d068>
    2984:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2988:	strbtmi	fp, [sl], -r2, lsl #24
    298c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2990:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2994:	ldrmi	sl, [sl], #776	; 0x308
    2998:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    299c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    29a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    29a4:			; <UNDEFINED> instruction: 0xf85a4b06
    29a8:	stmdami	r6, {r0, r1, ip, sp}
    29ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    29b0:	svc	0x007cf7fe
    29b4:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b8:	andeq	r0, r2, r0, lsr #10
    29bc:	strdeq	r0, [r0], -r8
    29c0:	andeq	r0, r0, r4, lsl r1
    29c4:	andeq	r0, r0, r8, lsl r1
    29c8:	ldr	r3, [pc, #20]	; 29e4 <strspn@plt+0xf88>
    29cc:	ldr	r2, [pc, #20]	; 29e8 <strspn@plt+0xf8c>
    29d0:	add	r3, pc, r3
    29d4:	ldr	r2, [r3, r2]
    29d8:	cmp	r2, #0
    29dc:	bxeq	lr
    29e0:	b	18b8 <__gmon_start__@plt>
    29e4:	andeq	r0, r2, r0, lsl #10
    29e8:	andeq	r0, r0, ip, lsl #2
    29ec:	blmi	1d4a0c <strspn@plt+0x1d2fb0>
    29f0:	bmi	1d3bd8 <strspn@plt+0x1d217c>
    29f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    29f8:	andle	r4, r3, sl, ror r4
    29fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2a00:	ldrmi	fp, [r8, -r3, lsl #2]
    2a04:	svclt	0x00004770
    2a08:	andeq	r0, r2, r0, lsl pc
    2a0c:	andeq	r0, r2, ip, lsl #30
    2a10:	ldrdeq	r0, [r2], -ip
    2a14:	andeq	r0, r0, r0, lsl #2
    2a18:	stmdbmi	r9, {r3, fp, lr}
    2a1c:	bmi	253c04 <strspn@plt+0x2521a8>
    2a20:	bne	253c0c <strspn@plt+0x2521b0>
    2a24:	svceq	0x00cb447a
    2a28:			; <UNDEFINED> instruction: 0x01a1eb03
    2a2c:	andle	r1, r3, r9, asr #32
    2a30:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2a34:	ldrmi	fp, [r8, -r3, lsl #2]
    2a38:	svclt	0x00004770
    2a3c:	andeq	r0, r2, r4, ror #29
    2a40:	andeq	r0, r2, r0, ror #29
    2a44:			; <UNDEFINED> instruction: 0x000204b0
    2a48:	andeq	r0, r0, ip, lsl r1
    2a4c:	blmi	2afe74 <strspn@plt+0x2ae418>
    2a50:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2a54:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2a58:	blmi	27100c <strspn@plt+0x26f5b0>
    2a5c:	ldrdlt	r5, [r3, -r3]!
    2a60:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2a64:			; <UNDEFINED> instruction: 0xf7fe6818
    2a68:			; <UNDEFINED> instruction: 0xf7ffeeb0
    2a6c:	blmi	1c2970 <strspn@plt+0x1c0f14>
    2a70:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a74:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2a78:	andeq	r0, r2, lr, lsr #29
    2a7c:	andeq	r0, r2, r0, lsl #9
    2a80:	strdeq	r0, [r0], -ip
    2a84:	muleq	r2, lr, r5
    2a88:	andeq	r0, r2, lr, lsl #29
    2a8c:	svclt	0x0000e7c4
    2a90:	stmdbcs	r6, {r4, r5, r6, r8, sl, ip, sp, pc}
    2a94:			; <UNDEFINED> instruction: 0xf89db084
    2a98:	vhadd.u8	d22, d0, d16
    2a9c:	bcs	22e0c <strspn@plt+0x213b0>
    2aa0:	sbchi	pc, lr, r0, asr #32
    2aa4:	strmi	r7, [r4], -r1, lsl #18
    2aa8:	strtmi	r0, [sl], -sp, lsl #19
    2aac:			; <UNDEFINED> instruction: 0xf0402b00
    2ab0:			; <UNDEFINED> instruction: 0xf00180d7
    2ab4:	vaddl.u8	q8, d1, d1
    2ab8:	stmib	sp, {r6, r8, r9}^
    2abc:	vaddl.u8	<illegal reg q9.5>, d1, d1
    2ac0:	vaddl.u8	q8, d17, d0
    2ac4:			; <UNDEFINED> instruction: 0xf8df03c2
    2ac8:	andls	r1, r0, r4, ror #9
    2acc:	ldrbtmi	r2, [r9], #-1
    2ad0:	svc	0x0044f7fe
    2ad4:			; <UNDEFINED> instruction: 0xf8df7962
    2ad8:	ldrdcs	r1, [r1], -r8
    2adc:	movweq	lr, #2562	; 0xa02
    2ae0:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    2ae4:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2ae8:	vsubw.u8	<illegal reg q12.5>, q1, d2
    2aec:	movwls	r0, #4992	; 0x1380
    2af0:	biceq	pc, r0, #134217731	; 0x8000003
    2af4:	vsubw.u8	<illegal reg q12.5>, q1, d0
    2af8:	vsubw.u8	<illegal reg q8.5>, q1, d0
    2afc:			; <UNDEFINED> instruction: 0xf7fe1240
    2b00:	stmibvc	r2!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2b04:	strtne	pc, [ip], #2271	; 0x8df
    2b08:	b	8ab14 <strspn@plt+0x890b8>
    2b0c:	movwls	r0, #4864	; 0x1300
    2b10:	vmvn.i32	q10, #11075584	; 0x00a90000
    2b14:	movwls	r0, #832	; 0x340
    2b18:	orreq	pc, r0, #134217731	; 0x8000003
    2b1c:	sbceq	pc, r0, #134217731	; 0x8000003
    2b20:	svc	0x001cf7fe
    2b24:			; <UNDEFINED> instruction: 0xf8df79e2
    2b28:	mulcs	r1, r0, r4
    2b2c:	movweq	lr, #2562	; 0xa02
    2b30:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    2b34:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2b38:	subne	pc, r0, #134217731	; 0x8000003
    2b3c:	svc	0x000ef7fe
    2b40:			; <UNDEFINED> instruction: 0xf8df7a22
    2b44:	andcs	r1, r1, r8, ror r4
    2b48:	movweq	lr, #2562	; 0xa02
    2b4c:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    2b50:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2b54:	vsubw.u8	<illegal reg q12.5>, q1, d1
    2b58:	movwls	r0, #960	; 0x3c0
    2b5c:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2b60:			; <UNDEFINED> instruction: 0xf7fe0952
    2b64:	bvc	18be75c <strspn@plt+0x18bcd00>
    2b68:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2b6c:			; <UNDEFINED> instruction: 0xf0022001
    2b70:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    2b74:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    2b78:			; <UNDEFINED> instruction: 0xf8df8962
    2b7c:	andcs	r1, r1, r8, asr #8
    2b80:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    2b84:			; <UNDEFINED> instruction: 0xf7feb292
    2b88:	blvc	8be738 <strspn@plt+0x8bccdc>
    2b8c:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2b90:	vaddl.u8	q9, d2, d1
    2b94:	movwls	r1, #4864	; 0x1300
    2b98:	vmvn.i32	q10, #11075584	; 0x00a90000
    2b9c:	movwls	r1, #832	; 0x340
    2ba0:	orrne	pc, r0, #134217731	; 0x8000003
    2ba4:			; <UNDEFINED> instruction: 0xf7fe09d2
    2ba8:			; <UNDEFINED> instruction: 0xf8dfeeda
    2bac:	blvc	1887c34 <strspn@plt+0x18861d8>
    2bb0:	ldrbtmi	r2, [r9], #-1
    2bb4:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    2bb8:			; <UNDEFINED> instruction: 0xf8df7ba2
    2bbc:	andcs	r1, r1, r4, lsl r4
    2bc0:	movweq	lr, #2562	; 0xa02
    2bc4:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    2bc8:	movteq	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2bcc:	vsubw.u8	<illegal reg q12.5>, q1, d1
    2bd0:	movwls	r0, #896	; 0x380
    2bd4:	orrne	pc, r0, #134217731	; 0x8000003
    2bd8:			; <UNDEFINED> instruction: 0xf7fe09d2
    2bdc:			; <UNDEFINED> instruction: 0xf8b4eec0
    2be0:	ldmibmi	ip!, {r0, r1, r2, r3, sp}^
    2be4:	blt	148abf0 <strspn@plt+0x1489194>
    2be8:	addslt	r4, r2, #2030043136	; 0x79000000
    2bec:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    2bf0:			; <UNDEFINED> instruction: 0x2011f8b4
    2bf4:	strdcs	r4, [r1], -r8
    2bf8:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    2bfc:			; <UNDEFINED> instruction: 0xf7feb292
    2c00:	stclvc	14, cr14, [r2], #696	; 0x2b8
    2c04:	strdcs	r4, [r1], -r5
    2c08:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2c0c:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    2c10:	movtne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    2c14:	vsubw.u8	<illegal reg q12.5>, q1, d0
    2c18:	ldmibeq	r2, {r7, r8, r9, ip}^
    2c1c:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2c20:	stmibmi	pc!, {r1, r5, r6, r7, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    2c24:	vaddl.u8	q9, d2, d1
    2c28:	vmls.i<illegal width 8>	q8, q1, d0[0]
    2c2c:	ldrbtmi	r0, [r9], #-896	; 0xfffffc80
    2c30:	sbceq	pc, r0, #134217731	; 0x8000003
    2c34:	andlt	r9, r4, r8, lsl #8
    2c38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2c3c:	mcrlt	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2c40:	svclt	0x00183a01
    2c44:	rscscc	pc, pc, #79	; 0x4f
    2c48:	pop	{r2, ip, sp, pc}
    2c4c:			; <UNDEFINED> instruction: 0xf7fe4070
    2c50:	stmiami	r4!, {r0, r4, r9, sl, fp, ip, sp, pc}^
    2c54:	andlt	r4, r4, r8, ror r4
    2c58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2c5c:	ldcllt	7, cr15, [lr, #1016]	; 0x3f8
    2c60:	andcs	r4, r1, r1, ror #19
    2c64:			; <UNDEFINED> instruction: 0xf7fe4479
    2c68:	stccs	14, cr14, [r1, #-488]	; 0xfffffe18
    2c6c:	orrshi	pc, r4, r0
    2c70:			; <UNDEFINED> instruction: 0xf0002d02
    2c74:	andcs	r8, sl, ip, lsl #3
    2c78:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2c7c:	andcs	r7, r1, r2, lsr #18
    2c80:			; <UNDEFINED> instruction: 0xf3c249da
    2c84:	ldrbtmi	r0, [r9], #-1474	; 0xfffffa3e
    2c88:			; <UNDEFINED> instruction: 0xf7fe462a
    2c8c:	cmnlt	r6, r8, ror #28
    2c90:	bcs	18a640 <strspn@plt+0x188be4>
    2c94:	orrhi	pc, r5, r0, lsl #4
    2c98:			; <UNDEFINED> instruction: 0xf012e8df
    2c9c:	smceq	61460	; 0xf014
    2ca0:	cmneq	r5, sl, ror #2
    2ca4:	cmpeq	fp, r0, ror #2
    2ca8:	andcs	r0, sl, r6, asr r1
    2cac:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2cb0:	andcs	r7, r1, r2, lsr #18
    2cb4:	vmul.f<illegal width 8>	q10, q9, d2[3]
    2cb8:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    2cbc:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2cc0:	stmibmi	ip, {r1, r5, r8, fp, ip, sp, lr}^
    2cc4:	vaddl.u8	q9, d2, d1
    2cc8:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    2ccc:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2cd0:	stmibmi	r9, {r1, r5, r8, fp, ip, sp, lr}^
    2cd4:	andmi	r2, r2, r1
    2cd8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cdc:	stmdbvc	r2!, {r6, r9, sl, fp, sp, lr, pc}^
    2ce0:	andcs	r4, r1, r6, asr #19
    2ce4:	subne	pc, r0, #134217731	; 0x8000003
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cec:	stmdbvc	r2!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    2cf0:	andcs	r4, r1, r3, asr #19
    2cf4:	andne	pc, r0, #134217731	; 0x8000003
    2cf8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cfc:	stmdbvc	r2!, {r4, r5, r9, sl, fp, sp, lr, pc}^
    2d00:	andcs	r4, r1, r0, asr #19
    2d04:	sbceq	pc, r0, #134217731	; 0x8000003
    2d08:			; <UNDEFINED> instruction: 0xf7fe4479
    2d0c:	stmdbvc	r2!, {r3, r5, r9, sl, fp, sp, lr, pc}^
    2d10:			; <UNDEFINED> instruction: 0x200149bd
    2d14:	addeq	pc, r0, #134217731	; 0x8000003
    2d18:			; <UNDEFINED> instruction: 0xf7fe4479
    2d1c:	stmdbvc	r2!, {r5, r9, sl, fp, sp, lr, pc}^
    2d20:			; <UNDEFINED> instruction: 0x200149ba
    2d24:	subeq	pc, r0, #134217731	; 0x8000003
    2d28:			; <UNDEFINED> instruction: 0xf7fe4479
    2d2c:	stmdbvc	r2!, {r3, r4, r9, sl, fp, sp, lr, pc}^
    2d30:			; <UNDEFINED> instruction: 0x200149b7
    2d34:	ldrbtmi	r4, [r9], #-2
    2d38:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    2d3c:	ldmibmi	r5!, {r1, r5, r7, r8, fp, ip, sp, lr}
    2d40:	vaddl.u8	q9, d2, d1
    2d44:	ldrbtmi	r0, [r9], #-704	; 0xfffffd40
    2d48:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2d4c:	ldmibmi	r2!, {r1, r5, r7, r8, fp, ip, sp, lr}
    2d50:	vaddl.u8	q9, d2, d1
    2d54:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    2d58:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2d5c:	stmibmi	pc!, {r1, r5, r7, r8, fp, ip, sp, lr}	; <UNPREDICTABLE>
    2d60:	vaddl.u8	q9, d2, d1
    2d64:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    2d68:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    2d6c:	stmibmi	ip!, {r1, r5, r7, r8, fp, ip, sp, lr}
    2d70:	andmi	r2, r2, r1
    2d74:			; <UNDEFINED> instruction: 0xf7fe4479
    2d78:	stmibvc	r2!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2d7c:	andcs	r4, r1, r9, lsr #19
    2d80:	andne	pc, r0, #134217731	; 0x8000003
    2d84:			; <UNDEFINED> instruction: 0xf7fe4479
    2d88:	stmibvc	r2!, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2d8c:	andcs	r4, r1, r6, lsr #19
    2d90:	andne	pc, r0, #134217731	; 0x8000003
    2d94:			; <UNDEFINED> instruction: 0xf7fe4479
    2d98:	stmibvc	r2!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2d9c:	andcs	r4, r1, r3, lsr #19
    2da0:	ldrbtmi	r4, [r9], #-2
    2da4:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    2da8:	stmibmi	r1!, {r1, r5, r9, fp, ip, sp, lr}
    2dac:	ldrbtmi	r2, [r9], #-1
    2db0:			; <UNDEFINED> instruction: 0xf7fe0952
    2db4:	bvc	8be50c <strspn@plt+0x8bcab0>
    2db8:	mulcs	r1, lr, r9
    2dbc:	andne	pc, r0, #134217731	; 0x8000003
    2dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    2dc4:	bvc	8be4fc <strspn@plt+0x8bcaa0>
    2dc8:	mulcs	r1, fp, r9
    2dcc:	sbceq	pc, r0, #134217731	; 0x8000003
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4479
    2dd4:	bvc	8be4ec <strspn@plt+0x8bca90>
    2dd8:	mulcs	r1, r8, r9
    2ddc:	subeq	pc, r0, #134217731	; 0x8000003
    2de0:			; <UNDEFINED> instruction: 0xf7fe4479
    2de4:	bvc	8be4dc <strspn@plt+0x8bca80>
    2de8:	mulcs	r1, r5, r9
    2dec:	ldrbtmi	r4, [r9], #-2
    2df0:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    2df4:	ldmibmi	r3, {r1, r5, r6, r9, fp, ip, sp, lr}
    2df8:			; <UNDEFINED> instruction: 0xf0022001
    2dfc:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    2e00:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    2e04:	ldmibmi	r0, {r1, r5, r6, r8, fp, pc}
    2e08:	blt	148ae14 <strspn@plt+0x14893b8>
    2e0c:	addslt	r4, r2, #2030043136	; 0x79000000
    2e10:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    2e14:	mulcs	ip, r4, r9
    2e18:	andcs	r4, r1, ip, lsl #19
    2e1c:	svceq	0x00d24479
    2e20:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    2e24:	stmibmi	sl, {r1, r5, r8, r9, fp, ip, sp, lr}
    2e28:	vaddl.u8	q9, d2, d1
    2e2c:	ldrbtmi	r1, [r9], #-640	; 0xfffffd80
    2e30:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    2e34:	stmibmi	r7, {r1, r5, r8, r9, fp, ip, sp, lr}
    2e38:	vaddl.u8	q9, d2, d1
    2e3c:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    2e40:	stc	7, cr15, [ip, #1016]	; 0x3f8
    2e44:	stmibmi	r4, {r1, r5, r8, r9, fp, ip, sp, lr}
    2e48:	vaddl.u8	q9, d2, d1
    2e4c:	ldrbtmi	r1, [r9], #-512	; 0xfffffe00
    2e50:	stc	7, cr15, [r4, #1016]	; 0x3f8
    2e54:	blvc	1895460 <strspn@plt+0x1893a04>
    2e58:	ldrbtmi	r2, [r9], #-1
    2e5c:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2e60:	mulcs	lr, r4, r9
    2e64:	andcs	r4, r1, lr, ror r9
    2e68:	svceq	0x00d24479
    2e6c:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2e70:	ldmdbmi	ip!, {r1, r5, r7, r8, r9, fp, ip, sp, lr}^
    2e74:	vaddl.u8	q9, d2, d1
    2e78:	ldrbtmi	r1, [r9], #-640	; 0xfffffd80
    2e7c:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2e80:	ldmdbmi	r9!, {r1, r5, r7, r8, r9, fp, ip, sp, lr}^
    2e84:	vaddl.u8	q9, d2, d1
    2e88:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    2e8c:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2e90:	ldmdbmi	r6!, {r1, r5, r7, r8, r9, fp, ip, sp, lr}^
    2e94:	vaddl.u8	q9, d2, d1
    2e98:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    2e9c:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2ea0:	ldmdbmi	r3!, {r1, r5, r7, r8, r9, fp, ip, sp, lr}^
    2ea4:	andmi	r2, r2, r1
    2ea8:			; <UNDEFINED> instruction: 0xf7fe4479
    2eac:			; <UNDEFINED> instruction: 0xf8b4ed58
    2eb0:	ldmdbmi	r0!, {r0, r1, r2, r3, sp}^
    2eb4:	blt	148aec0 <strspn@plt+0x1489464>
    2eb8:	addslt	r4, r2, #2030043136	; 0x79000000
    2ebc:	stcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    2ec0:			; <UNDEFINED> instruction: 0x2011f8b4
    2ec4:	andcs	r4, r1, ip, ror #18
    2ec8:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    2ecc:			; <UNDEFINED> instruction: 0xf7feb292
    2ed0:			; <UNDEFINED> instruction: 0xf994ed46
    2ed4:	stmdbmi	r9!, {r0, r1, r4, sp}^
    2ed8:	ldrbtmi	r2, [r9], #-1
    2edc:			; <UNDEFINED> instruction: 0xf7fe0fd2
    2ee0:	stclvc	13, cr14, [r2], #248	; 0xf8
    2ee4:	andcs	r4, r1, r6, ror #18
    2ee8:	addne	pc, r0, #134217731	; 0x8000003
    2eec:			; <UNDEFINED> instruction: 0xf7fe4479
    2ef0:	stclvc	13, cr14, [r2], #216	; 0xd8
    2ef4:	andcs	r4, r1, r3, ror #18
    2ef8:	subne	pc, r0, #134217731	; 0x8000003
    2efc:			; <UNDEFINED> instruction: 0xf7fe4479
    2f00:	stclvc	13, cr14, [r2], #184	; 0xb8
    2f04:	andcs	r4, r1, r0, ror #18
    2f08:	andne	pc, r0, #134217731	; 0x8000003
    2f0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f10:	stclvc	13, cr14, [r2], #152	; 0x98
    2f14:	andcs	r4, r1, sp, asr r9
    2f18:	sbceq	pc, r0, #134217731	; 0x8000003
    2f1c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f20:	stclvc	13, cr14, [r2], #120	; 0x78
    2f24:	andcs	r4, r1, sl, asr r9
    2f28:	addeq	pc, r0, #134217731	; 0x8000003
    2f2c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f30:	stclvc	13, cr14, [r2], #88	; 0x58
    2f34:	andcs	r4, r1, r7, asr r9
    2f38:	subeq	pc, r0, #134217731	; 0x8000003
    2f3c:	andlt	r4, r4, r9, ror r4
    2f40:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2f44:	stclt	7, cr15, [r8, #-1016]	; 0xfffffc08
    2f48:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    2f4c:	stc	7, cr15, [r8], #1016	; 0x3f8
    2f50:	ldmdami	r2, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    2f54:			; <UNDEFINED> instruction: 0xf7fe4478
    2f58:	strt	lr, [r9], r4, lsr #25
    2f5c:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    2f60:	ldc	7, cr15, [lr], {254}	; 0xfe
    2f64:	stmdami	pc, {r2, r5, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    2f68:			; <UNDEFINED> instruction: 0xf7fe4478
    2f6c:			; <UNDEFINED> instruction: 0xe69fec9a
    2f70:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    2f74:	ldc	7, cr15, [r4], {254}	; 0xfe
    2f78:	stmdami	ip, {r1, r3, r4, r7, r9, sl, sp, lr, pc}^
    2f7c:			; <UNDEFINED> instruction: 0xf7fe4478
    2f80:			; <UNDEFINED> instruction: 0xe695ec90
    2f84:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    2f88:	stc	7, cr15, [sl], {254}	; 0xfe
    2f8c:	stmdami	r9, {r4, r7, r9, sl, sp, lr, pc}^
    2f90:			; <UNDEFINED> instruction: 0xf7fe4478
    2f94:	ldrbt	lr, [r1], -r6, lsl #25
    2f98:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    2f9c:	stc	7, cr15, [r0], {254}	; 0xfe
    2fa0:	stmdami	r6, {r2, r3, r5, r6, r9, sl, sp, lr, pc}^
    2fa4:			; <UNDEFINED> instruction: 0xf7fe4478
    2fa8:	sxtab16	lr, r1, ip, ror #24
    2fac:	andeq	r8, r0, lr, lsr #11
    2fb0:	ldrdeq	r8, [r0], -lr
    2fb4:	strdeq	r8, [r0], -ip
    2fb8:	andeq	r8, r0, sl, lsl #12
    2fbc:	andeq	r8, r0, r6, lsl r6
    2fc0:	andeq	r8, r0, r2, asr r3
    2fc4:	andeq	r8, r0, lr, ror #6
    2fc8:	andeq	r8, r0, ip, lsl #12
    2fcc:	andeq	r8, r0, sl, lsr #7
    2fd0:	andeq	r8, r0, r2, lsl r6
    2fd4:	ldrdeq	r8, [r0], -ip
    2fd8:	andeq	r8, r0, lr, ror #7
    2fdc:	strdeq	r8, [r0], -r2
    2fe0:	andeq	r8, r0, r2, lsl #12
    2fe4:	andeq	r7, r0, ip, asr #30
    2fe8:	andeq	r7, r0, r0, ror pc
    2fec:	andeq	r7, r0, r6, lsr #31
    2ff0:	andeq	r8, r0, r2, asr #1
    2ff4:	andeq	r8, r0, r2, asr #1
    2ff8:	andeq	r8, r0, r4, asr #1
    2ffc:	andeq	r8, r0, r4, asr #1
    3000:	andeq	r8, r0, r4, asr #1
    3004:	andeq	r8, r0, r4, asr #1
    3008:	andeq	r8, r0, r4, asr #1
    300c:	andeq	r8, r0, r4, asr #1
    3010:	andeq	r8, r0, r6, asr #1
    3014:	andeq	r8, r0, r6, asr #1
    3018:	andeq	r8, r0, r6, asr #1
    301c:	andeq	r8, r0, r6, asr #1
    3020:	andeq	r8, r0, r8, asr #1
    3024:	andeq	r8, r0, r4, asr #1
    3028:	andeq	r8, r0, r4, asr #1
    302c:	andeq	r8, r0, r6, asr #1
    3030:	andeq	r8, r0, sl, asr #1
    3034:	andeq	r8, r0, ip, asr #1
    3038:	andeq	r8, r0, r8, asr #1
    303c:	andeq	r8, r0, r8, asr #1
    3040:	andeq	r8, r0, sl, asr #1
    3044:	andeq	r8, r0, r6, asr #1
    3048:	andeq	r8, r0, r4, ror #1
    304c:	andeq	r8, r0, r0, lsl #2
    3050:	strdeq	r8, [r0], -lr
    3054:	strdeq	r8, [r0], -lr
    3058:	strdeq	r8, [r0], -lr
    305c:	andeq	r8, r0, r2, lsl #2
    3060:	andeq	r8, r0, r0, lsr #2
    3064:	andeq	r8, r0, sl, lsl r1
    3068:	andeq	r8, r0, r6, lsl r1
    306c:	andeq	r8, r0, r2, lsl r1
    3070:	andeq	r8, r0, r0, lsl r1
    3074:	andeq	r8, r0, ip, lsl #2
    3078:	andeq	r8, r0, lr, lsl r1
    307c:	andeq	r8, r0, r2, lsr r1
    3080:	andeq	r8, r0, r0, lsr r1
    3084:	andeq	r8, r0, r0, lsr r1
    3088:	andeq	r8, r0, r0, lsr r1
    308c:	andeq	r8, r0, r0, lsr r1
    3090:	andeq	r8, r0, r0, lsr r1
    3094:	andeq	r8, r0, r0, lsr r1
    3098:	andeq	r7, r0, r6, lsl #28
    309c:			; <UNDEFINED> instruction: 0x00007dbc
    30a0:	andeq	r7, r0, sl, lsl #27
    30a4:	andeq	r7, r0, r0, ror #26
    30a8:	andeq	r7, r0, lr, lsr #26
    30ac:	andeq	r7, r0, r4, lsl #26
    30b0:	ldrdeq	r7, [r0], -r2
    30b4:	andeq	r7, r0, ip, ror ip
    30b8:	andeq	r7, r0, r2, asr ip
    30bc:	muleq	r0, r4, ip
    30c0:	mvnsmi	lr, #737280	; 0xb4000
    30c4:	bmi	18d4b0c <strspn@plt+0x18d30b0>
    30c8:	blmi	18cd4dc <strspn@plt+0x18cba80>
    30cc:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    30d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    30d4:			; <UNDEFINED> instruction: 0xf8cd681b
    30d8:			; <UNDEFINED> instruction: 0xf04f3414
    30dc:	vcgt.u8	d16, d0, d0
    30e0:			; <UNDEFINED> instruction: 0xf99080aa
    30e4:	strmi	r2, [sp], -r5
    30e8:			; <UNDEFINED> instruction: 0x4604495c
    30ec:	stmibvc	r7!, {r0, sp}
    30f0:	svceq	0x00d24479
    30f4:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    30f8:	ldmdbmi	r9, {r1, r5, r6, r8, fp, ip, sp, lr}^
    30fc:	vaddl.u8	q9, d2, d1
    3100:			; <UNDEFINED> instruction: 0xf0071280
    3104:	ldrbtmi	r0, [r9], #-1799	; 0xfffff8f9
    3108:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    310c:	ldmdbmi	r5, {r1, r5, r6, r8, fp, ip, sp, lr}^
    3110:	vaddl.u8	q9, d2, d1
    3114:	ldrbtmi	r1, [r9], #-576	; 0xfffffdc0
    3118:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    311c:	ldmdbmi	r2, {r1, r5, r6, r8, fp, ip, sp, lr}^
    3120:	vaddl.u8	q9, d2, d1
    3124:	ldrbtmi	r0, [r9], #-642	; 0xfffffd7e
    3128:	ldc	7, cr15, [r8], {254}	; 0xfe
    312c:	stmdbmi	pc, {r1, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    3130:	vaddl.u8	q9, d2, d1
    3134:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    3138:	ldc	7, cr15, [r0], {254}	; 0xfe
    313c:			; <UNDEFINED> instruction: 0xf894494c
    3140:	andcs	r9, r1, r4
    3144:	ldrbtmi	r7, [r9], #-2406	; 0xfffff69a
    3148:			; <UNDEFINED> instruction: 0xf7fe4006
    314c:			; <UNDEFINED> instruction: 0xf1b9ec08
    3150:	subsle	r0, pc, r0, lsl #30
    3154:	strbmi	r4, [sl], -r7, asr #18
    3158:	ldrbtmi	r2, [r9], #-1
    315c:	bl	fffc115c <strspn@plt+0xfffbf700>
    3160:	ldrtmi	r4, [r2], -r5, asr #18
    3164:	ldrbtmi	r2, [r9], #-1
    3168:	bl	ffe41168 <strspn@plt+0xffe3f70c>
    316c:	andcs	r4, r1, r3, asr #18
    3170:			; <UNDEFINED> instruction: 0xf7fe4479
    3174:	stmibvc	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3178:	ldrsble	r0, [r6, #-138]	; 0xffffff76
    317c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    3180:	bl	fe3c1180 <strspn@plt+0xfe3bf724>
    3184:			; <UNDEFINED> instruction: 0x463a4b3f
    3188:	andcs	r4, r1, pc, lsr r9
    318c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3190:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    3194:	bl	ff8c1194 <strspn@plt+0xff8bf738>
    3198:	andcs	r4, r1, ip, lsr r9
    319c:			; <UNDEFINED> instruction: 0xf7fe4479
    31a0:	stmibvc	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    31a4:	teqle	sl, r0, lsl #20
    31a8:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    31ac:	bl	1e411ac <strspn@plt+0x1e3f750>
    31b0:	svclt	0x00d42d0b
    31b4:			; <UNDEFINED> instruction: 0xf0062500
    31b8:	mvnlt	r0, r1, lsl #10
    31bc:	vstrcs	s14, [r0, #-916]	; 0xfffffc6c
    31c0:	ldmdami	r4!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    31c4:			; <UNDEFINED> instruction: 0xf7fe4478
    31c8:			; <UNDEFINED> instruction: 0xf898eb6c
    31cc:	vst4.8	{d19-d22}, [pc], r0
    31d0:	andls	r6, r1, r0, lsl #1
    31d4:	stcne	8, cr4, [sl, #-192]!	; 0xffffff40
    31d8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    31dc:	stcge	3, cr9, [r5], {-0}
    31e0:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
    31e4:	ldrmi	r9, [sp], -r2, lsl #8
    31e8:	b	ff7411e8 <strspn@plt+0xff73f78c>
    31ec:	strtmi	r4, [r2], -fp, lsr #18
    31f0:	ldrbtmi	r2, [r9], #-1
    31f4:	bl	fecc11f4 <strspn@plt+0xfecbf798>
    31f8:	blmi	5d5aa4 <strspn@plt+0x5d4048>
    31fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3200:			; <UNDEFINED> instruction: 0xf8dd681a
    3204:	subsmi	r3, sl, r4, lsl r4
    3208:	strtmi	sp, [r8], -r1, lsr #2
    320c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    3210:	mvnshi	lr, #12386304	; 0xbd0000
    3214:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    3218:	bl	10c1218 <strspn@plt+0x10bf7bc>
    321c:	stmdbmi	r2!, {r5, r7, r8, r9, sl, sp, lr, pc}
    3220:	ldrbtmi	r2, [r9], #-1
    3224:	bl	fe6c1224 <strspn@plt+0xfe6bf7c8>
    3228:	stmdbmi	r0!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    322c:	ldrbtmi	r2, [r9], #-1
    3230:	bl	fe541230 <strspn@plt+0xfe53f7d4>
    3234:	ldmdami	lr, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    3238:	ldrbtmi	r2, [r8], #-1377	; 0xfffffa9f
    323c:	b	ffc4123c <strspn@plt+0xffc3f7e0>
    3240:	ldmdami	ip, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3244:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3248:	b	ffac1248 <strspn@plt+0xffabf7ec>
    324c:			; <UNDEFINED> instruction: 0xf7fee7d4
    3250:	svclt	0x0000eae0
    3254:	andeq	pc, r1, r4, lsl #28
    3258:	andeq	r0, r0, r4, lsl #2
    325c:	muleq	r0, r4, r1
    3260:	andeq	r8, r0, r6, lsr #3
    3264:	andeq	r8, r0, lr, asr #3
    3268:	strdeq	r8, [r0], -sl
    326c:	andeq	r8, r0, r2, lsr #4
    3270:	andeq	r8, r0, lr, lsr r2
    3274:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3278:	andeq	r8, r0, sl, asr r2
    327c:	andeq	r8, r0, r0, ror r2
    3280:	andeq	r8, r0, sl, ror r2
    3284:	muleq	r1, r4, sl
    3288:	andeq	r8, r0, lr, ror r2
    328c:	muleq	r0, r0, r2
    3290:	muleq	r0, lr, r2
    3294:	andeq	r8, r0, r8, ror #5
    3298:	andeq	r8, r0, lr, ror #5
    329c:	strdeq	sl, [r0], -lr
    32a0:	ldrdeq	pc, [r1], -r8
    32a4:	andeq	r8, r0, r6, lsl #3
    32a8:	andeq	sl, r0, r2, lsl r9
    32ac:	strheq	r8, [r0], -r2
    32b0:	andeq	r8, r0, sl, lsl r0
    32b4:	andeq	r8, r0, r2, lsr #4
    32b8:	svcmi	0x00f0e92d
    32bc:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    32c0:	stmdbcs	r3, {r2, r8, r9, fp, pc}
    32c4:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32c8:	andls	fp, r4, #165	; 0xa5
    32cc:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    32d4:			; <UNDEFINED> instruction: 0x9323681b
    32d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    32dc:	msrhi	(UNDEF: 117), r0
    32e0:	stccs	12, cr9, [r3], {4}
    32e4:	strhi	pc, [r3], #-0
    32e8:			; <UNDEFINED> instruction: 0xf1001f0b
    32ec:	movwls	r0, #14596	; 0x3904
    32f0:	rschi	pc, ip, r0
    32f4:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    32f8:	strcs	r4, [r0, #-1739]	; 0xfffff935
    32fc:	ldrbtmi	r4, [fp], #-1745	; 0xfffff92f
    3300:	bcc	43eb28 <strspn@plt+0x43d0cc>
    3304:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3308:	movwls	r4, #38011	; 0x947b
    330c:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3310:	movwls	r4, #42107	; 0xa47b
    3314:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3318:	movwls	r4, #33915	; 0x847b
    331c:			; <UNDEFINED> instruction: 0x6000f8bb
    3320:			; <UNDEFINED> instruction: 0x4002f8bb
    3324:	blt	1da9ff4 <strspn@plt+0x1da8598>
    3328:	adcslt	fp, r6, #100, 20	; 0x64000
    332c:	blcs	2fdc4 <strspn@plt+0x2e368>
    3330:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    3334:	movwls	r1, #11555	; 0x2d23
    3338:	stmdaeq	r5, {r0, r1, r8, r9, fp, sp, lr, pc}
    333c:	ldrmi	r9, [r8, #2819]	; 0xb03
    3340:	msrhi	(UNDEF: 59), r0
    3344:			; <UNDEFINED> instruction: 0xf0002c00
    3348:	blls	123594 <strspn@plt+0x121b38>
    334c:			; <UNDEFINED> instruction: 0xf0002b02
    3350:	veor	d8, d0, d13
    3354:			; <UNDEFINED> instruction: 0xf5b68115
    3358:			; <UNDEFINED> instruction: 0xf0007f83
    335c:	vhsub.s8	q4, q8, q7
    3360:	cdpcs	0, 0, cr8, cr12, cr12, {4}
    3364:	msrhi	(UNDEF: 98), r0
    3368:	vceq.f32	d2, d0, d12
    336c:	ldm	pc, {r0, r1, r2, r3, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    3370:	andeq	pc, sp, r6, lsl r0	; <UNPREDICTABLE>
    3374:	cmpeq	sp, r9, ror #2
    3378:	biceq	r0, r2, sp, asr r1
    337c:	cmpeq	sp, sp, asr r1
    3380:	mvneq	r0, sp, asr r1
    3384:	cmpeq	sp, sp, asr r1
    3388:			; <UNDEFINED> instruction: 0x0122015d
    338c:	sbfxeq	pc, pc, #17, #17
    3390:			; <UNDEFINED> instruction: 0xf7fe4478
    3394:			; <UNDEFINED> instruction: 0xf8bbea86
    3398:			; <UNDEFINED> instruction: 0xf8df400a
    339c:	andcs	r1, r1, r8, lsr #15
    33a0:	ldrbtmi	fp, [r9], #-2660	; 0xfffff59c
    33a4:			; <UNDEFINED> instruction: 0xf7feb2a4
    33a8:			; <UNDEFINED> instruction: 0x2c00eada
    33ac:	orrshi	pc, r8, #64	; 0x40
    33b0:			; <UNDEFINED> instruction: 0x0794f8df
    33b4:			; <UNDEFINED> instruction: 0xf7fe4478
    33b8:			; <UNDEFINED> instruction: 0xf8dbea74
    33bc:	andcs	r4, r1, ip
    33c0:			; <UNDEFINED> instruction: 0x1788f8df
    33c4:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    33c8:	b	ff2413c8 <strspn@plt+0xff23f96c>
    33cc:			; <UNDEFINED> instruction: 0xf0002c00
    33d0:	stclne	3, cr8, [r1], #-632	; 0xfffffd88
    33d4:	movhi	pc, #0
    33d8:			; <UNDEFINED> instruction: 0x1774f8df
    33dc:	andcs	r4, r1, r2, lsr #12
    33e0:			; <UNDEFINED> instruction: 0xf7fe4479
    33e4:			; <UNDEFINED> instruction: 0xf8dbeabc
    33e8:	andcs	r4, r1, r0, lsl r0
    33ec:			; <UNDEFINED> instruction: 0x1764f8df
    33f0:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    33f4:	b	fecc13f4 <strspn@plt+0xfecbf998>
    33f8:			; <UNDEFINED> instruction: 0xf0402c00
    33fc:			; <UNDEFINED> instruction: 0xf8df836a
    3400:	ldrbtmi	r0, [r8], #-1880	; 0xfffff8a8
    3404:	b	1341404 <strspn@plt+0x133f9a8>
    3408:	mcrge	6, 0, r4, cr12, cr10, {2}
    340c:	svceq	0x0014f852
    3410:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    3414:	andcs	ip, r1, r3, lsl #6
    3418:	andcc	lr, ip, #3620864	; 0x374000
    341c:			; <UNDEFINED> instruction: 0x173cf8df
    3420:	blt	771c78 <strspn@plt+0x77021c>
    3424:			; <UNDEFINED> instruction: 0xf7fe4479
    3428:	b	153de98 <strspn@plt+0x153c43c>
    342c:			; <UNDEFINED> instruction: 0xf0400305
    3430:			; <UNDEFINED> instruction: 0xf8df8348
    3434:	ldrbtmi	r0, [r8], #-1836	; 0xfffff8d4
    3438:	b	cc1438 <strspn@plt+0xcbf9dc>
    343c:			; <UNDEFINED> instruction: 0xf853465b
    3440:	ldmdavs	r9, {r2, r3, r4, r8, r9, sl, fp}^
    3444:	andcs	ip, r1, r3, lsl #12
    3448:	andcc	lr, ip, #3620864	; 0x374000
    344c:			; <UNDEFINED> instruction: 0x1714f8df
    3450:	blt	771ca8 <strspn@plt+0x77024c>
    3454:			; <UNDEFINED> instruction: 0xf7fe4479
    3458:	b	153de68 <strspn@plt+0x153c40c>
    345c:			; <UNDEFINED> instruction: 0xf0400305
    3460:			; <UNDEFINED> instruction: 0xf8df8328
    3464:	ldrbtmi	r0, [r8], #-1796	; 0xfffff8fc
    3468:	b	6c1468 <strspn@plt+0x6bfa0c>
    346c:	ldrmi	r9, [fp], #2818	; 0xb02
    3470:	ldrmi	r9, [r8, #2819]	; 0xb03
    3474:	strbmi	sp, [r5], -sl, lsr #20
    3478:	vaba.s8	q15, <illegal reg q4.5>, q0
    347c:	addsmi	r1, lr, #67108864	; 0x4000000
    3480:	eorhi	pc, lr, #0
    3484:	vmul.i8	d29, d12, d18
    3488:	addsmi	r0, lr, #67108864	; 0x4000000
    348c:	sbchi	pc, lr, r0, asr #32
    3490:			; <UNDEFINED> instruction: 0x06d8f8df
    3494:			; <UNDEFINED> instruction: 0xf7fe4478
    3498:			; <UNDEFINED> instruction: 0xf8dbea04
    349c:			; <UNDEFINED> instruction: 0xf8df2004
    34a0:	ldrdcs	r1, [r1], -r0
    34a4:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    34a8:	b	16414a8 <strspn@plt+0x163fa4c>
    34ac:	mulcs	r8, fp, r8
    34b0:			; <UNDEFINED> instruction: 0xf8df2001
    34b4:	blx	8fbc <strspn@plt+0x7560>
    34b8:	ldrbtmi	pc, [r9], #-514	; 0xfffffdfe	; <UNPREDICTABLE>
    34bc:			; <UNDEFINED> instruction: 0xf7fe17d3
    34c0:	blls	bde00 <strspn@plt+0xbc3a4>
    34c4:	blls	d4738 <strspn@plt+0xd2cdc>
    34c8:	blle	ff514b30 <strspn@plt+0xff5130d4>
    34cc:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    34d0:			; <UNDEFINED> instruction: 0x3654f8df
    34d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34d8:	blls	8dd548 <strspn@plt+0x8dbaec>
    34dc:			; <UNDEFINED> instruction: 0xf040405a
    34e0:	eorlt	r8, r5, r0, lsr #6
    34e4:	blhi	13e7e0 <strspn@plt+0x13cd84>
    34e8:	svchi	0x00f0e8bd
    34ec:	svcvc	0x0084f5b6
    34f0:	orrhi	pc, r4, r0
    34f4:	movweq	pc, #4680	; 0x1248	; <UNPREDICTABLE>
    34f8:			; <UNDEFINED> instruction: 0xf040429e
    34fc:			; <UNDEFINED> instruction: 0xf8df8097
    3500:	strcs	r0, [r1], #-1660	; 0xfffff984
    3504:			; <UNDEFINED> instruction: 0xf7fe4478
    3508:			; <UNDEFINED> instruction: 0xf8dbe9cc
    350c:			; <UNDEFINED> instruction: 0xf8df2004
    3510:			; <UNDEFINED> instruction: 0x46201670
    3514:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3518:	b	841518 <strspn@plt+0x83fabc>
    351c:	ldrdcs	pc, [r8], -fp
    3520:			; <UNDEFINED> instruction: 0x1660f8df
    3524:	blt	494dac <strspn@plt+0x493350>
    3528:			; <UNDEFINED> instruction: 0xf7fe4479
    352c:			; <UNDEFINED> instruction: 0xf8dbea18
    3530:			; <UNDEFINED> instruction: 0xf8df200c
    3534:			; <UNDEFINED> instruction: 0x46201654
    3538:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    353c:	b	3c153c <strspn@plt+0x3bfae0>
    3540:	mulscs	r0, fp, r8
    3544:			; <UNDEFINED> instruction: 0x1644f8df
    3548:	blx	114dd0 <strspn@plt+0x113374>
    354c:	ldrbtmi	pc, [r9], #-514	; 0xfffffdfe	; <UNPREDICTABLE>
    3550:			; <UNDEFINED> instruction: 0xf7fe17d3
    3554:			; <UNDEFINED> instruction: 0xf89bea04
    3558:			; <UNDEFINED> instruction: 0xf8df2011
    355c:			; <UNDEFINED> instruction: 0x46201634
    3560:	vpmax.s8	d15, d2, d4
    3564:			; <UNDEFINED> instruction: 0x17d34479
    3568:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    356c:	mrc	7, 0, lr, cr8, cr14, {3}
    3570:			; <UNDEFINED> instruction: 0x46331a10
    3574:	strls	r4, [r0], #-1586	; 0xfffff9ce
    3578:			; <UNDEFINED> instruction: 0xf7fe2001
    357c:			; <UNDEFINED> instruction: 0xe6d9e9f0
    3580:	andcs	r9, r1, #32768	; 0x8000
    3584:			; <UNDEFINED> instruction: 0xf7fe4658
    3588:			; <UNDEFINED> instruction: 0xe76fe978
    358c:	andeq	pc, r4, fp, lsl #2
    3590:	andcs	r4, r1, #34603008	; 0x2100000
    3594:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3598:			; <UNDEFINED> instruction: 0xf8dfe768
    359c:	blne	1684d84 <strspn@plt+0x1683328>
    35a0:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
    35a4:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a8:			; <UNDEFINED> instruction: 0xf8dfe790
    35ac:	ldrbtmi	r0, [r8], #-1516	; 0xfffffa14
    35b0:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35b4:			; <UNDEFINED> instruction: 0xf8dfe78a
    35b8:	ldrbtmi	r0, [r8], #-1508	; 0xfffffa1c
    35bc:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    35c0:			; <UNDEFINED> instruction: 0x3004f8bb
    35c4:			; <UNDEFINED> instruction: 0xf43f2b00
    35c8:			; <UNDEFINED> instruction: 0xf8dfaf51
    35cc:	strcs	r5, [r0], #-1492	; 0xfffffa2c
    35d0:	ldrbvc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    35d4:	ldrbvs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    35d8:	ldrbtmi	r4, [pc], #-1149	; 35e0 <strspn@plt+0x1b84>
    35dc:	bl	2d47dc <strspn@plt+0x2d2d80>
    35e0:			; <UNDEFINED> instruction: 0xf8d50304
    35e4:	ldmhi	fp, {r2, r4, r6, r8}^
    35e8:	addslt	fp, fp, #372736	; 0x5b000
    35ec:			; <UNDEFINED> instruction: 0xf0002800
    35f0:			; <UNDEFINED> instruction: 0xf50580e3
    35f4:	and	r7, r4, ip, lsr #3
    35f8:	tstcc	r8, r8, asr #16
    35fc:			; <UNDEFINED> instruction: 0xf0002800
    3600:			; <UNDEFINED> instruction: 0xf83180db
    3604:	addsmi	r2, sl, #8, 24	; 0x800
    3608:	stmdavc	r2, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    360c:			; <UNDEFINED> instruction: 0xf0002a00
    3610:			; <UNDEFINED> instruction: 0x460280d3
    3614:	andcs	r4, r1, r1, lsr r6
    3618:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    361c:			; <UNDEFINED> instruction: 0x3004f8bb
    3620:	blt	16d0630 <strspn@plt+0x16cebd4>
    3624:	adcmi	fp, r3, #-1342177271	; 0xb0000009
    3628:			; <UNDEFINED> instruction: 0xe71fdcd9
    362c:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3630:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3634:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3638:	andcs	r9, r1, #32768	; 0x8000
    363c:			; <UNDEFINED> instruction: 0xf7fe4658
    3640:			; <UNDEFINED> instruction: 0xe713e9d8
    3644:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3648:			; <UNDEFINED> instruction: 0xf7fe4478
    364c:			; <UNDEFINED> instruction: 0xf89be92a
    3650:	addsmi	r3, ip, #4
    3654:	vcgt.u8	d25, d0, d6
    3658:	blls	1a3fa4 <strspn@plt+0x1a2548>
    365c:			; <UNDEFINED> instruction: 0xf43f2b00
    3660:			; <UNDEFINED> instruction: 0xf8dfaf05
    3664:			; <UNDEFINED> instruction: 0xf8df3550
    3668:	ldrbtmi	sl, [fp], #-1360	; 0xfffffab0
    366c:	eorhi	pc, ip, sp, asr #17
    3670:			; <UNDEFINED> instruction: 0xf8cd44fa
    3674:	mcr	0, 0, fp, cr8, cr12, {0}
    3678:	movwcs	r3, #2704	; 0xa90
    367c:			; <UNDEFINED> instruction: 0xf8df9305
    3680:	ldrbtmi	r3, [fp], #-1340	; 0xfffffac4
    3684:	bcc	43eeb0 <strspn@plt+0x43d454>
    3688:	bls	169aac <strspn@plt+0x168050>
    368c:			; <UNDEFINED> instruction: 0xf893188b
    3690:			; <UNDEFINED> instruction: 0xf1b88006
    3694:			; <UNDEFINED> instruction: 0xf0000f00
    3698:	stmdals	r6, {r1, r5, r7, pc}
    369c:	addsmi	r4, r0, #19922944	; 0x1300000
    36a0:	eorhi	pc, sl, #64, 6
    36a4:	ldcne	13, cr1, [r5, #348]	; 0x15c
    36a8:	strmi	r4, [sp], #-1039	; 0xfffffbf1
    36ac:	bleq	fe534 <strspn@plt+0xfcad8>
    36b0:	strcs	sl, [r0], #-3599	; 0xfffff1f1
    36b4:	ldrbmi	lr, [ip, #-2]
    36b8:	addhi	pc, sl, r0
    36bc:			; <UNDEFINED> instruction: 0x96002350
    36c0:			; <UNDEFINED> instruction: 0xf815464a
    36c4:	ldmdavc	r8!, {r0, r8, r9, sl, fp, ip}
    36c8:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36cc:			; <UNDEFINED> instruction: 0x46514632
    36d0:			; <UNDEFINED> instruction: 0xf7fe2001
    36d4:	strtmi	lr, [r3], -r4, asr #18
    36d8:	strmi	r3, [r0, #1025]!	; 0x401
    36dc:	ldfnep	f5, [ip], {235}	; 0xeb
    36e0:	bls	1aa2fc <strspn@plt+0x1a88a0>
    36e4:	movwls	r4, #21539	; 0x5423
    36e8:	blle	ff35413c <strspn@plt+0xff3526e0>
    36ec:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
    36f0:			; <UNDEFINED> instruction: 0xb01cf8dd
    36f4:			; <UNDEFINED> instruction: 0xf8dfe6ba
    36f8:	ldrbtmi	r0, [r8], #-1224	; 0xfffffb38
    36fc:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3700:			; <UNDEFINED> instruction: 0x2008f8bb
    3704:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3708:	blt	148b714 <strspn@plt+0x1489cb8>
    370c:	addslt	r4, r2, #2030043136	; 0x79000000
    3710:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3714:			; <UNDEFINED> instruction: 0x200af8bb
    3718:	strtne	pc, [ip], #2271	; 0x8df
    371c:	blt	148b728 <strspn@plt+0x1489ccc>
    3720:	addslt	r4, r2, #2030043136	; 0x79000000
    3724:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3728:	ldrdcs	pc, [ip], -fp
    372c:	ldrne	pc, [ip], #2271	; 0x8df
    3730:	blt	48b73c <strspn@plt+0x489ce0>
    3734:			; <UNDEFINED> instruction: 0xf7fe4479
    3738:			; <UNDEFINED> instruction: 0xf8dbe912
    373c:			; <UNDEFINED> instruction: 0xf8df2010
    3740:	mulcs	r1, r0, r4
    3744:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3748:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    374c:			; <UNDEFINED> instruction: 0xf8dfe68e
    3750:	ldrbtmi	r0, [r8], #-1156	; 0xfffffb7c
    3754:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3758:	mulcc	r4, fp, r8
    375c:			; <UNDEFINED> instruction: 0xf43f2b00
    3760:			; <UNDEFINED> instruction: 0xf8dfae85
    3764:			; <UNDEFINED> instruction: 0xf64f5474
    3768:			; <UNDEFINED> instruction: 0xf8df76fc
    376c:			; <UNDEFINED> instruction: 0xf6cf7470
    3770:			; <UNDEFINED> instruction: 0xf8df76ff
    3774:	ldrbtmi	sl, [sp], #-1132	; 0xfffffb94
    3778:	bl	fe99497c <strspn@plt+0xfe992f20>
    377c:	ldrbtmi	r0, [sl], #1547	; 0x60b
    3780:	streq	pc, [r4], #-267	; 0xfffffef5
    3784:			; <UNDEFINED> instruction: 0xf814686a
    3788:	bicslt	r3, sl, r1, lsl #30
    378c:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    3790:	stmdavs	sl, {r1, sp, lr, pc}^
    3794:			; <UNDEFINED> instruction: 0xb1aa3108
    3798:	stceq	8, cr15, [r8], {17}
    379c:			; <UNDEFINED> instruction: 0xd1f84298
    37a0:	cmnlt	r9, r1, lsl r8
    37a4:	andcs	r4, r1, r1, asr r6
    37a8:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37ac:	mulcs	r4, fp, r8
    37b0:	addsmi	r1, sl, #835584	; 0xcc000
    37b4:	ldrb	sp, [r9], -r6, ror #25
    37b8:			; <UNDEFINED> instruction: 0x4639461a
    37bc:			; <UNDEFINED> instruction: 0xf7fe2001
    37c0:	str	lr, [fp, -lr, asr #17]!
    37c4:			; <UNDEFINED> instruction: 0x4639461a
    37c8:			; <UNDEFINED> instruction: 0xf7fe2001
    37cc:	strb	lr, [sp, r8, asr #17]!
    37d0:	cfmuls	mvf3, mvf9, mvf2
    37d4:			; <UNDEFINED> instruction: 0x46410a10
    37d8:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37dc:	cdpge	7, 0, cr14, cr15, cr0, {4}
    37e0:			; <UNDEFINED> instruction: 0x46497958
    37e4:			; <UNDEFINED> instruction: 0x46332250
    37e8:			; <UNDEFINED> instruction: 0xf7fe2402
    37ec:	cdp	8, 1, cr14, cr8, cr4, {6}
    37f0:			; <UNDEFINED> instruction: 0x46321a90
    37f4:			; <UNDEFINED> instruction: 0xf7fe2001
    37f8:			; <UNDEFINED> instruction: 0xe771e8b2
    37fc:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    3800:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3804:			; <UNDEFINED> instruction: 0x3006f8bb
    3808:			; <UNDEFINED> instruction: 0xf43f2b00
    380c:	ldclmi	14, cr10, [r6, #188]!	; 0xbc
    3810:	ldrbtvc	pc, [r8], pc, asr #12	; <UNPREDICTABLE>
    3814:			; <UNDEFINED> instruction: 0xf6cf4ff5
    3818:	ldrbtmi	r7, [sp], #-1791	; 0xfffff901
    381c:	streq	lr, [fp], -r6, lsr #23
    3820:			; <UNDEFINED> instruction: 0xf10b447f
    3824:			; <UNDEFINED> instruction: 0xf8d50408
    3828:	stmdavs	r3!, {r2, r3, r4, r5, r6, r8}
    382c:	stmdacs	r0, {r0, r1, r3, r4, r9, fp, ip, sp, pc}
    3830:			; <UNDEFINED> instruction: 0xf505d044
    3834:	and	r7, r3, r0, asr #3
    3838:	tstcc	r8, r8, asr #16
    383c:	eorsle	r2, sp, r0, lsl #16
    3840:	stccs	8, cr15, [r8], {81}	; 0x51
    3844:			; <UNDEFINED> instruction: 0xd1f7429a
    3848:	bcs	21858 <strspn@plt+0x1fdfc>
    384c:	stmibmi	r8!, {r1, r2, r4, r5, ip, lr, pc}^
    3850:	andcs	r4, r1, r2, lsl #12
    3854:			; <UNDEFINED> instruction: 0xf7fe4479
    3858:			; <UNDEFINED> instruction: 0xf994e882
    385c:	blcs	f874 <strspn@plt+0xde18>
    3860:	bmi	ff93a53c <strspn@plt+0xff938ae0>
    3864:	stmibmi	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    3868:	ldrbtmi	r2, [r9], #-1
    386c:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3870:	ldreq	r7, [sl, r3, lsr #18]
    3874:	bmi	ff878940 <strspn@plt+0xff876ee4>
    3878:	stmibmi	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    387c:	ldrbtmi	r2, [r9], #-1
    3880:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3884:	ldrbeq	r7, [fp, r3, lsr #18]
    3888:	bmi	ff7b8920 <strspn@plt+0xff7b6ec4>
    388c:	ldmibmi	lr, {r1, r3, r4, r5, r6, sl, lr}^
    3890:	strbcc	r2, [r0], #-1
    3894:			; <UNDEFINED> instruction: 0xf7fe4479
    3898:			; <UNDEFINED> instruction: 0xf834e862
    389c:	ldmibmi	fp, {r1, r3, r4, r5, sl, fp, sp}^
    38a0:	blt	148b8ac <strspn@plt+0x1489e50>
    38a4:	addslt	r4, r2, #2030043136	; 0x79000000
    38a8:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38ac:			; <UNDEFINED> instruction: 0x3006f8bb
    38b0:	blt	16c9d80 <strspn@plt+0x16c8324>
    38b4:	addsmi	fp, r3, #-1342177271	; 0xb0000009
    38b8:	ldrb	sp, [r7, #3253]	; 0xcb5
    38bc:			; <UNDEFINED> instruction: 0x4639461a
    38c0:			; <UNDEFINED> instruction: 0xf7fe2001
    38c4:			; <UNDEFINED> instruction: 0xf994e84c
    38c8:	blcs	f8e0 <strspn@plt+0xde84>
    38cc:	bmi	ff43a3f8 <strspn@plt+0xff43899c>
    38d0:			; <UNDEFINED> instruction: 0xe7c8447a
    38d4:	ldrbtmi	r4, [sl], #-2767	; 0xfffff531
    38d8:	bmi	ff3fd844 <strspn@plt+0xff3fbde8>
    38dc:			; <UNDEFINED> instruction: 0xe7cc447a
    38e0:	ldrbtmi	r4, [r8], #-2254	; 0xfffff732
    38e4:	svc	0x00dcf7fd
    38e8:	ldrdcs	pc, [r4], -fp
    38ec:	andcs	r4, r1, ip, asr #19
    38f0:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    38f4:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38f8:	stmdals	r9, {r3, r4, r5, r7, r8, sl, sp, lr, pc}
    38fc:	ldreq	pc, [r0, #-267]!	; 0xfffffef5
    3900:	svc	0x00cef7fd
    3904:	mulcs	r4, fp, r8
    3908:	andcs	r4, r1, r6, asr #19
    390c:	andeq	pc, pc, #2
    3910:			; <UNDEFINED> instruction: 0xf7fe4479
    3914:			; <UNDEFINED> instruction: 0xf8dbe824
    3918:	stmibmi	r3, {r4, sp}^
    391c:	blt	48b928 <strspn@plt+0x489ecc>
    3920:			; <UNDEFINED> instruction: 0xf7fe4479
    3924:			; <UNDEFINED> instruction: 0xf8dbe81c
    3928:	stmibmi	r0, {r2, r4, sp}^
    392c:	blt	48b938 <strspn@plt+0x489edc>
    3930:			; <UNDEFINED> instruction: 0xf7fe4479
    3934:			; <UNDEFINED> instruction: 0xf8dbe814
    3938:	ldmibmi	sp!, {r3, r4, sp}
    393c:	blt	48b948 <strspn@plt+0x489eec>
    3940:			; <UNDEFINED> instruction: 0xf7fe4479
    3944:			; <UNDEFINED> instruction: 0xf8bbe80c
    3948:	blt	16cfa08 <strspn@plt+0x16cdfac>
    394c:	blcs	303c0 <strspn@plt+0x2e964>
    3950:	cfstrsge	mvf15, [ip, #252]	; 0xfc
    3954:			; <UNDEFINED> instruction: 0xee084ab7
    3958:			; <UNDEFINED> instruction: 0xf8cd9a90
    395c:			; <UNDEFINED> instruction: 0xf04f8014
    3960:	ldrbtmi	r0, [sl], #-2560	; 0xfffff600
    3964:	andslt	pc, r8, sp, asr #17
    3968:			; <UNDEFINED> instruction: 0xf8dd4698
    396c:	ldrmi	fp, [r1], r8, lsr #32
    3970:	cdpcs	0, 0, cr14, cr0, cr13, {0}
    3974:	ldmibmi	r0!, {r3, r4, r6, ip, lr, pc}
    3978:	tsteq	pc, #6	; <UNPREDICTABLE>
    397c:	andcs	r0, r1, r2, ror r9
    3980:			; <UNDEFINED> instruction: 0xf7fd4479
    3984:	strtmi	lr, [r2], #4076	; 0xfec
    3988:	ldrbmi	r4, [r0, #1061]	; 0x425
    398c:	stmdahi	ip!, {r1, r3, r5, r8, sl, fp, ip, lr, pc}^
    3990:	blt	1921a50 <strspn@plt+0x191fff4>
    3994:	adclt	r2, r4, #1, 28
    3998:	streq	pc, [r4], #-260	; 0xfffffefc
    399c:	cdpcs	0, 0, cr13, cr3, cr7, {1}
    39a0:	strtmi	sp, [sl], -r7, ror #3
    39a4:			; <UNDEFINED> instruction: 0xf852ae0c
    39a8:	strtmi	r0, [r2], #3848	; 0xf08
    39ac:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    39b0:	strbmi	ip, [r9], -r3, lsl #6
    39b4:	strmi	r9, [r3], -sp, lsl #20
    39b8:	blt	6cb9c4 <strspn@plt+0x6c9f68>
    39bc:			; <UNDEFINED> instruction: 0xf7fdba12
    39c0:	strtmi	lr, [fp], -lr, asr #31
    39c4:	svceq	0x0010f853
    39c8:	ldmdavs	r9, {r0, r2, r5, sl, lr}^
    39cc:	andcs	ip, r1, r3, lsl #12
    39d0:	andcc	lr, ip, #3620864	; 0x374000
    39d4:	blt	6d6040 <strspn@plt+0x6d45e4>
    39d8:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    39dc:	svc	0x00bef7fd
    39e0:	cfldr64le	mvdx4, [r4], {208}	; 0xd0
    39e4:	bls	fe43f24c <strspn@plt+0xfe43d7f0>
    39e8:	blhi	17e164 <strspn@plt+0x17c708>
    39ec:			; <UNDEFINED> instruction: 0x462ae53e
    39f0:			; <UNDEFINED> instruction: 0xf852af0c
    39f4:	ldrtmi	r0, [fp], -r8, lsl #30
    39f8:	movwgt	r6, #14417	; 0x3851
    39fc:	bls	355368 <strspn@plt+0x35390c>
    3a00:	ldrtmi	r4, [r0], -r3, lsl #12
    3a04:	blt	4b2278 <strspn@plt+0x4b081c>
    3a08:	svc	0x00a8f7fd
    3a0c:			; <UNDEFINED> instruction: 0xf853462b
    3a10:	ldmdavs	r9, {r4, r8, r9, sl, fp}^
    3a14:	ldrtmi	ip, [r0], -r3, lsl #14
    3a18:	bls	36a650 <strspn@plt+0x368bf4>
    3a1c:	blt	6e9e44 <strspn@plt+0x6e83e8>
    3a20:			; <UNDEFINED> instruction: 0xf7fdba12
    3a24:			; <UNDEFINED> instruction: 0xe7aeef9c
    3a28:	andcs	r8, r1, sl, ror #17
    3a2c:	vmlage.f16	s8, s25, s8	; <UNPREDICTABLE>
    3a30:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    3a34:			; <UNDEFINED> instruction: 0xf7fdb292
    3a38:	qadd8mi	lr, sl, r2
    3a3c:	svceq	0x0008f852
    3a40:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    3a44:	andcs	ip, r1, r3, lsl #6
    3a48:	andcc	lr, ip, #3620864	; 0x374000
    3a4c:	blt	6d6048 <strspn@plt+0x6d45ec>
    3a50:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3a54:	svc	0x0082f7fd
    3a58:			; <UNDEFINED> instruction: 0xf852462a
    3a5c:	shadd16mi	r0, r3, r0
    3a60:	movwgt	r6, #14417	; 0x3851
    3a64:	ldmib	sp, {r0, sp}^
    3a68:	ldmdbmi	r7!, {r2, r3, r9, ip, sp}^
    3a6c:	blt	4b22e0 <strspn@plt+0x4b0884>
    3a70:			; <UNDEFINED> instruction: 0xf7fd4479
    3a74:	qsub16mi	lr, sl, r4
    3a78:	svceq	0x0018f852
    3a7c:	ldmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}^
    3a80:	andcs	ip, r1, r3, lsl #6
    3a84:	andcc	lr, ip, #3620864	; 0x374000
    3a88:	blt	6d6050 <strspn@plt+0x6d45f4>
    3a8c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3a90:	svc	0x0064f7fd
    3a94:			; <UNDEFINED> instruction: 0xf853462b
    3a98:	ldmdavs	r9, {r5, r8, r9, sl, fp}^
    3a9c:	andcs	ip, r1, r3, lsl #12
    3aa0:	andcc	lr, ip, #3620864	; 0x374000
    3aa4:	blt	6d6054 <strspn@plt+0x6d45f8>
    3aa8:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    3aac:	svc	0x0056f7fd
    3ab0:	stmdbmi	r8!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    3ab4:	strtmi	r4, [fp], -r2, lsr #12
    3ab8:	ldrbtmi	r2, [r9], #-1
    3abc:	svc	0x004ef7fd
    3ac0:	stmdbmi	r5!, {r2, r4, r6, r7, sl, sp, lr, pc}^
    3ac4:	strtmi	r4, [fp], -r2, lsr #12
    3ac8:	ldrbtmi	r2, [r9], #-1
    3acc:	svc	0x0046f7fd
    3ad0:	stmdbmi	r2!, {r2, r4, r5, r7, sl, sp, lr, pc}^
    3ad4:	andcs	r4, r1, r2, lsr #12
    3ad8:			; <UNDEFINED> instruction: 0xf7fd4479
    3adc:	ldr	lr, [r3], #3904	; 0xf40
    3ae0:			; <UNDEFINED> instruction: 0x4622495f
    3ae4:	ldrbtmi	r2, [r9], #-1
    3ae8:	svc	0x0038f7fd
    3aec:			; <UNDEFINED> instruction: 0xf04fe465
    3af0:			; <UNDEFINED> instruction: 0xf7fd32ff
    3af4:	strbt	lr, [r9], #3778	; 0xec2
    3af8:	strbt	r2, [sl], -r2, lsl #8
    3afc:			; <UNDEFINED> instruction: 0x46194859
    3b00:	cdpne	6, 6, cr4, cr3, cr2, {1}
    3b04:	movwls	r4, #25720	; 0x6478
    3b08:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3b0c:	ldmdami	r6, {r0, r2, r5, r7, r8, sl, sp, lr, pc}^
    3b10:			; <UNDEFINED> instruction: 0xf7fd4478
    3b14:	strbt	lr, [r6], #-3782	; 0xfffff13a
    3b18:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    3b1c:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3b20:			; <UNDEFINED> instruction: 0xf7fde461
    3b24:	svclt	0x0000ee76
    3b28:	andeq	r0, r0, r4, lsl #2
    3b2c:	andeq	pc, r1, r4, lsl #24
    3b30:	andeq	r8, r0, r2, lsl r2
    3b34:	ldrdeq	r8, [r0], -r4
    3b38:	andeq	r8, r0, r0, asr r6
    3b3c:	andeq	r8, r0, r0, ror r6
    3b40:	andeq	r8, r0, r4, ror #3
    3b44:	strdeq	r8, [r0], -r2
    3b48:	andeq	r8, r0, r4, asr #32
    3b4c:	andeq	r8, r0, lr, ror #3
    3b50:	andeq	r8, r0, ip, lsl #4
    3b54:	andeq	r8, r0, r6, lsl #4
    3b58:	strdeq	r7, [r0], -r6
    3b5c:	strdeq	r8, [r0], -r4
    3b60:	andeq	r7, r0, r2, asr #31
    3b64:	andeq	r8, r0, r4, ror #3
    3b68:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3b6c:	andeq	r8, r0, ip, ror #14
    3b70:	andeq	r8, r0, r6, ror #14
    3b74:	andeq	r8, r0, sl, ror #14
    3b78:	andeq	pc, r1, r0, lsl #20
    3b7c:	andeq	r8, r0, r4, ror #11
    3b80:	andeq	r8, r0, lr, ror #11
    3b84:	strdeq	r8, [r0], -ip
    3b88:	andeq	r8, r0, r6, lsl r6
    3b8c:	andeq	r8, r0, r2, lsr #12
    3b90:	andeq	r8, r0, r0, lsr r6
    3b94:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3b98:	andeq	r7, r0, r2, lsr pc
    3b9c:	andeq	r8, r0, r2, ror #3
    3ba0:	andeq	pc, r1, ip, lsr #20
    3ba4:	strdeq	r8, [r0], -r6
    3ba8:	andeq	r8, r0, r4, ror #3
    3bac:	andeq	r8, r0, r2, lsl r6
    3bb0:	andeq	r8, r0, ip
    3bb4:	andeq	r8, r0, lr, lsl sp
    3bb8:	andeq	r8, r0, r8, lsl sp
    3bbc:	ldrdeq	r8, [r0], -r6
    3bc0:	andeq	r7, r0, r2, asr #31
    3bc4:	andeq	r7, r0, r4, asr #31
    3bc8:	ldrdeq	r7, [r0], -r8
    3bcc:	andeq	r7, r0, ip, ror #31
    3bd0:	andeq	r8, r0, r2
    3bd4:	andeq	r8, r0, sl, lsl r0
    3bd8:	andeq	pc, r1, lr, lsl #17
    3bdc:	andeq	r8, r0, ip, lsl r0
    3be0:	andeq	r8, r0, r6
    3be4:	andeq	r8, r0, sl, asr #4
    3be8:	andeq	pc, r1, sl, ror #15
    3bec:	andeq	r8, r0, r4, ror #4
    3bf0:	andeq	r8, r0, r8, lsl r2
    3bf4:	andeq	r7, r0, r8, ror ip
    3bf8:	andeq	r8, r0, lr, lsr #4
    3bfc:	andeq	r7, r0, r4, ror #24
    3c00:	andeq	r8, r0, lr, lsr #4
    3c04:	andeq	r7, r0, r0, asr ip
    3c08:	andeq	r8, r0, ip, lsr #4
    3c0c:	andeq	r8, r0, r0, lsr r2
    3c10:	andeq	r7, r0, r8, lsl #24
    3c14:	andeq	r7, r0, r2, lsl #24
    3c18:	strdeq	r7, [r0], -ip
    3c1c:	ldrdeq	r8, [r0], -r6
    3c20:	andeq	r8, r0, r2, ror #5
    3c24:	andeq	r7, r0, r4, ror #29
    3c28:	andeq	r7, r0, ip, ror #29
    3c2c:	andeq	r7, r0, r4, lsl #30
    3c30:	andeq	r7, r0, ip, lsl pc
    3c34:	andeq	r8, r0, r6, asr r0
    3c38:	muleq	r0, r4, r0
    3c3c:	andeq	r8, r0, r6
    3c40:	andeq	r7, r0, r2, asr lr
    3c44:	andeq	r7, r0, lr, asr lr
    3c48:	andeq	r7, r0, r4, ror #28
    3c4c:	andeq	r7, r0, r6, ror lr
    3c50:	andeq	r7, r0, r6, lsl #29
    3c54:	strdeq	r7, [r0], -r6
    3c58:	andeq	r7, r0, r6, ror #29
    3c5c:	andeq	r7, r0, r4, lsl fp
    3c60:	andeq	sl, r0, lr, asr #32
    3c64:	andeq	r7, r0, r8, ror #22
    3c68:	andeq	r7, r0, r8, ror #17
    3c6c:			; <UNDEFINED> instruction: 0x00007aba
    3c70:	strdlt	fp, [r5], r0
    3c74:	ldclmi	13, cr4, [pc], #1016	; 4074 <strspn@plt+0x2618>
    3c78:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3c7c:	strls	r6, [r3], #-2084	; 0xfffff7dc
    3c80:	streq	pc, [r0], #-79	; 0xffffffb1
    3c84:			; <UNDEFINED> instruction: 0xf0402a00
    3c88:			; <UNDEFINED> instruction: 0x46048093
    3c8c:	blcs	5154c8 <strspn@plt+0x513a6c>
    3c90:	ldm	pc, {r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3c94:	bleq	7bfca8 <strspn@plt+0x7be24c>
    3c98:			; <UNDEFINED> instruction: 0x771e7777
    3c9c:	smlsdxvc	fp, r7, lr, r1
    3ca0:			; <UNDEFINED> instruction: 0x77777777
    3ca4:			; <UNDEFINED> instruction: 0x77777777
    3ca8:	andseq	r7, lr, r7, ror r7
    3cac:	blmi	ffc5687c <strspn@plt+0xffc54e20>
    3cb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3cb4:	blls	ddd24 <strspn@plt+0xdc2c8>
    3cb8:			; <UNDEFINED> instruction: 0xf040405a
    3cbc:	stmdbvc	r2, {r1, r2, r4, r6, r7, r8, pc}
    3cc0:	stmibmi	lr!, {r0, sp}^
    3cc4:	ldrbtmi	r4, [r9], #-2
    3cc8:	pop	{r0, r2, ip, sp, pc}
    3ccc:			; <UNDEFINED> instruction: 0xf7fd40f0
    3cd0:	stccs	14, cr11, [pc, #-268]	; 3bcc <strspn@plt+0x2170>
    3cd4:	stmdbvc	r2, {r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, lr, pc}
    3cd8:	stmibmi	r9!, {r0, sp}^
    3cdc:	ldrbtmi	r4, [r9], #-2
    3ce0:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    3ce4:	stmibmi	r7!, {r1, r2, r5, r6, r8, fp, ip, sp, lr}^
    3ce8:	ldrbtmi	r2, [r9], #-1
    3cec:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    3cf0:			; <UNDEFINED> instruction: 0xf0402e00
    3cf4:	stmiami	r4!, {r0, r2, r4, r7, pc}^
    3cf8:			; <UNDEFINED> instruction: 0xf7fd4478
    3cfc:	stmiahi	r6!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    3d00:	stmibmi	r2!, {r0, sp}^
    3d04:	ldrbtmi	fp, [r9], #-2678	; 0xfffff58a
    3d08:			; <UNDEFINED> instruction: 0xf7fdb2b6
    3d0c:	cdpcs	14, 0, cr14, cr0, cr8, {1}
    3d10:	ldmmi	pc, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    3d14:			; <UNDEFINED> instruction: 0xf7fd4478
    3d18:	stmiavs	r6!, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
    3d1c:	ldmibmi	sp, {r0, sp}^
    3d20:	ldrbtmi	fp, [r9], #-2614	; 0xfffff5ca
    3d24:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    3d28:	cmnle	fp, r0, lsl #28
    3d2c:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
    3d30:	ldc	7, cr15, [r6, #1012]!	; 0x3f4
    3d34:	andcs	r6, r1, r6, ror #17
    3d38:	blt	d964a0 <strspn@plt+0xd94a44>
    3d3c:			; <UNDEFINED> instruction: 0xf7fd4479
    3d40:	cdpcs	14, 0, cr14, cr0, cr14, {0}
    3d44:	ldmmi	r6, {r0, r1, r2, r4, r6, r8, ip, lr, pc}^
    3d48:			; <UNDEFINED> instruction: 0xf7fd4478
    3d4c:	ldccs	13, cr14, [r3, #-680]	; 0xfffffd58
    3d50:	ldccs	12, cr13, [fp, #-436]	; 0xfffffe4c
    3d54:	mrshi	pc, SP_abt	; <UNPREDICTABLE>
    3d58:	vpadd.f32	d2, d0, d19
    3d5c:	stccs	0, cr8, [fp, #-888]!	; 0xfffffc88
    3d60:	sbchi	pc, r5, r0, lsl #6
    3d64:	vpadd.f32	d2, d0, d28
    3d68:	ldccs	0, cr8, [r8, #-612]!	; 0xfffffd9c
    3d6c:	bmi	ff37af2c <strspn@plt+0xff3794d0>
    3d70:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
    3d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d78:	subsmi	r9, sl, r3, lsl #22
    3d7c:	cmnhi	r5, r0, asr #32	; <UNPREDICTABLE>
    3d80:	ldcllt	0, cr11, [r0, #20]!
    3d84:	ldrmi	r4, [r9], -r8, asr #17
    3d88:			; <UNDEFINED> instruction: 0xf7fd4478
    3d8c:	bmi	ff1ff2bc <strspn@plt+0xff1fd860>
    3d90:	ldrbtmi	r4, [sl], #-3000	; 0xfffff448
    3d94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d98:	subsmi	r9, sl, r3, lsl #22
    3d9c:	msrhi	SPSR_sc, r0, asr #32
    3da0:	strtmi	r4, [r0], -r9, lsr #12
    3da4:	andlt	r2, r5, r0, lsl #4
    3da8:	ldrhtmi	lr, [r0], #141	; 0x8d
    3dac:	mrclt	7, 0, APSR_nzcv, cr14, cr13, {7}
    3db0:	blmi	fec170b4 <strspn@plt+0xfec15658>
    3db4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3db8:	blls	dde30 <strspn@plt+0xdc3d4>
    3dbc:			; <UNDEFINED> instruction: 0xf040405c
    3dc0:	bcc	64318 <strspn@plt+0x628bc>
    3dc4:			; <UNDEFINED> instruction: 0xf04fbf18
    3dc8:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
    3dcc:	ldrhtmi	lr, [r0], #141	; 0x8d
    3dd0:	ldcllt	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3dd4:	blmi	fe9d68b8 <strspn@plt+0xfe9d4e5c>
    3dd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ddc:	blls	dde4c <strspn@plt+0xdc3f0>
    3de0:			; <UNDEFINED> instruction: 0xf040405a
    3de4:	ldmmi	r4!, {r1, r6, r8, pc}
    3de8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3dec:	pop	{r0, r2, ip, sp, pc}
    3df0:			; <UNDEFINED> instruction: 0xf7fd40f0
    3df4:	ldmibmi	r1!, {r0, r1, r4, r8, sl, fp, ip, sp, pc}
    3df8:	andcs	r4, r1, r2, lsr r6
    3dfc:			; <UNDEFINED> instruction: 0xf7fd4479
    3e00:	str	lr, [r4, lr, lsr #27]!
    3e04:	ldrtmi	r4, [r2], -lr, lsr #19
    3e08:	ldrbtmi	r2, [r9], #-1
    3e0c:	stc	7, cr15, [r6, #1012]!	; 0x3f4
    3e10:	stmibmi	ip!, {r4, r7, r8, r9, sl, sp, lr, pc}
    3e14:	andcs	r4, r1, r2, lsr r6
    3e18:			; <UNDEFINED> instruction: 0xf7fd4479
    3e1c:	ldrb	lr, [ip, -r0, lsr #27]!
    3e20:	andcs	r4, r1, r9, lsr #19
    3e24:	ldrbtmi	r7, [r9], #-2402	; 0xfffff69e
    3e28:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    3e2c:	stmdbvs	r6!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    3e30:	stmibmi	r6!, {r0, sp}
    3e34:	ldrbtmi	fp, [r9], #-2614	; 0xfffff5ca
    3e38:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    3e3c:			; <UNDEFINED> instruction: 0xf0402e00
    3e40:	stmiami	r3!, {r4, r6, r7, pc}
    3e44:			; <UNDEFINED> instruction: 0xf7fd4478
    3e48:	str	lr, [r2, ip, lsr #26]
    3e4c:	andcs	r6, r1, r5, lsr #23
    3e50:	blt	b564d8 <strspn@plt+0xb54a7c>
    3e54:			; <UNDEFINED> instruction: 0xf7fd4479
    3e58:	stccs	13, cr14, [r0, #-520]	; 0xfffffdf8
    3e5c:	sbcshi	pc, r5, r0, asr #32
    3e60:	ldrbtmi	r4, [r8], #-2205	; 0xfffff763
    3e64:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3e68:	andcs	r6, r1, r4, ror #23
    3e6c:	blt	9164e0 <strspn@plt+0x914a84>
    3e70:			; <UNDEFINED> instruction: 0xf7fd4479
    3e74:	stccs	13, cr14, [r0], {116}	; 0x74
    3e78:	adcshi	pc, sl, r0, asr #32
    3e7c:	blmi	1f568e4 <strspn@plt+0x1f54e88>
    3e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e84:	blls	ddef4 <strspn@plt+0xdc498>
    3e88:			; <UNDEFINED> instruction: 0xf040405a
    3e8c:	ldmmi	r5, {r1, r2, r3, r5, r6, r7, pc}
    3e90:	andlt	r4, r5, r8, ror r4
    3e94:	ldrhtmi	lr, [r0], #141	; 0x8d
    3e98:	stclt	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3e9c:	andcs	r6, r1, r6, ror #21
    3ea0:	blt	d964ec <strspn@plt+0xd94a90>
    3ea4:			; <UNDEFINED> instruction: 0xf7fd4479
    3ea8:	mcrcs	13, 0, lr, cr0, cr10, {2}
    3eac:	addshi	pc, r2, r0, asr #32
    3eb0:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    3eb4:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    3eb8:	andcs	r6, r1, r6, lsr #22
    3ebc:	blt	d964f4 <strspn@plt+0xd94a98>
    3ec0:			; <UNDEFINED> instruction: 0xf7fd4479
    3ec4:	cdpcs	13, 0, cr14, cr0, cr12, {2}
    3ec8:	stmmi	sl, {r0, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    3ecc:			; <UNDEFINED> instruction: 0xf7fd4478
    3ed0:	blvs	19bf278 <strspn@plt+0x19bd81c>
    3ed4:	stmibmi	r8, {r0, sp}
    3ed8:	ldrbtmi	fp, [r9], #-2614	; 0xfffff5ca
    3edc:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3ee0:	cmnle	r1, r0, lsl #28
    3ee4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    3ee8:	ldcl	7, cr15, [sl], {253}	; 0xfd
    3eec:			; <UNDEFINED> instruction: 0x4622e73d
    3ef0:			; <UNDEFINED> instruction: 0xf852466b
    3ef4:	ldmdavs	r1, {r2, r5, r8, r9, sl, fp}^
    3ef8:	movwgt	fp, #14862	; 0x3a0e
    3efc:	blls	bf08 <strspn@plt+0xa4ac>
    3f00:	blt	7d6504 <strspn@plt+0x7d4aa8>
    3f04:			; <UNDEFINED> instruction: 0xf7fd4479
    3f08:	b	15bf3b8 <strspn@plt+0x15bd95c>
    3f0c:	cmple	r2, r7, lsl #6
    3f10:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    3f14:	stcl	7, cr15, [r4], {253}	; 0xfd
    3f18:	stmibvs	r6!, {r2, r5, r8, r9, sl, sp, lr, pc}^
    3f1c:	ldmdbmi	sl!, {r0, sp}^
    3f20:	ldrbtmi	fp, [r9], #-2614	; 0xfffff5ca
    3f24:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3f28:	cmnle	r5, r0, lsl #28
    3f2c:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    3f30:	ldc	7, cr15, [r6], #1012	; 0x3f4
    3f34:	mlacc	r0, r4, r9, pc	; <UNPREDICTABLE>
    3f38:	blle	1d0eb40 <strspn@plt+0x1d0d0e4>
    3f3c:	andcs	r4, r1, r4, ror sl
    3f40:	ldrbtmi	r4, [sl], #-2420	; 0xfffff68c
    3f44:			; <UNDEFINED> instruction: 0xf7fd4479
    3f48:	bvs	8bf378 <strspn@plt+0x8bd91c>
    3f4c:	blt	496d1c <strspn@plt+0x4952c0>
    3f50:			; <UNDEFINED> instruction: 0xf022447b
    3f54:	ldmdbmi	r1!, {r9, lr}^
    3f58:	ldrbtmi	r2, [r9], #-1
    3f5c:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    3f60:	stmdbvs	r6!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3f64:	stmdbmi	lr!, {r0, sp}^
    3f68:	ldrbtmi	fp, [r9], #-2614	; 0xfffff5ca
    3f6c:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    3f70:	rsble	r2, fp, r0, lsl #28
    3f74:	rsble	r1, lr, r2, ror ip
    3f78:	ldrtmi	r4, [r2], -sl, ror #18
    3f7c:	ldrbtmi	r2, [r9], #-1
    3f80:	stcl	7, cr15, [ip], #1012	; 0x3f4
    3f84:	andcs	r6, r1, r6, lsr #19
    3f88:	blt	d9652c <strspn@plt+0xd94ad0>
    3f8c:			; <UNDEFINED> instruction: 0xf7fd4479
    3f90:	cdpcs	12, 0, cr14, cr0, cr6, {7}
    3f94:	ldclne	0, cr13, [r3], #-340	; 0xfffffeac
    3f98:	stmdbmi	r4!, {r1, r5, r6, ip, lr, pc}^
    3f9c:	andcs	r4, r1, r2, lsr r6
    3fa0:			; <UNDEFINED> instruction: 0xf7fd4479
    3fa4:			; <UNDEFINED> instruction: 0xe6d7ecdc
    3fa8:	ldrtmi	r4, [r2], -r1, ror #18
    3fac:	ldrbtmi	r2, [r9], #-1
    3fb0:	ldcl	7, cr15, [r4], {253}	; 0xfd
    3fb4:	ldmdbmi	pc, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3fb8:			; <UNDEFINED> instruction: 0x463b4632
    3fbc:	ldrbtmi	r2, [r9], #-1
    3fc0:	stcl	7, cr15, [ip], {253}	; 0xfd
    3fc4:	ldmdbmi	ip, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    3fc8:	andcs	r4, r1, r2, lsr r6
    3fcc:			; <UNDEFINED> instruction: 0xf7fd4479
    3fd0:	ldrb	lr, [lr, -r6, asr #25]!
    3fd4:			; <UNDEFINED> instruction: 0x46324959
    3fd8:	ldrbtmi	r2, [r9], #-1
    3fdc:	ldc	7, cr15, [lr], #1012	; 0x3f4
    3fe0:	ldmdbmi	r7, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    3fe4:	andcs	r4, r1, r2, lsr r6
    3fe8:			; <UNDEFINED> instruction: 0xf7fd4479
    3fec:			; <UNDEFINED> instruction: 0xe6b0ecb8
    3ff0:	blmi	816948 <strspn@plt+0x814eec>
    3ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ff8:	blls	de068 <strspn@plt+0xdc60c>
    3ffc:	teqle	r4, sl, asr r0
    4000:			; <UNDEFINED> instruction: 0x46224951
    4004:	ldrbtmi	r2, [r9], #-1
    4008:	ldmdbmi	r0, {r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    400c:	andcs	r4, r1, sl, lsr #12
    4010:			; <UNDEFINED> instruction: 0xf7fd4479
    4014:	str	lr, [r7, -r4, lsr #25]!
    4018:	ldrtmi	r4, [r2], -sp, asr #18
    401c:	ldrbtmi	r2, [r9], #-1
    4020:	ldc	7, cr15, [ip], {253}	; 0xfd
    4024:	bmi	12fde44 <strspn@plt+0x12fc3e8>
    4028:	stmdbmi	fp, {r0, sp}^
    402c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4030:	ldc	7, cr15, [r4], {253}	; 0xfd
    4034:	blmi	125e8c4 <strspn@plt+0x125ce68>
    4038:	ldrbtmi	fp, [fp], #-2578	; 0xfffff5ee
    403c:	andmi	pc, r0, #34	; 0x22
    4040:	stmdami	r7, {r0, r3, r7, r8, r9, sl, sp, lr, pc}^
    4044:			; <UNDEFINED> instruction: 0xf7fd4478
    4048:	str	lr, [r5], ip, lsr #24
    404c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    4050:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    4054:	stmdami	r4, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    4058:			; <UNDEFINED> instruction: 0xf7fd4478
    405c:	ldr	lr, [r1, r2, lsr #24]
    4060:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    4064:	ldc	7, cr15, [ip], {253}	; 0xfd
    4068:			; <UNDEFINED> instruction: 0xf7fde676
    406c:	svclt	0x0000ebd2
    4070:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
    4074:	andeq	r0, r0, r4, lsl #2
    4078:	andeq	pc, r1, r4, lsr #4
    407c:	andeq	r8, r0, lr, asr r3
    4080:	andeq	r7, r0, lr, ror #31
    4084:	andeq	r8, r0, r6
    4088:	andeq	r8, r0, r0, lsr #32
    408c:	andeq	r8, r0, r2, asr #32
    4090:	andeq	r8, r0, ip, asr r0
    4094:	andeq	r8, r0, r6, rrx
    4098:	andeq	r8, r0, r2, asr #32
    409c:	andeq	r8, r0, r8, rrx
    40a0:	andeq	r8, r0, r8, lsr #32
    40a4:	andeq	pc, r1, r2, ror #2
    40a8:	andeq	r8, r0, r8, lsr #5
    40ac:	andeq	pc, r1, r2, asr #2
    40b0:	andeq	pc, r1, r0, lsr #2
    40b4:	strdeq	pc, [r1], -ip
    40b8:			; <UNDEFINED> instruction: 0x00007eb6
    40bc:	andeq	r7, r0, r0, asr #30
    40c0:	andeq	r7, r0, r2, lsr pc
    40c4:	andeq	r7, r0, r4, lsr #30
    40c8:	andeq	r7, r0, r6, lsl pc
    40cc:	andeq	r7, r0, sl, lsl #31
    40d0:	andeq	r7, r0, r4, lsr #31
    40d4:	andeq	r8, r0, r8, asr #2
    40d8:	andeq	r7, r0, lr, lsl #30
    40dc:	andeq	r8, r0, r4, ror #2
    40e0:	andeq	pc, r1, r4, asr r0	; <UNPREDICTABLE>
    40e4:	andeq	r8, r0, r8, ror #2
    40e8:	andeq	r8, r0, ip, asr #32
    40ec:			; <UNDEFINED> instruction: 0x00007ebe
    40f0:	andeq	r8, r0, r4, asr r0
    40f4:	andeq	r8, r0, r0, rrx
    40f8:	andeq	r8, r0, sl, ror r0
    40fc:	muleq	r0, r6, r0
    4100:			; <UNDEFINED> instruction: 0x00007fbc
    4104:	andeq	r7, r0, lr, asr lr
    4108:	andeq	r7, r0, r6, asr pc
    410c:	andeq	r7, r0, r2, asr #28
    4110:	andeq	r8, r0, sl, asr #2
    4114:	andeq	r8, r0, ip, lsl r1
    4118:	andeq	r7, r0, r4, asr #26
    411c:	andeq	r7, r0, lr, lsr pc
    4120:	muleq	r0, r2, lr
    4124:			; <UNDEFINED> instruction: 0x00009bb6
    4128:	andeq	r7, r0, r0, asr #29
    412c:	muleq	r0, r4, fp
    4130:	andeq	r9, r0, r6, lsl #23
    4134:	andeq	r7, r0, r2, lsr #30
    4138:	andeq	r9, r0, r8, ror #22
    413c:	andeq	r7, r0, r2, ror #26
    4140:	andeq	r7, r0, r4, asr sp
    4144:	andeq	lr, r1, r0, ror #29
    4148:	andeq	r7, r0, r6, lsr sp
    414c:	andeq	r7, r0, ip, lsr #26
    4150:	andeq	r7, r0, lr, lsl sp
    4154:	andeq	r8, r0, ip, lsr #32
    4158:	andeq	r8, r0, r2, lsr r0
    415c:	andeq	sp, r0, r2, lsl #22
    4160:	ldrdeq	r7, [r0], -r4
    4164:	andeq	r7, r0, sl, asr #27
    4168:	andeq	r7, r0, r4, ror #27
    416c:	ldrdeq	r7, [r0], -sl
    4170:	svcmi	0x00f0e92d
    4174:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    4178:	ldrmi	r8, [r9], r2, lsl #22
    417c:	strmi	r4, [r0], r8, asr #20
    4180:	strmi	r4, [lr], -r8, asr #22
    4184:			; <UNDEFINED> instruction: 0xf8df447a
    4188:	vaddw.s32	<illegal reg q5.5>, <illegal reg q6.5>, d16
    418c:			; <UNDEFINED> instruction: 0xf04f4d24
    4190:	ldmpl	r3, {r9, fp}^
    4194:			; <UNDEFINED> instruction: 0xf8ddaf06
    4198:	ldrbtmi	r2, [fp], #1104	; 0x450
    419c:			; <UNDEFINED> instruction: 0xf8cd681b
    41a0:			; <UNDEFINED> instruction: 0xf04f341c
    41a4:			; <UNDEFINED> instruction: 0xf04f0300
    41a8:	ldrshtvs	r3, [fp], -pc
    41ac:	andls	r4, r4, #64512	; 0xfc00
    41b0:	mcr	4, 0, r4, cr8, cr11, {3}
    41b4:	blmi	f92bfc <strspn@plt+0xf911a0>
    41b8:	mcr	4, 0, r4, cr8, cr11, {3}
    41bc:	ands	r3, r8, r0, lsl sl
    41c0:	svceq	0x0000f1b8
    41c4:	bls	1382b8 <strspn@plt+0x13685c>
    41c8:	vst1.8	{d20-d22}, [pc :128], r1
    41cc:	stcge	0, cr6, [r7], {128}	; 0x80
    41d0:	mulgt	r3, r2, r8
    41d4:	andls	r1, r1, sl, lsl sp
    41d8:	ldrbmi	r2, [r8], -r0, lsl #6
    41dc:			; <UNDEFINED> instruction: 0xf8cd9402
    41e0:			; <UNDEFINED> instruction: 0xf7fdc000
    41e4:	ldmdbmi	r3!, {r5, r6, r7, r9, fp, sp, lr, pc}
    41e8:	andcs	r4, r1, r2, lsr #12
    41ec:			; <UNDEFINED> instruction: 0xf7fd4479
    41f0:			; <UNDEFINED> instruction: 0xf04febb6
    41f4:			; <UNDEFINED> instruction: 0x464b31ff
    41f8:	ldrtmi	r9, [sl], -r1, lsl #2
    41fc:	ldrtmi	r9, [r0], -r0, lsl #2
    4200:			; <UNDEFINED> instruction: 0xf7fd4629
    4204:	bllt	103f0d4 <strspn@plt+0x103d678>
    4208:	ldmdane	r4!, {r0, r3, r4, r5, fp, sp, lr}^
    420c:	stmiane	sl, {r0, r1, r5, r6, r7, fp, ip, sp, lr}^
    4210:	adcmi	r3, sl, #805306368	; 0x30000000
    4214:			; <UNDEFINED> instruction: 0xf08ada34
    4218:			; <UNDEFINED> instruction: 0xf1b80c01
    421c:	svclt	0x00080f00
    4220:	stceq	0, cr15, [r0], {79}	; 0x4f
    4224:	svceq	0x0000f1bc
    4228:	cdp	0, 1, cr13, cr8, cr10, {6}
    422c:			; <UNDEFINED> instruction: 0x46421a10
    4230:	movwls	r2, #20481	; 0x5001
    4234:			; <UNDEFINED> instruction: 0xf7fd46e2
    4238:	blls	17f088 <strspn@plt+0x17d62c>
    423c:	stmdavc	r0!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    4240:	vsubw.u8	<illegal reg q12.5>, q0, d5
    4244:			; <UNDEFINED> instruction: 0xf7fd1001
    4248:	vnmla.f64	d14, d8, d18
    424c:			; <UNDEFINED> instruction: 0x46021a90
    4250:			; <UNDEFINED> instruction: 0xf7fd2001
    4254:	blls	17f06c <strspn@plt+0x17d610>
    4258:			; <UNDEFINED> instruction: 0x3002e7b5
    425c:	andcs	fp, r0, r8, lsl pc
    4260:	bmi	5782bc <strspn@plt+0x576860>
    4264:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    4268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    426c:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    4270:	tstle	r3, sl, asr r0
    4274:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    4278:	blhi	bf574 <strspn@plt+0xbdb18>
    427c:	svchi	0x00f0e8bd
    4280:	bne	1a562c0 <strspn@plt+0x1a54864>
    4284:			; <UNDEFINED> instruction: 0xf7fd4478
    4288:	rsbcs	lr, r1, ip, asr #21
    428c:	stmdami	ip, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4290:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
    4294:	b	ff142290 <strspn@plt+0xff140834>
    4298:	strb	r2, [r2, r1, rrx]!
    429c:	b	fee42298 <strspn@plt+0xfee4083c>
    42a0:	andeq	lr, r1, r0, asr sp
    42a4:	andeq	r0, r0, r4, lsl #2
    42a8:	andeq	sp, r0, r2, lsr #19
    42ac:	andeq	r7, r0, ip, lsr pc
    42b0:	andeq	r7, r0, r4, lsr pc
    42b4:	andeq	r9, r0, r4, lsl #6
    42b8:	andeq	lr, r1, lr, ror #24
    42bc:	andeq	r7, r0, r0, lsl lr
    42c0:	andeq	r7, r0, r2, ror #28
    42c4:	svcmi	0x00f0e92d
    42c8:			; <UNDEFINED> instruction: 0xf8dfb08f
    42cc:			; <UNDEFINED> instruction: 0xf8df64f4
    42d0:	ldrbtmi	r5, [lr], #-1268	; 0xfffffb0c
    42d4:	ldmdbpl	r5!, {r3, r4, sl, fp, ip, pc}^
    42d8:	stmdavs	sp!, {r1, r2, r3, r9, sl, lr}
    42dc:			; <UNDEFINED> instruction: 0xf04f950d
    42e0:	stmdbvc	r5!, {r8, sl}
    42e4:	stmvc	lr, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    42e8:	strls	fp, [r0], #-2438	; 0xfffff67a
    42ec:			; <UNDEFINED> instruction: 0xff40f7ff
    42f0:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    42f4:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    42f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42fc:	blls	35e36c <strspn@plt+0x35c910>
    4300:			; <UNDEFINED> instruction: 0xf040405a
    4304:	andlt	r8, pc, fp, asr r2	; <UNPREDICTABLE>
    4308:	svchi	0x00f0e8bd
    430c:	stmdacs	r0, {r5, r9, fp, sp, lr}
    4310:			; <UNDEFINED> instruction: 0xf8dfd0ee
    4314:			; <UNDEFINED> instruction: 0xf8df14b8
    4318:	ldrbtmi	r0, [r9], #-1208	; 0xfffffb48
    431c:			; <UNDEFINED> instruction: 0xf7fd4478
    4320:	strtmi	lr, [r8], -r0, lsl #21
    4324:	ldrmi	lr, [r3], r4, ror #15
    4328:	strtcs	pc, [r8], #2271	; 0x8df
    432c:	movwcs	r4, #1690	; 0x69a
    4330:	andls	r4, r7, #2046820352	; 0x7a000000
    4334:	strtcs	pc, [r0], #2271	; 0x8df
    4338:	movwls	r4, #22168	; 0x5698
    433c:	andls	r4, r8, #2046820352	; 0x7a000000
    4340:	ldrcs	pc, [r8], #2271	; 0x8df
    4344:	movwcc	lr, #47565	; 0xb9cd
    4348:	mvnscc	pc, #79	; 0x4f
    434c:	movwls	r4, #42106	; 0xa47a
    4350:	bge	2e8b7c <strspn@plt+0x2e7120>
    4354:			; <UNDEFINED> instruction: 0xf1b89206
    4358:			; <UNDEFINED> instruction: 0xd12a0f00
    435c:	movtlt	r7, #14515	; 0x38b3
    4360:	svceq	0x0000f1ba
    4364:	msrhi	SPSR_fs, r0, asr #32
    4368:			; <UNDEFINED> instruction: 0x96037832
    436c:			; <UNDEFINED> instruction: 0x1e930912
    4370:	stmdale	lr, {r2, r8, r9, fp, sp}
    4374:			; <UNDEFINED> instruction: 0xf013e8df
    4378:	andeq	r0, r5, r0, asr #2
    437c:	andeq	r0, r5, sp
    4380:	tstcs	r0, #1073741866	; 0x4000002a
    4384:	stcls	3, cr9, [r4], {4}
    4388:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    438c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4390:	tstcs	r0, #56, 2
    4394:	ldrmi	r9, [r1], -r4, lsl #6
    4398:			; <UNDEFINED> instruction: 0xf7fd9807
    439c:	ldmib	sp, {r1, r6, r9, fp, sp, lr, pc}^
    43a0:	andcs	r0, r0, #-1073741824	; 0xc0000000
    43a4:	bl	9423a0 <strspn@plt+0x940944>
    43a8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    43ac:	svceq	0x0000f1b8
    43b0:			; <UNDEFINED> instruction: 0xf04fd0d4
    43b4:	bge	290bb8 <strspn@plt+0x28f15c>
    43b8:	ldrbmi	r9, [r3], -r1, lsl #2
    43bc:	ldrtmi	r9, [r0], -r0, lsl #2
    43c0:			; <UNDEFINED> instruction: 0xf7fd4659
    43c4:			; <UNDEFINED> instruction: 0x4607ead2
    43c8:			; <UNDEFINED> instruction: 0xf0402800
    43cc:	stmdbls	sl, {r0, r1, r4, r5, r8, pc}
    43d0:	stmiavc	r5!, {r2, r4, r5, r6, fp, ip}^
    43d4:	movwcc	r1, #14667	; 0x394b
    43d8:	ldrmi	r9, [fp, #1284]	; 0x504
    43dc:	teqhi	r2, r0, asr #6	; <UNPREDICTABLE>
    43e0:			; <UNDEFINED> instruction: 0xf1047860
    43e4:			; <UNDEFINED> instruction: 0x5c720904
    43e8:	stceq	0, cr15, [pc], {-0}
    43ec:	andls	pc, ip, sp, asr #17
    43f0:			; <UNDEFINED> instruction: 0xf1ac09c3
    43f4:	b	13c7404 <strspn@plt+0x13c59a8>
    43f8:			; <UNDEFINED> instruction: 0xf0021e12
    43fc:			; <UNDEFINED> instruction: 0xf1be010f
    4400:	svclt	0x00140f06
    4404:			; <UNDEFINED> instruction: 0xf0032300
    4408:	vsubw.u8	q8, q0, d1
    440c:			; <UNDEFINED> instruction: 0xf1bc1001
    4410:	stmiale	r9, {r3, r8, r9, sl, fp}^
    4414:	cdpeq	2, 0, cr15, cr8, cr15, {0}
    4418:	eorgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    441c:	ldrbmi	r4, [r0, -r6, ror #9]!
    4420:	andeq	r0, r0, r9, asr #2
    4424:	andeq	r0, r0, r5, lsl #3
    4428:	ldrdeq	r0, [r0], -r9
    442c:			; <UNDEFINED> instruction: 0xffffff89
    4430:			; <UNDEFINED> instruction: 0xffffff89
    4434:			; <UNDEFINED> instruction: 0xffffff89
    4438:	andeq	r0, r0, r7, rrx
    443c:			; <UNDEFINED> instruction: 0xffffff89
    4440:	andeq	r0, r0, r5, lsr #32
    4444:	svclt	0x00082d12
    4448:			; <UNDEFINED> instruction: 0xd1ad2901
    444c:	ldmdbeq	fp, {r0, r1, r5, r8, fp, ip, sp, lr}
    4450:			; <UNDEFINED> instruction: 0xd1a92b01
    4454:	strcc	r4, [r5], #-3555	; 0xfffff21d
    4458:			; <UNDEFINED> instruction: 0xf027447d
    445c:	blcc	10506c <strspn@plt+0x103610>
    4460:	movweq	pc, #16435	; 0x4033	; <UNPREDICTABLE>
    4464:	eorcs	sp, sp, r2, lsl #2
    4468:	b	1c42464 <strspn@plt+0x1c40a08>
    446c:	svccs	0x0001f814
    4470:	strtmi	r3, [r9], -r1, lsl #14
    4474:			; <UNDEFINED> instruction: 0xf7fd2001
    4478:	svccs	0x0010ea72
    447c:	andcs	sp, sl, sp, ror #3
    4480:	b	194247c <strspn@plt+0x1940a20>
    4484:			; <UNDEFINED> instruction: 0xf012e790
    4488:			; <UNDEFINED> instruction: 0xf000040e
    448c:	ldmibmi	r6, {r0, r1, r6, r7, pc}^
    4490:	strbmi	r2, [r8], -r4, lsl #4
    4494:			; <UNDEFINED> instruction: 0xf7fd4479
    4498:	stmdacs	r0, {r2, r6, r7, r9, fp, sp, lr, pc}
    449c:	addshi	pc, r1, r0, asr #32
    44a0:	andcs	r4, r4, #3440640	; 0x348000
    44a4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    44a8:	b	feec24a4 <strspn@plt+0xfeec0a48>
    44ac:			; <UNDEFINED> instruction: 0xf0402800
    44b0:	stmibmi	pc, {r3, r7, pc}^	; <UNPREDICTABLE>
    44b4:	strbmi	r2, [r8], -r4, lsl #4
    44b8:			; <UNDEFINED> instruction: 0xf7fd4479
    44bc:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    44c0:	stmibmi	ip, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
    44c4:	strbmi	r2, [r8], -r4, lsl #4
    44c8:			; <UNDEFINED> instruction: 0xf7fd4479
    44cc:	stmdacs	r0, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    44d0:	stmibmi	r9, {r0, r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    44d4:	strbmi	r2, [r8], -r4, lsl #4
    44d8:			; <UNDEFINED> instruction: 0xf7fd4479
    44dc:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    44e0:	stmiami	r6, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}^
    44e4:			; <UNDEFINED> instruction: 0xf7fd4478
    44e8:			; <UNDEFINED> instruction: 0x4629e99c
    44ec:			; <UNDEFINED> instruction: 0xf04f4648
    44f0:			; <UNDEFINED> instruction: 0xf7fd32ff
    44f4:			; <UNDEFINED> instruction: 0xe757ea7e
    44f8:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    44fc:	svclt	0x00182901
    4500:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4504:			; <UNDEFINED> instruction: 0xf47f2b00
    4508:	stccs	15, cr10, [r4, #-316]	; 0xfffffec4
    450c:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    4510:	svcge	0x004af47f
    4514:			; <UNDEFINED> instruction: 0xf89d88e3
    4518:	blt	16cc5d0 <strspn@plt+0x16cab74>
    451c:	movwls	fp, #21147	; 0x529b
    4520:			; <UNDEFINED> instruction: 0xf43f2a00
    4524:	ldmibmi	r6!, {r0, r6, r8, r9, sl, fp, sp, pc}
    4528:	svcmi	0x00b62001
    452c:	ldrteq	pc, [r3], #-269	; 0xfffffef3	; <UNPREDICTABLE>
    4530:	andls	r4, r3, #2030043136	; 0x79000000
    4534:			; <UNDEFINED> instruction: 0xf7fd447f
    4538:	vstrls	s28, [r6, #-72]	; 0xffffffb8
    453c:	and	r9, r1, r3, lsl #20
    4540:	svccs	0x0001f815
    4544:	andcs	r4, r1, r9, lsr r6
    4548:	b	242544 <strspn@plt+0x240ae8>
    454c:	mvnsle	r4, r5, lsr #5
    4550:	andcs	r4, r1, sp, lsr #19
    4554:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    4558:	b	42554 <strspn@plt+0x40af8>
    455c:	movwcs	r9, #2566	; 0xa06
    4560:	andsvs	r9, r3, r5, lsl #6
    4564:			; <UNDEFINED> instruction: 0xe71f6053
    4568:	mvnseq	pc, #5
    456c:	svclt	0x00182b08
    4570:	cmple	r9, r0, lsl sp
    4574:	andcs	r4, r1, r5, lsr #19
    4578:			; <UNDEFINED> instruction: 0xf7fd4479
    457c:	vstrcs.16	s28, [r0, #-480]	; 0xfffffe20	; <UNPREDICTABLE>
    4580:	svcge	0x007df43f
    4584:	strcc	r4, [r3], #-4002	; 0xfffff05e
    4588:	ldrbtmi	r4, [pc], #-1061	; 4590 <strspn@plt+0x2b34>
    458c:	svccs	0x0001f814
    4590:	andcs	r4, r1, r9, lsr r6
    4594:	stmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4598:	mvnsle	r4, r5, lsr #5
    459c:			; <UNDEFINED> instruction: 0xf7fd200a
    45a0:			; <UNDEFINED> instruction: 0xe701e9d6
    45a4:	stmdbcs	r1, {r1, r5, r8, fp, ip, sp, lr}
    45a8:	andsne	lr, r2, #323584	; 0x4f000
    45ac:	ldmmi	r9, {r0, r4, ip, lr, pc}
    45b0:			; <UNDEFINED> instruction: 0xf7fd4478
    45b4:			; <UNDEFINED> instruction: 0x4629e936
    45b8:	andcs	r4, r0, #72, 12	; 0x4800000
    45bc:	b	6425b8 <strspn@plt+0x640b5c>
    45c0:	ldmibmi	r5, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    45c4:	strtmi	r4, [sl], -fp, asr #12
    45c8:	ldrbtmi	r2, [r9], #-1
    45cc:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45d0:	cdpne	6, 9, cr14, cr1, cr10, {7}
    45d4:			; <UNDEFINED> instruction: 0xf63f2904
    45d8:			; <UNDEFINED> instruction: 0xa702aede
    45dc:	eorne	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    45e0:	ldrmi	r4, [r8, -pc, lsl #8]!
    45e4:	andeq	r0, r0, r1, ror r0
    45e8:	muleq	r0, r9, r0
    45ec:			; <UNDEFINED> instruction: 0xfffffdb3
    45f0:	muleq	r0, r9, r0
    45f4:	andeq	r0, r0, sp, asr #1
    45f8:	movwls	r2, #17168	; 0x4310
    45fc:	stmmi	r7, {r2, sl, fp, ip, pc}
    4600:			; <UNDEFINED> instruction: 0x46214478
    4604:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4608:	strtmi	r9, [r1], -r3, lsl #16
    460c:			; <UNDEFINED> instruction: 0xf7fd2200
    4610:			; <UNDEFINED> instruction: 0xe6c9e9f0
    4614:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    4618:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    461c:	strtmi	r4, [r9], -r2, lsr #12
    4620:			; <UNDEFINED> instruction: 0xf7fd4648
    4624:	ldrt	lr, [pc], r6, ror #19
    4628:			; <UNDEFINED> instruction: 0x4629487e
    462c:			; <UNDEFINED> instruction: 0xf7fd4478
    4630:			; <UNDEFINED> instruction: 0xe79fe8f8
    4634:	mlacs	ip, sp, r8, pc	; <UNPREDICTABLE>
    4638:	cmple	pc, r0, lsl #20
    463c:	subsle	r3, r6, r2, lsl #14
    4640:	ldrb	r2, [r5], -r0
    4644:	bl	fead682c <strspn@plt+0xfead4dd0>
    4648:	ldrbtmi	r0, [r8], #-257	; 0xfffffeff
    464c:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4650:	strb	r2, [sp], -r1, rrx
    4654:	bicsle	r2, r1, r8, lsl #26
    4658:	andcs	r4, r1, r4, ror r9
    465c:	stclne	15, cr4, [r5], #464	; 0x1d0
    4660:	strcc	r4, [fp], #-1145	; 0xfffffb87
    4664:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4668:			; <UNDEFINED> instruction: 0xf815447f
    466c:	ldrtmi	r2, [r9], -r1, lsl #30
    4670:			; <UNDEFINED> instruction: 0xf7fd2001
    4674:	adcmi	lr, ip, #116, 18	; 0x1d0000
    4678:			; <UNDEFINED> instruction: 0xe700d1f7
    467c:			; <UNDEFINED> instruction: 0xf47f2d08
    4680:			; <UNDEFINED> instruction: 0xf083ae82
    4684:	stmdacs	r1, {r0, r8, r9}
    4688:	ldrmi	fp, [r8], -ip, lsl #30
    468c:	andeq	pc, r1, r3, asr #32
    4690:	cmple	ip, r0, lsl #16
    4694:	blcs	2b2b0 <strspn@plt+0x29854>
    4698:			; <UNDEFINED> instruction: 0xf89dd15c
    469c:	bcs	c754 <strspn@plt+0xacf8>
    46a0:			; <UNDEFINED> instruction: 0xf8d9d173
    46a4:	blls	1846ac <strspn@plt+0x182c50>
    46a8:	ldrdne	pc, [r4], -r9
    46ac:	ldrbt	ip, [fp], -r3, lsl #6
    46b0:	andle	r2, sl, r0, lsl sp
    46b4:			; <UNDEFINED> instruction: 0x4629485f
    46b8:			; <UNDEFINED> instruction: 0xf7fd4478
    46bc:			; <UNDEFINED> instruction: 0x4629e8b2
    46c0:	andcs	r4, r0, #72, 12	; 0x4800000
    46c4:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46c8:	stmdbls	r8, {r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
    46cc:			; <UNDEFINED> instruction: 0xf7fd2001
    46d0:	blls	febf0 <strspn@plt+0xfd194>
    46d4:	cdpne	15, 5, cr9, cr12, cr9, {0}
    46d8:	streq	pc, [pc, #-259]	; 45dd <strspn@plt+0x2b81>
    46dc:	svccs	0x0001f814
    46e0:	andcs	r4, r1, r9, lsr r6
    46e4:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46e8:	mvnsle	r4, r5, lsr #5
    46ec:	ldmdami	r2, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}^
    46f0:	ldrbtmi	r9, [r8], #-2314	; 0xfffff6f6
    46f4:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46f8:	ldrb	r2, [r9, #97]!	; 0x61
    46fc:	andcs	r4, r1, pc, asr #18
    4700:			; <UNDEFINED> instruction: 0xf10d4e4f
    4704:	ldrbtmi	r0, [r9], #-1331	; 0xfffffacd
    4708:	ldrbtmi	r9, [lr], #-515	; 0xfffffdfd
    470c:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4710:	bls	eb730 <strspn@plt+0xe9cd4>
    4714:			; <UNDEFINED> instruction: 0xf814e001
    4718:	ldrtmi	r2, [r1], -r1, lsl #30
    471c:			; <UNDEFINED> instruction: 0xf7fd2001
    4720:	adcmi	lr, r5, #491520	; 0x78000
    4724:	strdcs	sp, [sl], -r7
    4728:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    472c:	stmdbmi	r5, {r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    4730:	stclmi	0, cr2, [r5, #-4]
    4734:	ldrbtmi	r3, [r9], #-1027	; 0xfffffbfd
    4738:	stmdbeq	r7, {r0, r3, r8, ip, sp, lr, pc}
    473c:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4740:			; <UNDEFINED> instruction: 0xf814447d
    4744:	strtmi	r2, [r9], -r1, lsl #30
    4748:			; <UNDEFINED> instruction: 0xf7fd2001
    474c:	strmi	lr, [r1, #2312]!	; 0x908
    4750:			; <UNDEFINED> instruction: 0xe694d1f7
    4754:	andcs	r4, r1, sp, lsr r9
    4758:	strcc	r4, [r3], #-3389	; 0xfffff2c3
    475c:			; <UNDEFINED> instruction: 0xf1094479
    4760:			; <UNDEFINED> instruction: 0xf7fd0907
    4764:	ldrbtmi	lr, [sp], #-2300	; 0xfffff704
    4768:	svccs	0x0001f814
    476c:	andcs	r4, r1, r9, lsr #12
    4770:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4774:	mvnsle	r4, r1, lsr #11
    4778:	andcs	r4, r1, r6, lsr r9
    477c:	movwcs	r9, #2565	; 0xa05
    4780:	movwls	r4, #21625	; 0x5479
    4784:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4788:	ldmdbmi	r3!, {r1, r2, r3, r9, sl, sp, lr, pc}
    478c:	svcmi	0x00332001
    4790:	ldrteq	pc, [r3], #-269	; 0xfffffef3	; <UNPREDICTABLE>
    4794:	andls	r4, r3, #2030043136	; 0x79000000
    4798:			; <UNDEFINED> instruction: 0xf7fd447f
    479c:	stcls	8, cr14, [r6, #-896]	; 0xfffffc80
    47a0:	and	r9, r1, r3, lsl #20
    47a4:	svccs	0x0001f815
    47a8:	andcs	r4, r1, r9, lsr r6
    47ac:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47b0:	mvnsle	r4, r5, lsr #5
    47b4:			; <UNDEFINED> instruction: 0xf7fd200a
    47b8:	ldrb	lr, [r2, -sl, asr #17]!
    47bc:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47c0:	andeq	lr, r1, r2, lsl #24
    47c4:	andeq	r0, r0, r4, lsl #2
    47c8:	ldrdeq	lr, [r1], -ip
    47cc:	ldrdeq	ip, [r0], -r6
    47d0:	strdeq	r7, [r0], -r8
    47d4:	andeq	r7, r0, ip, lsr #30
    47d8:	andeq	r7, r0, r0, lsr #28
    47dc:	andeq	r7, r0, r8, lsl lr
    47e0:	andeq	r7, r0, r2, asr lr
    47e4:	andeq	r7, r0, ip, lsl #26
    47e8:	andeq	r7, r0, r8, lsr #28
    47ec:	andeq	r7, r0, lr, lsl lr
    47f0:	andeq	r7, r0, r4, lsl lr
    47f4:	andeq	r7, r0, ip, lsl #28
    47f8:	andeq	r7, r0, r4, lsl #28
    47fc:	andeq	r7, r0, r0, lsl #28
    4800:	andeq	r7, r0, ip, lsr #24
    4804:	andeq	r7, r0, r0, lsr ip
    4808:	andeq	r7, r0, r6, asr #25
    480c:	andeq	r7, r0, r4, ror #23
    4810:	ldrdeq	r7, [r0], -sl
    4814:			; <UNDEFINED> instruction: 0x00007bbc
    4818:	andeq	r7, r0, r2, asr #26
    481c:	andeq	r7, r0, r8, lsr #23
    4820:	andeq	r7, r0, r2, lsl #25
    4824:	strdeq	r7, [r0], -ip
    4828:	andeq	r7, r0, sl, asr #20
    482c:	strdeq	r7, [r0], -ip
    4830:	strdeq	r7, [r0], -ip
    4834:	andeq	r7, r0, ip, ror #22
    4838:	andeq	r7, r0, r2, lsl #20
    483c:	andeq	r7, r0, r6, asr sl
    4840:	andeq	r7, r0, sl, asr sl
    4844:	andeq	r7, r0, r6, lsr #20
    4848:	andeq	r7, r0, r4, lsr #20
    484c:	andeq	r7, r0, r0, lsl #20
    4850:	strdeq	r7, [r0], -lr
    4854:	muleq	r0, ip, sl
    4858:	andeq	r7, r0, r8, asr #19
    485c:	andeq	r7, r0, ip, asr #19
    4860:	mvnsmi	lr, sp, lsr #18
    4864:	ldcmi	0, cr11, [r7], {130}	; 0x82
    4868:			; <UNDEFINED> instruction: 0xf8d4447c
    486c:	movwlt	r5, #53700	; 0xd1c4
    4870:			; <UNDEFINED> instruction: 0xf5044f15
    4874:			; <UNDEFINED> instruction: 0xf8df74e6
    4878:	ldrbtmi	r8, [pc], #-84	; 4880 <strspn@plt+0x2e24>
    487c:	strd	r4, [r6], -r8
    4880:	ldrtmi	r9, [r3], -r0, lsl #6
    4884:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4888:	ldrcc	r6, [r4], #-2277	; 0xfffff71b
    488c:			; <UNDEFINED> instruction: 0xf854b195
    4890:	strtmi	r3, [sl], -r4, lsl #24
    4894:	andcs	r4, r1, r9, lsr r6
    4898:	rscsle	r2, r5, r0, lsl #22
    489c:	ldcvs	8, cr15, [r4], {84}	; 0x54
    48a0:	ble	ffb500a8 <strspn@plt+0xffb4e64c>
    48a4:			; <UNDEFINED> instruction: 0x46413414
    48a8:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48ac:	stcpl	8, cr15, [r8], {84}	; 0x54
    48b0:	mvnle	r2, r0, lsl #26
    48b4:	andeq	pc, r1, pc, rrx
    48b8:	pop	{r1, ip, sp, pc}
    48bc:			; <UNDEFINED> instruction: 0xf00441f0
    48c0:	svclt	0x0000b905
    48c4:	muleq	r1, ip, r7
    48c8:	andeq	r7, r0, r6, lsl fp
    48cc:	strdeq	r7, [r0], -ip
    48d0:	svcmi	0x00f0e92d
    48d4:	ldmdbmi	r3!, {r0, r1, r3, r7, r9, sl, lr}^
    48d8:	blmi	1cd6150 <strspn@plt+0x1cd46f4>
    48dc:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
    48e0:			; <UNDEFINED> instruction: 0xf89d1e05
    48e4:	stmiapl	fp, {r4, r6, pc}^
    48e8:	ldrsbge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    48ec:	movwls	r6, #38939	; 0x981b
    48f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    48f4:	vqdmulh.s<illegal width 8>	<illegal reg q14.5>, q6, q11
    48f8:	addsmi	r0, ip, #128, 6
    48fc:	addshi	pc, pc, r0, lsl #6
    4900:			; <UNDEFINED> instruction: 0x2c009b15
    4904:	teqeq	ip, pc, asr #32	; <UNPREDICTABLE>
    4908:	stmdaeq	r1, {r3, r7, ip, sp, lr, pc}
    490c:	strtmi	fp, [r1], ip, asr #31
    4910:	ldmibeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    4914:	blge	22952c <strspn@plt+0x227ad0>
    4918:	tstcs	r1, r1, lsl #2
    491c:	ldrmi	r9, [r7], -r7, lsl #6
    4920:	ldrbmi	r9, [fp], -r2, lsl #6
    4924:	andhi	pc, ip, sp, asr #17
    4928:	andls	pc, r0, sp, asr #17
    492c:	svc	0x0034f7fc
    4930:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4934:	stmdbls	r8, {r1, r3, r4, r5, r8, ip, lr, pc}
    4938:	smlatbeq	r1, r9, fp, lr
    493c:	vmls.i8	d18, d0, d3
    4940:			; <UNDEFINED> instruction: 0xf89b80a1
    4944:	addsmi	r3, pc, #1
    4948:	addhi	pc, r1, r0, asr #32
    494c:	subsle	r2, fp, r0, lsl #31
    4950:	blle	134f958 <strspn@plt+0x134defc>
    4954:			; <UNDEFINED> instruction: 0x9002f8bb
    4958:			; <UNDEFINED> instruction: 0xf999fa99
    495c:			; <UNDEFINED> instruction: 0xf989fa1f
    4960:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    4964:	ble	1915e90 <strspn@plt+0x1914434>
    4968:	cmple	r7, r0, lsl #24
    496c:	addeq	pc, r0, #76, 4	; 0xc0000004
    4970:	vqrshl.u8	d4, d1, d16
    4974:	blls	564bb0 <strspn@plt+0x563154>
    4978:	stmdbls	r7, {r3, r5, r9, sl, lr}
    497c:			; <UNDEFINED> instruction: 0x463a253c
    4980:	andhi	pc, ip, sp, asr #17
    4984:	ldrbmi	r9, [fp], -r4, lsl #6
    4988:	tstcs	r1, r2, lsl #2
    498c:	andls	pc, r0, sp, asr #17
    4990:			; <UNDEFINED> instruction: 0xf7fc9501
    4994:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    4998:			; <UNDEFINED> instruction: 0xf1bad163
    499c:	andle	r0, r5, r0, lsl #30
    49a0:	strtmi	r9, [r6], -r8, lsl #22
    49a4:	movweq	lr, #15273	; 0x3ba9
    49a8:	andcc	pc, r0, sl, asr #17
    49ac:	blmi	f972b0 <strspn@plt+0xf95854>
    49b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49b4:	blls	25ea24 <strspn@plt+0x25cfc8>
    49b8:	cmnle	r0, sl, asr r0
    49bc:	andlt	r4, fp, r0, lsr r6
    49c0:	svchi	0x00f0e8bd
    49c4:			; <UNDEFINED> instruction: 0x5002f8bb
    49c8:	blt	1b6b624 <strspn@plt+0x1b69bc8>
    49cc:	strcc	fp, [r4, #-685]	; 0xfffffd53
    49d0:	svclt	0x00182b00
    49d4:	blle	95548c <strspn@plt+0x953a30>
    49d8:			; <UNDEFINED> instruction: 0xf1ba4656
    49dc:	rscle	r0, r5, r0, lsl #30
    49e0:			; <UNDEFINED> instruction: 0xf04f42ac
    49e4:	svclt	0x00a80600
    49e8:			; <UNDEFINED> instruction: 0xf8ca462c
    49ec:	ldrb	r4, [sp, r0]
    49f0:	mulls	r3, fp, r8
    49f4:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    49f8:	ble	695f24 <strspn@plt+0x6944c8>
    49fc:	svceq	0x0000f1ba
    4a00:			; <UNDEFINED> instruction: 0xf8cad0d4
    4a04:	ldrb	r1, [r1, r0]
    4a08:	mulcc	r2, fp, r8
    4a0c:	orrsle	r2, pc, r2, lsl #22
    4a10:	mulcc	r3, fp, r8
    4a14:	orrsle	r2, fp, r2, lsl #22
    4a18:	strbtcs	r4, [r1], -r5, lsr #16
    4a1c:			; <UNDEFINED> instruction: 0xf7fc4478
    4a20:	strb	lr, [r3, r0, lsl #30]
    4a24:	strtmi	r4, [r2], -r3, lsr #16
    4a28:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    4a2c:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    4a30:			; <UNDEFINED> instruction: 0xf1bae7d2
    4a34:	adcsle	r0, r9, r0, lsl #30
    4a38:	andls	pc, r0, sl, asr #17
    4a3c:	ldmdami	lr, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4a40:			; <UNDEFINED> instruction: 0x4621461a
    4a44:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    4a48:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4a4c:	ldmdami	fp, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4a50:	ldrbtmi	r9, [r8], #-263	; 0xfffffef9
    4a54:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4a58:	stmdbls	r7, {r0, r2, r4, r8, r9, fp, ip, pc}
    4a5c:			; <UNDEFINED> instruction: 0x2661b91b
    4a60:	strmi	lr, [r6], -r4, lsr #15
    4a64:	stmdbcs	r0!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    4a68:	svclt	0x00a84815
    4a6c:	ldrbtmi	r2, [r8], #-288	; 0xfffffee0
    4a70:			; <UNDEFINED> instruction: 0xf7fc9107
    4a74:			; <UNDEFINED> instruction: 0x4632eed6
    4a78:	ldrbmi	r9, [r8], -r7, lsl #18
    4a7c:			; <UNDEFINED> instruction: 0xf7fc2661
    4a80:			; <UNDEFINED> instruction: 0xe793efb8
    4a84:	strbtcs	r4, [r1], -pc, lsl #16
    4a88:			; <UNDEFINED> instruction: 0xf7fc4478
    4a8c:	str	lr, [sp, sl, asr #29]
    4a90:	strbmi	r4, [r9], -sp, lsl #16
    4a94:	ldrbtmi	r2, [r8], #-1633	; 0xfffff99f
    4a98:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4a9c:			; <UNDEFINED> instruction: 0xf7fce786
    4aa0:	svclt	0x0000eeb8
    4aa4:	strdeq	lr, [r1], -r6
    4aa8:	andeq	r0, r0, r4, lsl #2
    4aac:	andeq	lr, r1, r4, lsr #10
    4ab0:	andeq	r7, r0, r0, ror sl
    4ab4:	andeq	r7, r0, lr, ror r9
    4ab8:	andeq	r7, r0, r6, lsr #19
    4abc:	ldrdeq	r7, [r0], -lr
    4ac0:	strdeq	r7, [r0], -lr
    4ac4:	andeq	r7, r0, r4, lsl #19
    4ac8:	andeq	r7, r0, r6, asr #20
    4acc:	mvnsmi	lr, sp, lsr #18
    4ad0:	cdpmi	0, 4, cr11, cr8, cr6, {4}
    4ad4:	mcrrmi	6, 0, r4, r8, cr7
    4ad8:	ldrbtmi	r4, [lr], #-1680	; 0xfffff970
    4adc:	stmvs	sl, {r0, r1, r2, r6, r8, sl, fp, lr}
    4ae0:	ldrbtmi	r5, [sp], #-2356	; 0xfffff6cc
    4ae4:	stmdavs	r4!, {r1, r2, r6, r9, sl, fp, lr}
    4ae8:			; <UNDEFINED> instruction: 0xf04f9405
    4aec:	strmi	r0, [ip], -r0, lsl #8
    4af0:	stmibpl	r8!, {r0, r3, r7, r8, fp, sp, lr}
    4af4:	ldrmi	r6, [lr], #-2054	; 0xfffff7fa
    4af8:	movtlt	fp, #7026	; 0x1b72
    4afc:	bvs	85ee8c <strspn@plt+0x85d430>
    4b00:	stmdbvc	r3!, {r2, r8, sl, fp, sp, pc}
    4b04:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    4b08:	ldrtmi	r1, [r1], -r1, lsl #10
    4b0c:	stmdbvs	r3!, {r8, r9, ip, pc}^
    4b10:	mrc2	7, 6, pc, cr14, cr15, {7}
    4b14:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4b18:	stmibvs	r3!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
    4b1c:	cmnlt	fp, #4, 18	; 0x10000
    4b20:	vstrle.16	s4, [r8, #-0]	; <UNPREDICTABLE>
    4b24:	vaddne.f16	s7, s8, s2	; <UNPREDICTABLE>
    4b28:			; <UNDEFINED> instruction: 0xf814440e
    4b2c:			; <UNDEFINED> instruction: 0xf7fc0f01
    4b30:	adcmi	lr, r6, #14, 30	; 0x38
    4b34:	bmi	cf9320 <strspn@plt+0xcf78c4>
    4b38:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    4b3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b40:	subsmi	r9, sl, r5, lsl #22
    4b44:			; <UNDEFINED> instruction: 0x4628d153
    4b48:	pop	{r1, r2, ip, sp, pc}
    4b4c:	stmdami	lr!, {r4, r5, r6, r7, r8, pc}
    4b50:			; <UNDEFINED> instruction: 0xf7fc4478
    4b54:	stmibvs	r1!, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    4b58:	stmdbcs	r0, {r1, r5, r6, r7, fp, sp, lr}
    4b5c:	stmiavs	r3!, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    4b60:	fstmiaxle	ip, {d18-d17}	;@ Deprecated
    4b64:	svceq	0x0000f1b8
    4b68:	bcs	39008 <strspn@plt+0x375ac>
    4b6c:	stmdbmi	r7!, {r1, r4, r5, r8, r9, fp, ip, lr, pc}
    4b70:	ldrbtmi	r2, [r9], #-1
    4b74:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    4b78:	strb	r6, [r0, r2, ror #17]
    4b7c:	cdpne	8, 9, cr6, cr10, cr3, {5}
    4b80:	stmdble	r1!, {r0, r9, fp, sp}
    4b84:	bcs	fe09ef14 <strspn@plt+0xfe09d4b8>
    4b88:	blcs	78b94 <strspn@plt+0x77138>
    4b8c:	ldrtmi	sp, [r0], -r8, lsr #32
    4b90:			; <UNDEFINED> instruction: 0xf7fc462a
    4b94:			; <UNDEFINED> instruction: 0xe7ceee72
    4b98:	blcs	2302c <strspn@plt+0x215d0>
    4b9c:	stmiavs	r1!, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    4ba0:	blle	10efa8 <strspn@plt+0x10d54c>
    4ba4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    4ba8:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    4bac:	ldmdami	r9, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    4bb0:			; <UNDEFINED> instruction: 0xf7fc4478
    4bb4:			; <UNDEFINED> instruction: 0xe7beee36
    4bb8:			; <UNDEFINED> instruction: 0x46434917
    4bbc:	ldrbtmi	r2, [r9], #-1
    4bc0:	mcr	7, 6, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4bc4:	ldr	r6, [sl, r2, ror #17]
    4bc8:			; <UNDEFINED> instruction: 0xf04f4630
    4bcc:			; <UNDEFINED> instruction: 0xf7fc32ff
    4bd0:	sbfx	lr, r4, #28, #17
    4bd4:	andcs	r4, r1, r1, lsl r9
    4bd8:			; <UNDEFINED> instruction: 0xf7fc4479
    4bdc:	str	lr, [sp, r0, asr #29]
    4be0:	ldrtmi	r7, [r0], -r2, ror #17
    4be4:	andeq	pc, r1, #130	; 0x82
    4be8:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4bec:			; <UNDEFINED> instruction: 0xf7fce7a3
    4bf0:	svclt	0x0000ee10
    4bf4:	strdeq	lr, [r1], -sl
    4bf8:	andeq	r0, r0, r4, lsl #2
    4bfc:	strdeq	lr, [r1], -r2
    4c00:	andeq	r0, r0, r4, lsr #2
    4c04:	muleq	r1, sl, r3
    4c08:			; <UNDEFINED> instruction: 0x000079b0
    4c0c:	ldrdeq	r7, [r0], -r2
    4c10:	andeq	r7, r0, sl, asr #19
    4c14:	andeq	r7, r0, r8, ror #19
    4c18:	andeq	r7, r0, lr, asr r9
    4c1c:	andeq	r7, r0, r4, lsl #19
    4c20:	svcmi	0x00f0e92d
    4c24:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    4c28:	strmi	r8, [r0], r2, lsl #22
    4c2c:	mulls	r3, r1, r8
    4c30:	mulge	r4, r1, r8
    4c34:	streq	pc, [r1, #-137]	; 0xffffff77
    4c38:	sfmmi	f7, 1, [r4, #692]!	; 0x2b4
    4c3c:	streq	lr, [r5, #-2650]	; 0xfffff5a6
    4c40:			; <UNDEFINED> instruction: 0xf8df920b
    4c44:	movwls	r2, #31372	; 0x7a8c
    4c48:	bcc	fe242fcc <strspn@plt+0xfe241570>
    4c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c50:	ldmdavs	fp, {r1, r3, r7, r8, fp, sp, lr}
    4c54:	ldrcc	pc, [ip], #2253	; 0x8cd
    4c58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c5c:	andls	r6, r8, #45056	; 0xb000
    4c60:			; <UNDEFINED> instruction: 0xf8df9306
    4c64:	ldrbtmi	r3, [fp], #-2676	; 0xfffff58c
    4c68:			; <UNDEFINED> instruction: 0x81acf000
    4c6c:			; <UNDEFINED> instruction: 0xf0002a00
    4c70:			; <UNDEFINED> instruction: 0xf04f80dd
    4c74:			; <UNDEFINED> instruction: 0xf8cd0900
    4c78:	strbmi	r9, [sp], -r0, lsr #32
    4c7c:	bcs	1743000 <strspn@plt+0x17415a4>
    4c80:	svccc	0x00fff1b8
    4c84:	bls	1daef8 <strspn@plt+0x1d949c>
    4c88:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    4c8c:	streq	lr, [r2, -r3, lsl #22]
    4c90:			; <UNDEFINED> instruction: 0xf000930a
    4c94:	stmiavc	r2!, {r0, r3, r4, r6, r7, pc}
    4c98:	ldrdlt	pc, [ip], -r4
    4c9c:	movweq	pc, #8459	; 0x210b	; <UNPREDICTABLE>
    4ca0:	ldmdblt	sl, {r0, r3, r8, r9, ip, pc}
    4ca4:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    4ca8:	orrshi	pc, pc, r0, asr #32
    4cac:	blcs	fee6b8d8 <strspn@plt+0xfee69e7c>
    4cb0:	bicshi	pc, r9, r0, lsl #4
    4cb4:			; <UNDEFINED> instruction: 0xf013e8df
    4cb8:	bicseq	r0, r7, r2, lsr #11
    4cbc:	bicseq	r0, r7, ip, ror #3
    4cc0:	ldrsbeq	r0, [r7, #23]
    4cc4:	ldrsbeq	r0, [r7, #23]
    4cc8:	ldrsbeq	r0, [r7, #23]
    4ccc:	ldrsbeq	r0, [r7, #23]
    4cd0:	ldrsbeq	r0, [r7, #23]
    4cd4:	ldrsbeq	r0, [r7, #23]
    4cd8:	ldrsbeq	r0, [r7, #23]
    4cdc:	ldrsbeq	r0, [r7, #23]
    4ce0:	ldrsbeq	r0, [r7, #23]
    4ce4:	ldrsbeq	r0, [r7, #23]
    4ce8:	ldrsbeq	r0, [r7, #23]
    4cec:	ldrsbeq	r0, [r7, #23]
    4cf0:	ldrsbeq	r0, [r7, #23]
    4cf4:	ldrsbeq	r0, [r7, #23]
    4cf8:	ldrsbeq	r0, [r7, #23]
    4cfc:	ldrsbeq	r0, [r7, #23]
    4d00:	ldrsbeq	r0, [r7, #23]
    4d04:	ldrsbeq	r0, [r7, #23]
    4d08:	ldrsbeq	r0, [r7, #23]
    4d0c:	ldrsbeq	r0, [r7, #23]
    4d10:	ldrsbeq	r0, [r7, #23]
    4d14:	ldrsbeq	r0, [r7, #23]
    4d18:	ldrsbeq	r0, [r7, #23]
    4d1c:	ldrsbeq	r0, [r7, #23]
    4d20:	ldrsbeq	r0, [r7, #23]
    4d24:	ldrsbeq	r0, [r7, #23]
    4d28:	ldrsbeq	r0, [r7, #23]
    4d2c:	ldrsbeq	r0, [r7, #23]
    4d30:	ldrsbeq	r0, [r7, #23]
    4d34:	ldrsbeq	r0, [r7, #23]
    4d38:	ldrsbeq	r0, [r7, #23]
    4d3c:	ldrsbeq	r0, [r7, #23]
    4d40:	ldrsbeq	r0, [r7, #23]
    4d44:	ldrsbeq	r0, [r7, #23]
    4d48:	ldrsbeq	r0, [r7, #23]
    4d4c:	ldrsbeq	r0, [r7, #23]
    4d50:	ldrsbeq	r0, [r7, #23]
    4d54:	ldrsbeq	r0, [r7, #23]
    4d58:	ldrsbeq	r0, [r7, #23]
    4d5c:	ldrsbeq	r0, [r7, #23]
    4d60:	ldrsbeq	r0, [r7, #23]
    4d64:	ldrsbeq	r0, [r7, #23]
    4d68:	ldrsbeq	r0, [r7, #23]
    4d6c:	ldrsbeq	r0, [r7, #23]
    4d70:	ldrsbeq	r0, [r7, #23]
    4d74:	ldrsbeq	r0, [r7, #23]
    4d78:	ldrsbeq	r0, [r7, #23]
    4d7c:	ldrsbeq	r0, [r7, #23]
    4d80:	ldrsbeq	r0, [r7, #23]
    4d84:	ldrsbeq	r0, [r7, #23]
    4d88:	ldrsbeq	r0, [r7, #23]
    4d8c:	ldrsbeq	r0, [r7, #23]
    4d90:	ldrsbeq	r0, [r7, #23]
    4d94:	ldrsbeq	r0, [r7, #23]
    4d98:	ldrsbeq	r0, [r7, #23]
    4d9c:	ldrsbeq	r0, [r7, #23]
    4da0:	ldrsbeq	r0, [r7, #23]
    4da4:	ldrsbeq	r0, [r7, #23]
    4da8:	ldrsbeq	r0, [r7, #23]
    4dac:	ldrsbeq	r0, [r7, #23]
    4db0:	ldrsbeq	r0, [r7, #23]
    4db4:	ldrsbeq	r0, [r7, #23]
    4db8:	ldrsbeq	r0, [r7, #23]
    4dbc:	bicseq	r0, r7, r3, lsl r2
    4dc0:	eorseq	r0, r9, #-1073741771	; 0xc0000035
    4dc4:	addeq	r0, r7, #96, 4
    4dc8:	sbcseq	r0, r4, #172, 4	; 0xc000000a
    4dcc:			; <UNDEFINED> instruction: 0x032402fc
    4dd0:	ldrteq	r0, [r3], #-855	; 0xfffffca9
    4dd4:	streq	r0, [sl, #-471]!	; 0xfffffe29
    4dd8:	biceq	r0, r5, #-1073741771	; 0xc0000035
    4ddc:	ldreq	r0, [lr], #1362	; 0x552
    4de0:	bicseq	r0, r7, sl, ror r5
    4de4:	ldrsbeq	r0, [r7, #23]
    4de8:	ldrsbeq	r0, [r7, #23]
    4dec:	ldrsbeq	r0, [r7, #23]
    4df0:	ldrsbeq	r0, [r7, #23]
    4df4:	ldrsbeq	r0, [r7, #23]
    4df8:	ldrsbeq	r0, [r7, #23]
    4dfc:	ldrsbeq	r0, [r7, #23]
    4e00:	ldrsbeq	r0, [r7, #23]
    4e04:	ldrsbeq	r0, [r7, #23]
    4e08:	ldrsbeq	r0, [r7, #23]
    4e0c:	ldrsbeq	r0, [r7, #23]
    4e10:	ldrsbeq	r0, [r7, #23]
    4e14:	ldrsbeq	r0, [r7, #23]
    4e18:	ldrsbeq	r0, [r7, #23]
    4e1c:			; <UNDEFINED> instruction: 0x03a2037f
    4e20:	ldrbteq	r0, [fp], #-1112	; 0xfffffba8
    4e24:	ldreq	r0, [r0], #-1005	; 0xfffffc13
    4e28:	strbteq	r0, [r9], #1222	; 0x4c6
    4e2c:	svceq	0x0000f1ba
    4e30:	sbcshi	pc, r9, r0
    4e34:	svceq	0x0000f1b9
    4e38:	sbcshi	pc, r2, r0, asr #32
    4e3c:	stccs	8, cr7, [r0, #-52]	; 0xffffffcc
    4e40:	sbchi	pc, r8, r0, asr #32
    4e44:	ldr	r4, [r9, -r9, lsr #13]
    4e48:	blcs	fede303c <strspn@plt+0xfede15e0>
    4e4c:	mrshi	pc, R11_fiq	; <UNPREDICTABLE>
    4e50:			; <UNDEFINED> instruction: 0xf013e8df
    4e54:	tsteq	r9, lr, lsl r1
    4e58:	tsteq	r9, r9, lsl #2
    4e5c:	tsteq	r9, r9, lsl #2
    4e60:	tsteq	r9, r9, lsl #2
    4e64:	tsteq	r9, r9, lsl #2
    4e68:	tsteq	r9, r9, lsl #2
    4e6c:	tsteq	r9, r9, lsl #2
    4e70:	tsteq	r9, r9, lsl #2
    4e74:	tsteq	r9, r9, lsl #2
    4e78:	tsteq	r9, r9, lsl #2
    4e7c:	tsteq	r9, r9, lsl #2
    4e80:	tsteq	r9, r9, lsl #2
    4e84:	tsteq	r9, r9, lsl #2
    4e88:	tsteq	r9, r9, lsl #2
    4e8c:	tsteq	r9, r9, lsl #2
    4e90:	tsteq	r9, r9, lsl #2
    4e94:	tsteq	r9, r9, lsl #2
    4e98:	tsteq	r9, r9, lsl #2
    4e9c:	tsteq	r9, r9, lsl #2
    4ea0:	tsteq	r9, r9, lsl #2
    4ea4:	tsteq	r9, r9, lsl #2
    4ea8:	tsteq	r9, r9, lsl #2
    4eac:	tsteq	r9, r9, lsl #2
    4eb0:	tsteq	r9, r9, lsl #2
    4eb4:	tsteq	r9, r9, lsl #2
    4eb8:	tsteq	r9, r9, lsl #2
    4ebc:	tsteq	r9, r9, lsl #2
    4ec0:	tsteq	r9, r9, lsl #2
    4ec4:	tsteq	r9, r9, lsl #2
    4ec8:	tsteq	r9, r9, lsl #2
    4ecc:	tsteq	r9, r9, lsl #2
    4ed0:	tsteq	r9, r9, lsl #2
    4ed4:	tsteq	r9, r9, lsl #2
    4ed8:	tsteq	r9, r9, lsl #2
    4edc:	tsteq	r9, r9, lsl #2
    4ee0:	tsteq	r9, r9, lsl #2
    4ee4:	tsteq	r9, r9, lsl #2
    4ee8:	tsteq	r9, r9, lsl #2
    4eec:	tsteq	r9, r9, lsl #2
    4ef0:	tsteq	r9, r9, lsl #2
    4ef4:	tsteq	r9, r9, lsl #2
    4ef8:	tsteq	r9, r9, lsl #2
    4efc:	tsteq	r9, r9, lsl #2
    4f00:	tsteq	r9, r9, lsl #2
    4f04:	tsteq	r9, r9, lsl #2
    4f08:	tsteq	r9, r9, lsl #2
    4f0c:	tsteq	r9, r9, lsl #2
    4f10:	tsteq	r9, r9, lsl #2
    4f14:	tsteq	r9, r9, lsl #2
    4f18:	tsteq	r9, r9, lsl #2
    4f1c:	tsteq	r9, r9, lsl #2
    4f20:	tsteq	r9, r9, lsl #2
    4f24:	tsteq	r9, r9, lsl #2
    4f28:	tsteq	r9, r9, lsl #2
    4f2c:	tsteq	r9, r9, lsl #2
    4f30:	tsteq	r9, r9, lsl #2
    4f34:	tsteq	r9, r9, lsl #2
    4f38:	tsteq	r9, r9, lsl #2
    4f3c:	tsteq	r9, r9, lsl #2
    4f40:	tsteq	r9, r9, lsl #2
    4f44:	tsteq	r9, r9, lsl #2
    4f48:	tsteq	r9, r9, lsl #2
    4f4c:	tsteq	r9, r9, lsl #2
    4f50:	tsteq	r9, r9, lsl #2
    4f54:	tsteq	r9, r5, asr #2
    4f58:	cmneq	fp, r9, lsl #2
    4f5c:			; <UNDEFINED> instruction: 0x01b90192
    4f60:	andeq	r0, r6, #-2147483593	; 0x80000037
    4f64:	subseq	r0, r6, #-536870910	; 0xe0000002
    4f68:	cmneq	r5, #-1879048184	; 0x90000008
    4f6c:	ldrbeq	r0, [ip], #-265	; 0xfffffef7
    4f70:	rscseq	r0, r7, #1073741826	; 0x40000002
    4f74:	bicseq	r0, r0, #132, 8	; 0x84000000
    4f78:	smlatbeq	r9, ip, r4, r0
    4f7c:	tsteq	r9, r9, lsl #2
    4f80:	tsteq	r9, r9, lsl #2
    4f84:	tsteq	r9, r9, lsl #2
    4f88:	tsteq	r9, r9, lsl #2
    4f8c:	tsteq	r9, r9, lsl #2
    4f90:	tsteq	r9, r9, lsl #2
    4f94:	tsteq	r9, r9, lsl #2
    4f98:	tsteq	r9, r9, lsl #2
    4f9c:	tsteq	r9, r9, lsl #2
    4fa0:	tsteq	r9, r9, lsl #2
    4fa4:	tsteq	r9, r9, lsl #2
    4fa8:	tsteq	r9, r9, lsl #2
    4fac:	tsteq	r9, r9, lsl #2
    4fb0:	tsteq	r9, r9, lsl #2
    4fb4:	sbcseq	r0, r4, #268435467	; 0x1000000b
    4fb8:			; <UNDEFINED> instruction: 0x03ad038a
    4fbc:	movteq	r0, #8991	; 0x231f
    4fc0:	ldreq	r0, [fp], #-1016	; 0xfffffc08
    4fc4:			; <UNDEFINED> instruction: 0xf04f9a08
    4fc8:			; <UNDEFINED> instruction: 0xf8cd0901
    4fcc:	bcs	29054 <strspn@plt+0x275f8>
    4fd0:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
    4fd4:	stccs	8, cr6, [r2, #-660]	; 0xfffffd6c
    4fd8:	strcs	fp, [r0, #-4044]	; 0xfffff034
    4fdc:	strb	r2, [sp], -r1, lsl #10
    4fe0:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    4fe4:			; <UNDEFINED> instruction: 0x46d1e7f6
    4fe8:	blls	1befc0 <strspn@plt+0x1bd564>
    4fec:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    4ff0:	blge	3edbf8 <strspn@plt+0x3ec19c>
    4ff4:	stmdbvs	r3!, {r3, r4, r9, sl, lr}^
    4ff8:	andls	r9, r2, sp
    4ffc:			; <UNDEFINED> instruction: 0xf7ff4640
    5000:	strmi	pc, [r6], -r7, ror #24
    5004:	stmdals	sp, {r5, r6, r7, r8, fp, ip, sp, pc}
    5008:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr}
    500c:	adcsmi	r1, r2, #3488	; 0xda0
    5010:	svcne	0x001ebfd8
    5014:	blcs	6bc34 <strspn@plt+0x6a1d8>
    5018:	cdpcs	12, 0, cr13, cr0, cr7, {1}
    501c:	ldclne	13, cr13, [sl], #40	; 0x28
    5020:			; <UNDEFINED> instruction: 0xf8124613
    5024:	ldrbmi	r1, [r9, #-3841]	; 0xfffff0ff
    5028:	mcrge	4, 2, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    502c:	blne	ff6d3c3c <strspn@plt+0xff6d21e0>
    5030:	lfmle	f4, 2, [r5], #632	; 0x278
    5034:	bllt	aebc54 <strspn@plt+0xaea1f8>
    5038:			; <UNDEFINED> instruction: 0xf7fc2021
    503c:	strmi	lr, [r6], -r2, lsr #25
    5040:			; <UNDEFINED> instruction: 0x269cf8df
    5044:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    5048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    504c:			; <UNDEFINED> instruction: 0xf8dd681a
    5050:			; <UNDEFINED> instruction: 0x405a349c
    5054:	ldrbhi	pc, [r4], -r2, asr #32	; <UNPREDICTABLE>
    5058:	vmin.s8	d4, d13, d16
    505c:	ldc	13, cr4, [sp], #656	; 0x290
    5060:	pop	{r1, r8, r9, fp, pc}
    5064:	uqsub8cs	r8, r3, r0
    5068:			; <UNDEFINED> instruction: 0xf8dfe7ea
    506c:	ldrbtmi	r0, [r8], #-1656	; 0xfffff988
    5070:	bl	ff5c3068 <strspn@plt+0xff5c160c>
    5074:			; <UNDEFINED> instruction: 0xf04f1d38
    5078:			; <UNDEFINED> instruction: 0x463132ff
    507c:	ldc	7, cr15, [r8], #1008	; 0x3f0
    5080:	stclle	14, cr2, [ip], {0}
    5084:			; <UNDEFINED> instruction: 0x0660f8df
    5088:			; <UNDEFINED> instruction: 0xf7fc4478
    508c:	ldrb	lr, [r3, sl, asr #23]
    5090:			; <UNDEFINED> instruction: 0xf0402d00
    5094:	blls	1a6958 <strspn@plt+0x1a4efc>
    5098:	bleq	f414d4 <strspn@plt+0xf3fa78>
    509c:	andge	pc, r0, sp, asr #17
    50a0:	andcs	r4, r0, #64, 12	; 0x4000000
    50a4:	movwls	r4, #5689	; 0x1639
    50a8:			; <UNDEFINED> instruction: 0xf8cd6963
    50ac:			; <UNDEFINED> instruction: 0xf7ffb008
    50b0:	strmi	pc, [r6], -pc, lsl #24
    50b4:	bicle	r2, r3, r0, lsl #16
    50b8:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    50bc:	strbhi	pc, [r1, -r0]!	; <UNPREDICTABLE>
    50c0:	ldrdcc	pc, [r0], -fp
    50c4:	vstrle	d2, [r8, #-0]
    50c8:	vaddne.f64	d19, d12, d1
    50cc:			; <UNDEFINED> instruction: 0xf814441f
    50d0:			; <UNDEFINED> instruction: 0xf7fc0f01
    50d4:	adcmi	lr, r7, #60, 24	; 0x3c00
    50d8:			; <UNDEFINED> instruction: 0x2600d1f9
    50dc:	stccs	7, cr14, [r0, #-704]	; 0xfffffd40
    50e0:	ldrhi	pc, [sp], -r0, asr #32
    50e4:			; <UNDEFINED> instruction: 0xf10d9b06
    50e8:			; <UNDEFINED> instruction: 0xf8cd0b3c
    50ec:	strbmi	sl, [r0], -r0
    50f0:	ldrtmi	r2, [r9], -r0, lsl #5
    50f4:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    50f8:	andlt	pc, r8, sp, asr #17
    50fc:	blx	ffa43102 <strspn@plt+0xffa416a6>
    5100:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5104:	stmibvs	r6!, {r2, r3, r4, r7, r8, ip, lr, pc}
    5108:			; <UNDEFINED> instruction: 0xf0012e00
    510c:			; <UNDEFINED> instruction: 0xf8db8026
    5110:	blcs	11118 <strspn@plt+0xf6bc>
    5114:	blcc	7c8a0 <strspn@plt+0x7ae44>
    5118:	ldrmi	r1, [pc], #-3708	; 5120 <strspn@plt+0x36c4>
    511c:	svceq	0x0001f814
    5120:	ldc	7, cr15, [r4], {252}	; 0xfc
    5124:	ldrhle	r4, [r9, #44]!	; 0x2c
    5128:	stccs	7, cr14, [r0, #-860]	; 0xfffffca4
    512c:	ldrbhi	pc, [fp, #64]	; 0x40	; <UNPREDICTABLE>
    5130:			; <UNDEFINED> instruction: 0xf10d9b06
    5134:			; <UNDEFINED> instruction: 0xf8cd0b3c
    5138:	strbmi	sl, [r0], -r0
    513c:	ldrtmi	r2, [r9], -r3, lsl #5
    5140:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    5144:	andlt	pc, r8, sp, asr #17
    5148:	blx	ff0c314e <strspn@plt+0xff0c16f2>
    514c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5150:	svcge	0x0076f47f
    5154:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    5158:	strhi	pc, [r4, -r0]
    515c:	ldrdcc	pc, [r0], -fp
    5160:			; <UNDEFINED> instruction: 0xddba2b00
    5164:	vaddne.f64	d19, d12, d1
    5168:			; <UNDEFINED> instruction: 0xf814441f
    516c:			; <UNDEFINED> instruction: 0xf7fc0f01
    5170:	adcmi	lr, r7, #243712	; 0x3b800
    5174:			; <UNDEFINED> instruction: 0xe7b0d1f9
    5178:			; <UNDEFINED> instruction: 0xf0402d00
    517c:	blls	1a688c <strspn@plt+0x1a4e30>
    5180:	bleq	f415bc <strspn@plt+0xf3fb60>
    5184:	andge	pc, r0, sp, asr #17
    5188:	addcs	r4, r4, #64, 12	; 0x4000000
    518c:	movwls	r4, #5689	; 0x1639
    5190:			; <UNDEFINED> instruction: 0xf8cd6963
    5194:			; <UNDEFINED> instruction: 0xf7ffb008
    5198:			; <UNDEFINED> instruction: 0x4606fb9b
    519c:			; <UNDEFINED> instruction: 0xf47f2800
    51a0:	stmibvs	r6!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    51a4:			; <UNDEFINED> instruction: 0xf0012e00
    51a8:			; <UNDEFINED> instruction: 0xf8db8059
    51ac:	blcs	111b4 <strspn@plt+0xf758>
    51b0:	blcc	7c804 <strspn@plt+0x7ada8>
    51b4:	ldrmi	r1, [pc], #-3708	; 51bc <strspn@plt+0x3760>
    51b8:	svceq	0x0001f814
    51bc:	bl	ff1c31b4 <strspn@plt+0xff1c1758>
    51c0:	mvnsle	r4, r7, lsr #5
    51c4:	stccs	7, cr14, [r0, #-548]	; 0xfffffddc
    51c8:	strhi	pc, [r6, #64]	; 0x40
    51cc:	vstrge	d9, [pc, #-24]	; 51bc <strspn@plt+0x3760>
    51d0:	andge	pc, r0, sp, asr #17
    51d4:	addcs	r4, r5, #64, 12	; 0x4000000
    51d8:	movwls	r4, #5689	; 0x1639
    51dc:	strls	r6, [r2, #-2403]	; 0xfffff69d
    51e0:	blx	1dc31e6 <strspn@plt+0x1dc178a>
    51e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    51e8:	svcge	0x002af47f
    51ec:	stmdavs	r9!, {r1, r2, r5, r7, r8, fp, sp, lr}
    51f0:			; <UNDEFINED> instruction: 0xf0012e00
    51f4:	stmdbcs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, pc}
    51f8:	svcge	0x006ff77f
    51fc:	vaddne.f16	s7, s24, s2	; <UNPREDICTABLE>
    5200:			; <UNDEFINED> instruction: 0xf814440f
    5204:			; <UNDEFINED> instruction: 0xf7fc0f01
    5208:	adcmi	lr, r7, #165888	; 0x28800
    520c:			; <UNDEFINED> instruction: 0xe764d1f9
    5210:			; <UNDEFINED> instruction: 0xf0402d00
    5214:	blls	1a6810 <strspn@plt+0x1a4db4>
    5218:	bleq	f41654 <strspn@plt+0xf3fbf8>
    521c:	andge	pc, r0, sp, asr #17
    5220:			; <UNDEFINED> instruction: 0xf8cd2286
    5224:	ldrtmi	fp, [r9], -r8
    5228:	strbmi	r9, [r0], -r1, lsl #6
    522c:			; <UNDEFINED> instruction: 0xf7ff6963
    5230:	strmi	pc, [r6], -pc, asr #22
    5234:			; <UNDEFINED> instruction: 0xf47f2800
    5238:	stmibvs	r6!, {r0, r1, r8, r9, sl, fp, sp, pc}
    523c:			; <UNDEFINED> instruction: 0xf0012e00
    5240:			; <UNDEFINED> instruction: 0xf8db85a2
    5244:	blcs	1124c <strspn@plt+0xf7f0>
    5248:	svcge	0x0047f77f
    524c:	vaddne.f64	d19, d12, d1
    5250:			; <UNDEFINED> instruction: 0xf814441f
    5254:			; <UNDEFINED> instruction: 0xf7fc0f01
    5258:	adcmi	lr, r7, #124928	; 0x1e800
    525c:			; <UNDEFINED> instruction: 0xe73cd1f9
    5260:			; <UNDEFINED> instruction: 0xf0402d00
    5264:	blls	1a6734 <strspn@plt+0x1a4cd8>
    5268:	bleq	f416a4 <strspn@plt+0xf3fc48>
    526c:	andge	pc, r0, sp, asr #17
    5270:	addcs	r4, r7, #64, 12	; 0x4000000
    5274:	movwls	r4, #5689	; 0x1639
    5278:			; <UNDEFINED> instruction: 0xf8cd6963
    527c:			; <UNDEFINED> instruction: 0xf7ffb008
    5280:	strmi	pc, [r6], -r7, lsr #22
    5284:			; <UNDEFINED> instruction: 0xf47f2800
    5288:	stmibvs	r6!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    528c:			; <UNDEFINED> instruction: 0xf0012e00
    5290:			; <UNDEFINED> instruction: 0xf8db801b
    5294:	blcs	1129c <strspn@plt+0xf840>
    5298:	svcge	0x001ff77f
    529c:	vaddne.f64	d19, d12, d1
    52a0:			; <UNDEFINED> instruction: 0xf814441f
    52a4:			; <UNDEFINED> instruction: 0xf7fc0f01
    52a8:	adcmi	lr, r7, #83968	; 0x14800
    52ac:			; <UNDEFINED> instruction: 0xe714d1f9
    52b0:			; <UNDEFINED> instruction: 0xf0402d00
    52b4:	blls	1a6614 <strspn@plt+0x1a4bb8>
    52b8:	bleq	f416f4 <strspn@plt+0xf3fc98>
    52bc:	andge	pc, r0, sp, asr #17
    52c0:	addcs	r4, r8, #64, 12	; 0x4000000
    52c4:	movwls	r4, #5689	; 0x1639
    52c8:			; <UNDEFINED> instruction: 0xf8cd6963
    52cc:			; <UNDEFINED> instruction: 0xf7ffb008
    52d0:			; <UNDEFINED> instruction: 0x4606faff
    52d4:			; <UNDEFINED> instruction: 0xf47f2800
    52d8:	stmibvs	r6!, {r0, r1, r4, r5, r7, r9, sl, fp, sp, pc}
    52dc:			; <UNDEFINED> instruction: 0xf0002e00
    52e0:			; <UNDEFINED> instruction: 0xf8db8556
    52e4:	blcs	112ec <strspn@plt+0xf890>
    52e8:	mrcge	7, 7, APSR_nzcv, cr7, cr15, {3}
    52ec:	vaddne.f64	d19, d12, d1
    52f0:			; <UNDEFINED> instruction: 0xf814441f
    52f4:			; <UNDEFINED> instruction: 0xf7fc0f01
    52f8:	adcmi	lr, r7, #43008	; 0xa800
    52fc:			; <UNDEFINED> instruction: 0xe6ecd1f9
    5300:			; <UNDEFINED> instruction: 0xf0402d00
    5304:	stmdbvs	r3!, {r0, r2, r4, r5, r7, sl, pc}^
    5308:	bleq	f41744 <strspn@plt+0xf3fce8>
    530c:	strbmi	r9, [r0], -r6, lsl #20
    5310:	ldrtmi	r2, [r9], -r0, lsl #22
    5314:	andge	pc, r0, sp, asr #17
    5318:	svclt	0x00089201
    531c:	movwvc	pc, #62543	; 0xf44f	; <UNPREDICTABLE>
    5320:			; <UNDEFINED> instruction: 0xf8cd2289
    5324:			; <UNDEFINED> instruction: 0xf7ffb008
    5328:			; <UNDEFINED> instruction: 0x4606fad3
    532c:			; <UNDEFINED> instruction: 0xf47f2800
    5330:	stmibvs	r3!, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    5334:			; <UNDEFINED> instruction: 0xf0002b02
    5338:	stmiavs	r5!, {r0, r2, r3, r4, r8, sl, pc}
    533c:			; <UNDEFINED> instruction: 0xf0002d03
    5340:	blcs	267ac <strspn@plt+0x24d50>
    5344:	eorhi	pc, r3, r2
    5348:	ldrdcc	pc, [r0], -fp
    534c:			; <UNDEFINED> instruction: 0xf77f2b00
    5350:	blcc	70e68 <strspn@plt+0x6f40c>
    5354:	ldrmi	r1, [pc], #-3708	; 535c <strspn@plt+0x3900>
    5358:	svceq	0x0001f814
    535c:	b	ffdc3354 <strspn@plt+0xffdc18f8>
    5360:	mvnsle	r4, r7, lsr #5
    5364:	stccs	6, cr14, [r0, #-740]	; 0xfffffd1c
    5368:	ldrhi	pc, [r5], #64	; 0x40
    536c:			; <UNDEFINED> instruction: 0xf10d9b06
    5370:			; <UNDEFINED> instruction: 0xf8cd0b3c
    5374:	strbmi	sl, [r0], -r0
    5378:	ldrtmi	r2, [r9], -sl, lsl #5
    537c:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    5380:	andlt	pc, r8, sp, asr #17
    5384:	blx	fe943388 <strspn@plt+0xfe94192c>
    5388:	stmdacs	r0, {r1, r2, r9, sl, lr}
    538c:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {3}
    5390:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    5394:	strbhi	pc, [r4], #1	; <UNPREDICTABLE>
    5398:	ldrdcc	pc, [r0], -fp
    539c:			; <UNDEFINED> instruction: 0xf77f2b00
    53a0:	blcc	70e18 <strspn@plt+0x6f3bc>
    53a4:	ldrmi	r1, [pc], #-3708	; 53ac <strspn@plt+0x3950>
    53a8:	svceq	0x0001f814
    53ac:	b	ff3c33a4 <strspn@plt+0xff3c1948>
    53b0:	mvnsle	r4, r7, lsr #5
    53b4:	blls	1bee00 <strspn@plt+0x1bd3a4>
    53b8:	bleq	f417f4 <strspn@plt+0xf3fd98>
    53bc:	andge	pc, r0, sp, asr #17
    53c0:	adcscs	r4, r0, #64, 12	; 0x4000000
    53c4:	movwls	r4, #5689	; 0x1639
    53c8:			; <UNDEFINED> instruction: 0xf8cd6963
    53cc:			; <UNDEFINED> instruction: 0xf7ffb008
    53d0:			; <UNDEFINED> instruction: 0x4606fa7f
    53d4:			; <UNDEFINED> instruction: 0xf0002800
    53d8:	stmibvs	r3!, {r3, r7, r9, pc}
    53dc:			; <UNDEFINED> instruction: 0xf47f2b00
    53e0:	stmdbvc	r3!, {r0, r1, r2, r3, r5, r9, sl, fp, sp, pc}
    53e4:			; <UNDEFINED> instruction: 0xf47f2b00
    53e8:	stmiavs	r3!, {r0, r1, r3, r5, r9, sl, fp, sp, pc}
    53ec:			; <UNDEFINED> instruction: 0xf73f2b02
    53f0:	ldmmi	lr!, {r0, r1, r2, r5, r9, sl, fp, sp, pc}
    53f4:			; <UNDEFINED> instruction: 0xf7fc4478
    53f8:			; <UNDEFINED> instruction: 0xe621ea54
    53fc:			; <UNDEFINED> instruction: 0xf10d9b06
    5400:			; <UNDEFINED> instruction: 0xf8cd0b3c
    5404:	strbmi	sl, [r0], -r0
    5408:			; <UNDEFINED> instruction: 0x463922b1
    540c:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    5410:	andlt	pc, r8, sp, asr #17
    5414:	blx	1743418 <strspn@plt+0x17419bc>
    5418:	stmdacs	r0, {r1, r2, r9, sl, lr}
    541c:	cmphi	pc, #0	; <UNPREDICTABLE>
    5420:	blcs	1fab4 <strspn@plt+0x1e058>
    5424:	mcrge	4, 0, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    5428:	blcs	238bc <strspn@plt+0x21e60>
    542c:	mcrge	4, 0, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    5430:	blcs	9f6c4 <strspn@plt+0x9dc68>
    5434:	mcrge	7, 0, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    5438:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    543c:	b	c43434 <strspn@plt+0xc419d8>
    5440:	cfstr32cs	mvfx14, [r0, #-1016]	; 0xfffffc08
    5444:	ldrthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    5448:			; <UNDEFINED> instruction: 0xf10d9b06
    544c:			; <UNDEFINED> instruction: 0xf8cd0b3c
    5450:	strbmi	sl, [r0], -r0
    5454:	ldrtmi	r2, [r9], -pc, lsl #5
    5458:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    545c:	andlt	pc, r8, sp, asr #17
    5460:	blx	dc3464 <strspn@plt+0xdc1a08>
    5464:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5468:	cfstrdge	mvd15, [sl, #508]!	; 0x1fc
    546c:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    5470:	ldrbhi	pc, [r9, #0]!	; <UNPREDICTABLE>
    5474:	ldrdcc	pc, [r0], -fp
    5478:			; <UNDEFINED> instruction: 0xf77f2b00
    547c:	blcc	70d3c <strspn@plt+0x6f2e0>
    5480:	ldrmi	r1, [pc], #-3708	; 5488 <strspn@plt+0x3a2c>
    5484:	svceq	0x0001f814
    5488:	b	1843480 <strspn@plt+0x1841a24>
    548c:	mvnsle	r4, r7, lsr #5
    5490:	blls	1bed24 <strspn@plt+0x1bd2c8>
    5494:	bleq	f418d0 <strspn@plt+0xf3fe74>
    5498:	andge	pc, r0, sp, asr #17
    549c:	adcscs	r4, r4, #64, 12	; 0x4000000
    54a0:	movwls	r4, #5689	; 0x1639
    54a4:			; <UNDEFINED> instruction: 0xf8cd6963
    54a8:			; <UNDEFINED> instruction: 0xf7ffb008
    54ac:			; <UNDEFINED> instruction: 0x4606fa11
    54b0:			; <UNDEFINED> instruction: 0xf0002800
    54b4:	stmibvs	r3!, {r2, r3, r4, r6, r9, pc}
    54b8:			; <UNDEFINED> instruction: 0xf47f2b00
    54bc:	stmdbvc	r3!, {r0, r6, r7, r8, sl, fp, sp, pc}
    54c0:			; <UNDEFINED> instruction: 0xf47f2b00
    54c4:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
    54c8:			; <UNDEFINED> instruction: 0xf73f2b02
    54cc:	stmmi	r9, {r0, r3, r4, r5, r7, r8, sl, fp, sp, pc}
    54d0:			; <UNDEFINED> instruction: 0xf7fc4478
    54d4:	ldr	lr, [r3, #2534]!	; 0x9e6
    54d8:			; <UNDEFINED> instruction: 0xf10d9b06
    54dc:			; <UNDEFINED> instruction: 0xf8cd0b3c
    54e0:	strbmi	sl, [r0], -r0
    54e4:			; <UNDEFINED> instruction: 0x463922b5
    54e8:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    54ec:	andlt	pc, r8, sp, asr #17
    54f0:			; <UNDEFINED> instruction: 0xf9eef7ff
    54f4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    54f8:	teqhi	sp, #0	; <UNPREDICTABLE>
    54fc:	blcs	1fb90 <strspn@plt+0x1e134>
    5500:	cfldrsge	mvf15, [lr, #508]	; 0x1fc
    5504:	blcs	23998 <strspn@plt+0x21f3c>
    5508:	cfldrsge	mvf15, [sl, #508]	; 0x1fc
    550c:	blcs	9f7a0 <strspn@plt+0x9dd44>
    5510:	ldcge	7, cr15, [r6, #252]	; 0xfc
    5514:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    5518:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    551c:	cfstr32cs	mvfx14, [r0, #-576]	; 0xfffffdc0
    5520:	bichi	pc, r0, #64	; 0x40
    5524:	vstrge	d9, [pc, #-24]	; 5514 <strspn@plt+0x3ab8>
    5528:	andge	pc, r0, sp, asr #17
    552c:	addcs	r4, fp, #64, 12	; 0x4000000
    5530:	movwls	r4, #5689	; 0x1639
    5534:	strls	r6, [r2, #-2403]	; 0xfffff69d
    5538:			; <UNDEFINED> instruction: 0xf9caf7ff
    553c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5540:	cfldrdge	mvd15, [lr, #-508]!	; 0xfffffe04
    5544:	stmdavs	r9!, {r1, r2, r5, r7, r8, fp, sp, lr}
    5548:			; <UNDEFINED> instruction: 0xf0012e00
    554c:	stmdbcs	r0, {r3, r5, r7, sl, pc}
    5550:	stclge	7, cr15, [r3, #508]	; 0x1fc
    5554:	vaddne.f16	s7, s24, s2	; <UNPREDICTABLE>
    5558:			; <UNDEFINED> instruction: 0xf814440f
    555c:			; <UNDEFINED> instruction: 0xf7fc0f01
    5560:	adcmi	lr, r7, #4030464	; 0x3d8000
    5564:	ldr	sp, [r8, #505]!	; 0x1f9
    5568:			; <UNDEFINED> instruction: 0xf10d9b06
    556c:			; <UNDEFINED> instruction: 0xf8cd0b3c
    5570:	strbmi	sl, [r0], -r0
    5574:			; <UNDEFINED> instruction: 0x463922b2
    5578:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    557c:	andlt	pc, r8, sp, asr #17
    5580:			; <UNDEFINED> instruction: 0xf9a6f7ff
    5584:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5588:	rsbhi	pc, r9, #0
    558c:	blcs	1fc20 <strspn@plt+0x1e1c4>
    5590:	cfldrdge	mvd15, [r6, #-508]	; 0xfffffe04
    5594:	blcs	23a28 <strspn@plt+0x21fcc>
    5598:	cfldrdge	mvd15, [r2, #-508]	; 0xfffffe04
    559c:	blcs	9f830 <strspn@plt+0x9ddd4>
    55a0:	stclge	7, cr15, [lr, #-252]	; 0xffffff04
    55a4:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    55a8:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55ac:	blls	1bead4 <strspn@plt+0x1bd078>
    55b0:	bleq	f419ec <strspn@plt+0xf3ff90>
    55b4:	andge	pc, r0, sp, asr #17
    55b8:	adcscs	r4, r3, #64, 12	; 0x4000000
    55bc:	movwls	r4, #5689	; 0x1639
    55c0:			; <UNDEFINED> instruction: 0xf8cd6963
    55c4:			; <UNDEFINED> instruction: 0xf7ffb008
    55c8:	strmi	pc, [r6], -r3, lsl #19
    55cc:			; <UNDEFINED> instruction: 0xf0002800
    55d0:	stmibvs	r3!, {r0, r2, r3, r6, r8, pc}
    55d4:			; <UNDEFINED> instruction: 0xf47f2b00
    55d8:	stmdbvc	r3!, {r0, r1, r4, r5, r8, sl, fp, sp, pc}
    55dc:			; <UNDEFINED> instruction: 0xf47f2b00
    55e0:	stmiavs	r3!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, pc}
    55e4:			; <UNDEFINED> instruction: 0xf73f2b02
    55e8:	stmdami	r5, {r0, r1, r3, r5, r8, sl, fp, sp, pc}^
    55ec:			; <UNDEFINED> instruction: 0xf7fc4478
    55f0:	str	lr, [r5, #-2392]!	; 0xfffff6a8
    55f4:			; <UNDEFINED> instruction: 0xf0402d00
    55f8:	blls	1a6388 <strspn@plt+0x1a492c>
    55fc:	bleq	f41a38 <strspn@plt+0xf3ffdc>
    5600:	andge	pc, r0, sp, asr #17
    5604:	addscs	r4, r1, #64, 12	; 0x4000000
    5608:	movwls	r4, #5689	; 0x1639
    560c:			; <UNDEFINED> instruction: 0xf8cd6963
    5610:			; <UNDEFINED> instruction: 0xf7ffb008
    5614:			; <UNDEFINED> instruction: 0x4606f95d
    5618:			; <UNDEFINED> instruction: 0xf47f2800
    561c:	stmibvs	r6!, {r0, r4, r8, sl, fp, sp, pc}
    5620:			; <UNDEFINED> instruction: 0xf0002e00
    5624:			; <UNDEFINED> instruction: 0xf8db853c
    5628:	blcs	11630 <strspn@plt+0xfbd4>
    562c:	ldclge	7, cr15, [r5, #-508]	; 0xfffffe04
    5630:	vaddne.f64	d19, d12, d1
    5634:			; <UNDEFINED> instruction: 0xf814441f
    5638:			; <UNDEFINED> instruction: 0xf7fc0f01
    563c:	adcmi	lr, r7, #136, 18	; 0x220000
    5640:	strb	sp, [sl, #-505]	; 0xfffffe07
    5644:			; <UNDEFINED> instruction: 0xf10d9b06
    5648:			; <UNDEFINED> instruction: 0xf8cd0b3c
    564c:	strbmi	sl, [r0], -r0
    5650:			; <UNDEFINED> instruction: 0x463922b6
    5654:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    5658:	andlt	pc, r8, sp, asr #17
    565c:			; <UNDEFINED> instruction: 0xf938f7ff
    5660:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5664:	bichi	pc, r3, r0
    5668:	blcs	1fcfc <strspn@plt+0x1e2a0>
    566c:	cfstrdge	mvd15, [r8], #508	; 0x1fc
    5670:	blcs	23b04 <strspn@plt+0x220a8>
    5674:	cfstrdge	mvd15, [r4], #508	; 0x1fc
    5678:	blcs	9f90c <strspn@plt+0x9deb0>
    567c:	stclge	7, cr15, [r0], #252	; 0xfc
    5680:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    5684:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5688:	blls	1be9f8 <strspn@plt+0x1bcf9c>
    568c:	bleq	f41ac8 <strspn@plt+0xf4006c>
    5690:	andge	pc, r0, sp, asr #17
    5694:	adcscs	r4, r7, #64, 12	; 0x4000000
    5698:	movwls	r4, #5689	; 0x1639
    569c:			; <UNDEFINED> instruction: 0xf8cd6963
    56a0:			; <UNDEFINED> instruction: 0xf7ffb008
    56a4:			; <UNDEFINED> instruction: 0x4606f915
    56a8:			; <UNDEFINED> instruction: 0xf0002800
    56ac:	stmibvs	r3!, {r2, r5, r7, r9, pc}
    56b0:			; <UNDEFINED> instruction: 0xf47f2b00
    56b4:	stmdbvc	r3!, {r0, r2, r6, r7, sl, fp, sp, pc}
    56b8:			; <UNDEFINED> instruction: 0xf47f2b00
    56bc:	stmiavs	r3!, {r0, r6, r7, sl, fp, sp, pc}
    56c0:			; <UNDEFINED> instruction: 0xf73f2b02
    56c4:	ldmdami	r0, {r0, r2, r3, r4, r5, r7, sl, fp, sp, pc}
    56c8:			; <UNDEFINED> instruction: 0xf7fc4478
    56cc:	ldrt	lr, [r7], #2282	; 0x8ea
    56d0:	andeq	lr, r1, r8, lsl #5
    56d4:	andeq	r0, r0, r4, lsl #2
    56d8:	andeq	lr, r1, lr, ror #4
    56dc:	andeq	r0, r0, r4, lsr #2
    56e0:	andeq	sp, r1, ip, lsl #29
    56e4:	andeq	r7, r0, r6, ror #10
    56e8:	andeq	r7, r0, ip, ror #10
    56ec:	andeq	r8, r0, r8, lsr #3
    56f0:	andeq	r8, r0, lr, asr r4
    56f4:	andeq	r8, r0, r8, lsr r7
    56f8:	andeq	r8, r0, sl, lsl #19
    56fc:	andeq	r8, r0, r6, lsr #7
    5700:	andeq	r8, r0, r8, ror #8
    5704:	andeq	r8, r0, lr, lsl r8
    5708:	ldrdeq	r8, [r0], -r4
    570c:			; <UNDEFINED> instruction: 0xf0402d00
    5710:	blls	1a61f0 <strspn@plt+0x1a4794>
    5714:	bleq	f41b50 <strspn@plt+0xf400f4>
    5718:	andge	pc, r0, sp, asr #17
    571c:	addcs	r4, sp, #64, 12	; 0x4000000
    5720:	movwls	r4, #5689	; 0x1639
    5724:			; <UNDEFINED> instruction: 0xf8cd6963
    5728:			; <UNDEFINED> instruction: 0xf7ffb008
    572c:			; <UNDEFINED> instruction: 0x4606f8d1
    5730:			; <UNDEFINED> instruction: 0xf47f2800
    5734:	stmibvs	r6!, {r0, r2, r7, sl, fp, sp, pc}
    5738:			; <UNDEFINED> instruction: 0xf0002e00
    573c:			; <UNDEFINED> instruction: 0xf8db8431
    5740:	blcs	11748 <strspn@plt+0xfcec>
    5744:	stclge	7, cr15, [r9], {127}	; 0x7f
    5748:	vaddne.f64	d19, d12, d1
    574c:			; <UNDEFINED> instruction: 0xf814441f
    5750:			; <UNDEFINED> instruction: 0xf7fc0f01
    5754:	adcmi	lr, r7, #252, 16	; 0xfc0000
    5758:	ldrt	sp, [lr], #505	; 0x1f9
    575c:			; <UNDEFINED> instruction: 0xf0402d00
    5760:	blls	1a61b8 <strspn@plt+0x1a475c>
    5764:	bleq	f41ba0 <strspn@plt+0xf40144>
    5768:	andge	pc, r0, sp, asr #17
    576c:	addscs	r4, r0, #64, 12	; 0x4000000
    5770:	movwls	r4, #5689	; 0x1639
    5774:			; <UNDEFINED> instruction: 0xf8cd6963
    5778:			; <UNDEFINED> instruction: 0xf7ffb008
    577c:	strmi	pc, [r6], -r9, lsr #17
    5780:			; <UNDEFINED> instruction: 0xf47f2800
    5784:	stmibvs	r6!, {r0, r2, r3, r4, r6, sl, fp, sp, pc}
    5788:			; <UNDEFINED> instruction: 0xf0012e00
    578c:			; <UNDEFINED> instruction: 0xf8db8266
    5790:	blcs	11798 <strspn@plt+0xfd3c>
    5794:	stcge	7, cr15, [r1], #508	; 0x1fc
    5798:	vaddne.f64	d19, d12, d1
    579c:			; <UNDEFINED> instruction: 0xf814441f
    57a0:			; <UNDEFINED> instruction: 0xf7fc0f01
    57a4:	adcmi	lr, r7, #212, 16	; 0xd40000
    57a8:	ldr	sp, [r6], #505	; 0x1f9
    57ac:			; <UNDEFINED> instruction: 0xf0402d00
    57b0:	blls	1a62ac <strspn@plt+0x1a4850>
    57b4:	bleq	f41bf0 <strspn@plt+0xf40194>
    57b8:	andge	pc, r0, sp, asr #17
    57bc:	addscs	r4, r2, #64, 12	; 0x4000000
    57c0:	movwls	r4, #5689	; 0x1639
    57c4:			; <UNDEFINED> instruction: 0xf8cd6963
    57c8:			; <UNDEFINED> instruction: 0xf7ffb008
    57cc:	strmi	pc, [r6], -r1, lsl #17
    57d0:			; <UNDEFINED> instruction: 0xf47f2800
    57d4:	stmibvs	r6!, {r0, r2, r4, r5, sl, fp, sp, pc}
    57d8:			; <UNDEFINED> instruction: 0xf0002e00
    57dc:			; <UNDEFINED> instruction: 0xf8db84cd
    57e0:	blcs	117e8 <strspn@plt+0xfd8c>
    57e4:	ldclge	7, cr15, [r9], #-508	; 0xfffffe04
    57e8:	vaddne.f64	d19, d12, d1
    57ec:			; <UNDEFINED> instruction: 0xf814441f
    57f0:			; <UNDEFINED> instruction: 0xf7fc0f01
    57f4:	adcmi	lr, r7, #172, 16	; 0xac0000
    57f8:	strbt	sp, [lr], #-505	; 0xfffffe07
    57fc:	svceq	0x0000f1b8
    5800:	addshi	pc, sl, #192, 4
    5804:	vstrcs.16	s12, [r0, #-202]	; 0xffffff36	; <UNPREDICTABLE>
    5808:	stmiavc	r3!, {r2, sl, fp, ip, lr, pc}^
    580c:	svclt	0x00142b00
    5810:	strcs	r2, [r4, #-1532]!	; 0xfffffa04
    5814:	andcs	r9, r0, #98304	; 0x18000
    5818:	strbmi	r7, [r0], -r3, lsr #18
    581c:			; <UNDEFINED> instruction: 0xf10d263c
    5820:			; <UNDEFINED> instruction: 0xf0830840
    5824:	tstls	r4, r1, lsl #6
    5828:	ldrmi	r9, [r1], -r3, lsl #6
    582c:	ldrtmi	r9, [fp], -r1, lsl #12
    5830:			; <UNDEFINED> instruction: 0xf8cd9500
    5834:			; <UNDEFINED> instruction: 0xf7fb8008
    5838:			; <UNDEFINED> instruction: 0x4606efb0
    583c:			; <UNDEFINED> instruction: 0xf47f2800
    5840:			; <UNDEFINED> instruction: 0xf8d8abff
    5844:	stmibvs	r6!, {ip, sp}
    5848:	vmlscs.f32	s2, s1, s27
    584c:	rsbshi	pc, r9, #0
    5850:	svclt	0x00c42d00
    5854:	ldrbcc	pc, [pc, r7, lsl #2]!	; <UNPREDICTABLE>
    5858:			; <UNDEFINED> instruction: 0xf77f19ed
    585c:			; <UNDEFINED> instruction: 0xf817ac3e
    5860:			; <UNDEFINED> instruction: 0xf7fc0f01
    5864:	adcsmi	lr, sp, #116, 16	; 0x740000
    5868:	ldrt	sp, [r6], #-505	; 0xfffffe07
    586c:	bls	1ec49c <strspn@plt+0x1eaa40>
    5870:	andhi	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    5874:	ldmdaeq	pc, {r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
    5878:	stmibvs	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    587c:			; <UNDEFINED> instruction: 0xf0002b00
    5880:			; <UNDEFINED> instruction: 0xf8db8320
    5884:	blcs	1188c <strspn@plt+0xfe30>
    5888:	stcge	7, cr15, [r7], #-508	; 0xfffffe04
    588c:	vaddne.f64	d19, d12, d1
    5890:			; <UNDEFINED> instruction: 0xf814441f
    5894:			; <UNDEFINED> instruction: 0xf7fc0f01
    5898:	adcmi	lr, r7, #5898240	; 0x5a0000
    589c:	ldr	sp, [ip], #-505	; 0xfffffe07
    58a0:	svceq	0x0014f1b8
    58a4:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    58a8:	bleq	4818d0 <strspn@plt+0x47fe74>
    58ac:			; <UNDEFINED> instruction: 0x17111717
    58b0:	smladne	fp, r7, r1, r1
    58b4:			; <UNDEFINED> instruction: 0x17171717
    58b8:			; <UNDEFINED> instruction: 0x17171717
    58bc:	andseq	r1, r1, r7, lsl r7
    58c0:	bleq	e43c44 <strspn@plt+0xe421e8>
    58c4:			; <UNDEFINED> instruction: 0xf7fb4478
    58c8:	ldrb	lr, [r6, ip, ror #31]
    58cc:	bleq	c43c50 <strspn@plt+0xc421f4>
    58d0:			; <UNDEFINED> instruction: 0xf7fb4478
    58d4:	ldrb	lr, [r0, r6, ror #31]
    58d8:	blne	a43c5c <strspn@plt+0xa42200>
    58dc:	adcscs	r4, r3, #70254592	; 0x4300000
    58e0:	ldrbtmi	r2, [r9], #-1
    58e4:	ldmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58e8:	bicslt	lr, r5, r7, asr #15
    58ec:	bls	1ec51c <strspn@plt+0x1eaac0>
    58f0:			; <UNDEFINED> instruction: 0xf0035c9b
    58f4:	blcs	506578 <strspn@plt+0x504b1c>
    58f8:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    58fc:	stccs	0, cr15, [r6], #-12
    5900:	bleq	988534 <strspn@plt+0x986ad8>
    5904:	bleq	b0f138 <strspn@plt+0xb0d6dc>
    5908:	bleq	2c853c <strspn@plt+0x2c6ae0>
    590c:	andcc	r0, fp, #11264	; 0x2c00
    5910:	eoreq	r0, r6, fp, lsl #22
    5914:	bne	ffc43c98 <strspn@plt+0xffc4223c>
    5918:			; <UNDEFINED> instruction: 0x200122b0
    591c:			; <UNDEFINED> instruction: 0xf7fc4479
    5920:	stmibvs	r6!, {r1, r2, r3, r4, fp, sp, lr, pc}
    5924:			; <UNDEFINED> instruction: 0xf0012e00
    5928:			; <UNDEFINED> instruction: 0xf8db8216
    592c:	blcs	11934 <strspn@plt+0xfed8>
    5930:	blge	ff503734 <strspn@plt+0xff501cd8>
    5934:	vaddne.f64	d19, d12, d1
    5938:			; <UNDEFINED> instruction: 0xf814441f
    593c:			; <UNDEFINED> instruction: 0xf7fc0f01
    5940:	adcmi	lr, r7, #393216	; 0x60000
    5944:			; <UNDEFINED> instruction: 0xf7ffd1f9
    5948:			; <UNDEFINED> instruction: 0xf8dfbbc8
    594c:	ldrbtmi	r0, [r8], #-2752	; 0xfffff540
    5950:	svc	0x00a6f7fb
    5954:			; <UNDEFINED> instruction: 0xf8dfe7e5
    5958:	ldrbtmi	r0, [r8], #-2744	; 0xfffff548
    595c:	svc	0x00a0f7fb
    5960:			; <UNDEFINED> instruction: 0xf8dfe7df
    5964:	ldrbtmi	r0, [r8], #-2736	; 0xfffff550
    5968:	svc	0x009af7fb
    596c:	blls	2bf8d8 <strspn@plt+0x2bde7c>
    5970:			; <UNDEFINED> instruction: 0xf8139a07
    5974:			; <UNDEFINED> instruction: 0xf0088002
    5978:	ldmiblt	sp, {r0, r1, r2, r3, r4, fp}
    597c:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    5980:	ldrhi	pc, [r2, #-0]
    5984:	ldrdcc	pc, [r0], -fp
    5988:			; <UNDEFINED> instruction: 0xf77f2b00
    598c:	blcc	7082c <strspn@plt+0x6edd0>
    5990:	ldrmi	r1, [pc], #-3708	; 5998 <strspn@plt+0x3f3c>
    5994:	svceq	0x0001f814
    5998:	svc	0x00d8f7fb
    599c:	mvnsle	r4, r7, lsr #5
    59a0:	bllt	fe7039a4 <strspn@plt+0xfe701f48>
    59a4:	svceq	0x0014f1b8
    59a8:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    59ac:	bleq	4819d4 <strspn@plt+0x47ff78>
    59b0:			; <UNDEFINED> instruction: 0x17111717
    59b4:	smladne	fp, r7, r1, r1
    59b8:			; <UNDEFINED> instruction: 0x17171717
    59bc:			; <UNDEFINED> instruction: 0x17171717
    59c0:	andseq	r1, r1, r7, lsl r7
    59c4:	beq	1443d48 <strspn@plt+0x14422ec>
    59c8:			; <UNDEFINED> instruction: 0xf7fb4478
    59cc:	ldrb	lr, [r5, sl, ror #30]
    59d0:	beq	1243d54 <strspn@plt+0x12422f8>
    59d4:			; <UNDEFINED> instruction: 0xf7fb4478
    59d8:	strb	lr, [pc, r4, ror #30]
    59dc:	bne	1043d60 <strspn@plt+0x1042304>
    59e0:	adcscs	r4, r4, #70254592	; 0x4300000
    59e4:	ldrbtmi	r2, [r9], #-1
    59e8:	svc	0x00b8f7fb
    59ec:	blls	2bf90c <strspn@plt+0x2bdeb0>
    59f0:	vldmiapl	lr, {s18-s24}
    59f4:	ldreq	pc, [pc], -r6
    59f8:	stmibvs	r3!, {r0, r2, r3, r4, r7, r8, fp, ip, sp, pc}
    59fc:			; <UNDEFINED> instruction: 0xf0002b00
    5a00:			; <UNDEFINED> instruction: 0xf8db8685
    5a04:	blcs	11a0c <strspn@plt+0xffb0>
    5a08:	blge	1a0380c <strspn@plt+0x1a01db0>
    5a0c:	vaddne.f64	d19, d12, d1
    5a10:			; <UNDEFINED> instruction: 0xf814441f
    5a14:			; <UNDEFINED> instruction: 0xf7fb0f01
    5a18:	adcmi	lr, r7, #616	; 0x268
    5a1c:			; <UNDEFINED> instruction: 0xf7ffd1f9
    5a20:			; <UNDEFINED> instruction: 0x2e14bb5c
    5a24:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5a28:	tstne	fp, r6	; <UNPREDICTABLE>
    5a2c:	tstne	fp, r1, lsl r1
    5a30:	tstne	r1, r1, lsl fp
    5a34:	tstne	r1, r1, lsl r1
    5a38:	tstne	r1, r1, lsl r1
    5a3c:	andeq	r1, fp, r1, lsl r1
    5a40:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5a44:			; <UNDEFINED> instruction: 0xf7fb4478
    5a48:	ldrb	lr, [r6, ip, lsr #30]
    5a4c:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5a50:	adcscs	r4, r6, #53477376	; 0x3300000
    5a54:	ldrbtmi	r2, [r9], #-1
    5a58:	svc	0x0080f7fb
    5a5c:	blls	2bf998 <strspn@plt+0x2bdf3c>
    5a60:			; <UNDEFINED> instruction: 0xf8139a07
    5a64:			; <UNDEFINED> instruction: 0xf0088002
    5a68:	ldmiblt	sp, {r0, r1, r2, r3, r4, fp}
    5a6c:	blcs	20100 <strspn@plt+0x1e6a4>
    5a70:	strbhi	pc, [r9, #0]!	; <UNPREDICTABLE>
    5a74:	ldrdcc	pc, [r0], -fp
    5a78:			; <UNDEFINED> instruction: 0xf77f2b00
    5a7c:	blcc	7073c <strspn@plt+0x6ece0>
    5a80:	ldrmi	r1, [pc], #-3708	; 5a88 <strspn@plt+0x402c>
    5a84:	svceq	0x0001f814
    5a88:	svc	0x0060f7fb
    5a8c:	mvnsle	r4, r7, lsr #5
    5a90:	bllt	903a94 <strspn@plt+0x902038>
    5a94:	svceq	0x0014f1b8
    5a98:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5a9c:	bleq	481ac4 <strspn@plt+0x480068>
    5aa0:			; <UNDEFINED> instruction: 0x17111717
    5aa4:	smladne	fp, r7, r1, r1
    5aa8:			; <UNDEFINED> instruction: 0x17171717
    5aac:			; <UNDEFINED> instruction: 0x17171717
    5ab0:	andseq	r1, r1, r7, lsl r7
    5ab4:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5ab8:			; <UNDEFINED> instruction: 0xf7fb4478
    5abc:			; <UNDEFINED> instruction: 0xe7d5eef2
    5ac0:	stmdbeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5ac4:			; <UNDEFINED> instruction: 0xf7fb4478
    5ac8:	strb	lr, [pc, ip, ror #29]
    5acc:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5ad0:	adcscs	r4, r2, #70254592	; 0x4300000
    5ad4:	ldrbtmi	r2, [r9], #-1
    5ad8:	svc	0x0040f7fb
    5adc:	blls	2bf9fc <strspn@plt+0x2bdfa0>
    5ae0:			; <UNDEFINED> instruction: 0xf8139a07
    5ae4:			; <UNDEFINED> instruction: 0xf0088002
    5ae8:	ldmiblt	sp, {r0, r1, r2, r3, r4, fp}
    5aec:	blcs	20180 <strspn@plt+0x1e724>
    5af0:	ldrbhi	pc, [lr], -r0	; <UNPREDICTABLE>
    5af4:	ldrdcc	pc, [r0], -fp
    5af8:			; <UNDEFINED> instruction: 0xf77f2b00
    5afc:	blcc	706bc <strspn@plt+0x6ec60>
    5b00:	ldrmi	r1, [pc], #-3708	; 5b08 <strspn@plt+0x40ac>
    5b04:	svceq	0x0001f814
    5b08:	svc	0x0020f7fb
    5b0c:	mvnsle	r4, r7, lsr #5
    5b10:	blt	ff903b14 <strspn@plt+0xff9020b8>
    5b14:	svceq	0x0014f1b8
    5b18:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5b1c:	ldrne	pc, [sp, -r8]
    5b20:	tstcs	sp, #-1946157056	; 0x8c000000
    5b24:	tstcs	r7, #2240	; 0x8c0
    5b28:			; <UNDEFINED> instruction: 0x23232323
    5b2c:			; <UNDEFINED> instruction: 0x11232323
    5b30:	andseq	r2, sp, fp, lsl #6
    5b34:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5b38:			; <UNDEFINED> instruction: 0xf7fb4478
    5b3c:			; <UNDEFINED> instruction: 0xe7d5eeb2
    5b40:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5b44:			; <UNDEFINED> instruction: 0xf7fb4478
    5b48:	strb	lr, [pc, ip, lsr #29]
    5b4c:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5b50:			; <UNDEFINED> instruction: 0xf7fb4478
    5b54:	strb	lr, [r9, r6, lsr #29]
    5b58:	stmiaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5b5c:			; <UNDEFINED> instruction: 0xf7fb4478
    5b60:	strb	lr, [r3, r0, lsr #29]
    5b64:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5b68:	adcscs	r4, r1, #70254592	; 0x4300000
    5b6c:	ldrbtmi	r2, [r9], #-1
    5b70:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    5b74:	blls	2bfa64 <strspn@plt+0x2be008>
    5b78:			; <UNDEFINED> instruction: 0xf8139a07
    5b7c:			; <UNDEFINED> instruction: 0xf0088002
    5b80:	ldmiblt	sp, {r0, r1, r2, r3, r4, fp}
    5b84:	vmlacs.f16	s12, s1, s13	; <UNPREDICTABLE>
    5b88:	ldrbthi	pc, [r2], r0	; <UNPREDICTABLE>
    5b8c:	ldrdcc	pc, [r0], -fp
    5b90:			; <UNDEFINED> instruction: 0xf77f2b00
    5b94:	blcc	70624 <strspn@plt+0x6ebc8>
    5b98:	ldrmi	r1, [pc], #-3708	; 5ba0 <strspn@plt+0x4144>
    5b9c:	svceq	0x0001f814
    5ba0:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    5ba4:	mvnsle	r4, r7, lsr #5
    5ba8:	blt	fe603bac <strspn@plt+0xfe602150>
    5bac:	svceq	0x0014f1b8
    5bb0:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5bb4:	bleq	481bdc <strspn@plt+0x480180>
    5bb8:			; <UNDEFINED> instruction: 0x17111717
    5bbc:	smladne	fp, r7, r1, r1
    5bc0:			; <UNDEFINED> instruction: 0x17171717
    5bc4:			; <UNDEFINED> instruction: 0x17171717
    5bc8:	andseq	r1, r1, r7, lsl r7
    5bcc:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5bd0:			; <UNDEFINED> instruction: 0xf7fb4478
    5bd4:	ldrb	lr, [r5, r6, ror #28]
    5bd8:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5bdc:			; <UNDEFINED> instruction: 0xf7fb4478
    5be0:	strb	lr, [pc, r0, ror #28]
    5be4:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5be8:	adcscs	r4, r5, #70254592	; 0x4300000
    5bec:	ldrbtmi	r2, [r9], #-1
    5bf0:	mrc	7, 5, APSR_nzcv, cr4, cr11, {7}
    5bf4:	bicslt	lr, r5, r6, asr #15
    5bf8:	bls	1ec828 <strspn@plt+0x1eadcc>
    5bfc:			; <UNDEFINED> instruction: 0xf0035c9b
    5c00:	blcs	506884 <strspn@plt+0x504e28>
    5c04:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5c08:	bleq	9c1c1c <strspn@plt+0x9c01c0>
    5c0c:	bleq	988840 <strspn@plt+0x986de4>
    5c10:	bleq	2cf444 <strspn@plt+0x2cd9e8>
    5c14:	bleq	2c8848 <strspn@plt+0x2c6dec>
    5c18:	bleq	2c884c <strspn@plt+0x2c6df0>
    5c1c:	eoreq	r0, r6, fp, lsl #22
    5c20:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5c24:			; <UNDEFINED> instruction: 0x200122b7
    5c28:			; <UNDEFINED> instruction: 0xf7fb4479
    5c2c:	stmibvs	r6!, {r3, r4, r7, r9, sl, fp, sp, lr, pc}
    5c30:			; <UNDEFINED> instruction: 0xf0002e00
    5c34:			; <UNDEFINED> instruction: 0xf8db8784
    5c38:	blcs	11c40 <strspn@plt+0x101e4>
    5c3c:	bge	1383a40 <strspn@plt+0x1381fe4>
    5c40:	vaddne.f64	d19, d12, d1
    5c44:			; <UNDEFINED> instruction: 0xf814441f
    5c48:			; <UNDEFINED> instruction: 0xf7fb0f01
    5c4c:	adcmi	lr, r7, #128, 28	; 0x800
    5c50:			; <UNDEFINED> instruction: 0xf7ffd1f9
    5c54:			; <UNDEFINED> instruction: 0xf8dfba42
    5c58:	ldrbtmi	r0, [r8], #-2052	; 0xfffff7fc
    5c5c:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5c60:			; <UNDEFINED> instruction: 0xf8dfe7e5
    5c64:	ldrbtmi	r0, [r8], #-2044	; 0xfffff804
    5c68:	mrc	7, 0, APSR_nzcv, cr10, cr11, {7}
    5c6c:	bllt	903c70 <strspn@plt+0x902214>
    5c70:	ubfxeq	pc, pc, #17, #17
    5c74:			; <UNDEFINED> instruction: 0xf7fb4478
    5c78:			; <UNDEFINED> instruction: 0xf7ffee14
    5c7c:			; <UNDEFINED> instruction: 0xf8dfbb44
    5c80:	ldrbtmi	r0, [r8], #-2024	; 0xfffff818
    5c84:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    5c88:			; <UNDEFINED> instruction: 0xf8dfe543
    5c8c:	ldrbtmi	r0, [r8], #-2016	; 0xfffff820
    5c90:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5c94:			; <UNDEFINED> instruction: 0xf8dfe565
    5c98:	ldrbtmi	r0, [r8], #-2008	; 0xfffff828
    5c9c:	mcr	7, 0, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5ca0:	bllt	1943ca4 <strspn@plt+0x1942248>
    5ca4:			; <UNDEFINED> instruction: 0x07ccf8df
    5ca8:			; <UNDEFINED> instruction: 0xf7fb4478
    5cac:	ldrt	lr, [r9], #-3578	; 0xfffff206
    5cb0:			; <UNDEFINED> instruction: 0x07c4f8df
    5cb4:			; <UNDEFINED> instruction: 0xf7fb4478
    5cb8:			; <UNDEFINED> instruction: 0xf7ffedf4
    5cbc:			; <UNDEFINED> instruction: 0xf8dfbbc5
    5cc0:	ldrbtmi	r0, [r8], #-1980	; 0xfffff844
    5cc4:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    5cc8:			; <UNDEFINED> instruction: 0xf8dfe497
    5ccc:	ldrbtmi	r0, [r8], #-1972	; 0xfffff84c
    5cd0:	stcl	7, cr15, [r6, #1004]!	; 0x3ec
    5cd4:	blt	ff203cd8 <strspn@plt+0xff20227c>
    5cd8:	sbfxeq	pc, pc, #17, #9
    5cdc:			; <UNDEFINED> instruction: 0xf7fb4478
    5ce0:			; <UNDEFINED> instruction: 0xf7ffede0
    5ce4:			; <UNDEFINED> instruction: 0xf8dfba73
    5ce8:	ldrbtmi	r0, [r8], #-1952	; 0xfffff860
    5cec:	ldcl	7, cr15, [r8, #1004]	; 0x3ec
    5cf0:	blt	7c3cf4 <strspn@plt+0x7c2298>
    5cf4:			; <UNDEFINED> instruction: 0x0794f8df
    5cf8:			; <UNDEFINED> instruction: 0xf7fb4478
    5cfc:			; <UNDEFINED> instruction: 0xf7ffedd2
    5d00:			; <UNDEFINED> instruction: 0xf8dfb9ca
    5d04:	ldrbtmi	r0, [r8], #-1932	; 0xfffff874
    5d08:	stcl	7, cr15, [sl, #1004]	; 0x3ec
    5d0c:	blt	e03d10 <strspn@plt+0xe022b4>
    5d10:			; <UNDEFINED> instruction: 0x0780f8df
    5d14:			; <UNDEFINED> instruction: 0xf7fb4478
    5d18:			; <UNDEFINED> instruction: 0xf7ffedc4
    5d1c:			; <UNDEFINED> instruction: 0xf8dfba7c
    5d20:	ldrbtmi	r0, [r8], #-1912	; 0xfffff888
    5d24:	ldc	7, cr15, [ip, #1004]!	; 0x3ec
    5d28:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d2c:			; <UNDEFINED> instruction: 0x076cf8df
    5d30:			; <UNDEFINED> instruction: 0xf7fb4478
    5d34:	ldr	lr, [ip, #-3510]!	; 0xfffff24a
    5d38:	stmibvs	r6!, {r9, sp}
    5d3c:	andsls	r6, r0, #1654784	; 0x194000
    5d40:	stmiavs	r2!, {r0, r1, r7, r8, sl, sp, lr, pc}
    5d44:			; <UNDEFINED> instruction: 0xf0012a00
    5d48:	stmdbvc	r3!, {r0, r2, r4, r6, r9, pc}
    5d4c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    5d50:	svclt	0x00cc2a02
    5d54:			; <UNDEFINED> instruction: 0xf0032300
    5d58:	blcs	6964 <strspn@plt+0x4f08>
    5d5c:	ldrbhi	pc, [r2], r1, asr #32	; <UNPREDICTABLE>
    5d60:	strtmi	r3, [r9], -r1, lsl #20
    5d64:	svclt	0x00184638
    5d68:	rscscc	pc, pc, #79	; 0x4f
    5d6c:	stc	7, cr15, [r4, #1004]	; 0x3ec
    5d70:	stmdblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d74:	ldrdne	pc, [r0], -fp
    5d78:	svcvc	0x000ff5b1
    5d7c:	adcshi	pc, r1, r1, lsl #5
    5d80:			; <UNDEFINED> instruction: 0x071cf8df
    5d84:			; <UNDEFINED> instruction: 0xf7fb4478
    5d88:			; <UNDEFINED> instruction: 0xf7ffed4c
    5d8c:	blls	1b42f8 <strspn@plt+0x1b289c>
    5d90:	svclt	0x000c2b00
    5d94:			; <UNDEFINED> instruction: 0xf049464b
    5d98:	blcs	69a4 <strspn@plt+0x4f48>
    5d9c:	strbthi	pc, [lr], #65	; 0x41	; <UNPREDICTABLE>
    5da0:			; <UNDEFINED> instruction: 0xf8db68a2
    5da4:	bcs	89dac <strspn@plt+0x88350>
    5da8:	movwcs	fp, #4052	; 0xfd4
    5dac:	bcs	4e9b8 <strspn@plt+0x4cf5c>
    5db0:			; <UNDEFINED> instruction: 0xf043bf08
    5db4:	blcs	69c0 <strspn@plt+0x4f64>
    5db8:	orrhi	pc, r6, #65	; 0x41
    5dbc:	vmls.i8	d18, d1, d3
    5dc0:			; <UNDEFINED> instruction: 0xf1b18732
    5dc4:			; <UNDEFINED> instruction: 0xf1070b04
    5dc8:			; <UNDEFINED> instruction: 0xf43f0904
    5dcc:	ldrmi	sl, [sl], r6, lsl #19
    5dd0:			; <UNDEFINED> instruction: 0x36d0f8df
    5dd4:			; <UNDEFINED> instruction: 0x76d0f8df
    5dd8:			; <UNDEFINED> instruction: 0x9607447b
    5ddc:	mcr	4, 0, r4, cr8, cr15, {3}
    5de0:			; <UNDEFINED> instruction: 0xf8df3a10
    5de4:	ldrbtmi	r3, [fp], #-1736	; 0xfffff938
    5de8:	bcc	fe441610 <strspn@plt+0xfe43fbb4>
    5dec:			; <UNDEFINED> instruction: 0xf8dfe03d
    5df0:	smlabtls	r6, r0, r6, r0
    5df4:			; <UNDEFINED> instruction: 0xf7fb4478
    5df8:	stmdbls	r6, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    5dfc:	strmi	r2, [r8], -r1, lsl #4
    5e00:			; <UNDEFINED> instruction: 0xf7fb4631
    5e04:	bl	2812f4 <strspn@plt+0x27f898>
    5e08:	ldmdbhi	sl, {r1, r2, r8, r9}^
    5e0c:	blx	57475c <strspn@plt+0x572d00>
    5e10:	addslt	pc, r5, #134217730	; 0x8000002
    5e14:	ldrmi	r3, [fp, #771]	; 0x303
    5e18:	strthi	pc, [r5], -r1, asr #6
    5e1c:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, sp, pc}
    5e20:	tsteq	ip, r6, lsl #2	; <UNPREDICTABLE>
    5e24:	blcs	56f50 <strspn@plt+0x554f4>
    5e28:	strbhi	pc, [sp, r0, lsl #6]	; <UNPREDICTABLE>
    5e2c:			; <UNDEFINED> instruction: 0xf0837923
    5e30:	cdpcs	3, 0, cr0, cr0, cr1, {0}
    5e34:	ldrmi	fp, [lr], -ip, lsl #30
    5e38:	streq	pc, [r1], -r3, asr #32
    5e3c:			; <UNDEFINED> instruction: 0xf8dfb136
    5e40:	tstls	r6, r4, ror r6
    5e44:			; <UNDEFINED> instruction: 0xf7fb4478
    5e48:	stmdbls	r6, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    5e4c:			; <UNDEFINED> instruction: 0x0668f8df
    5e50:	strtmi	r2, [sl], -r1, lsl #6
    5e54:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    5e58:	blx	d43e58 <strspn@plt+0xd423fc>
    5e5c:	strtmi	r3, [r8], #1284	; 0x504
    5e60:	strbmi	r4, [r1], #1218	; 0x4c2
    5e64:			; <UNDEFINED> instruction: 0xf77f45d3
    5e68:			; <UNDEFINED> instruction: 0xf8b9a938
    5e6c:	ldrtmi	r2, [r9], -r2
    5e70:	blt	148de7c <strspn@plt+0x148c420>
    5e74:			; <UNDEFINED> instruction: 0xf7fbb292
    5e78:			; <UNDEFINED> instruction: 0xf8b9ed72
    5e7c:	blt	1d9de9c <strspn@plt+0x1d9c440>
    5e80:			; <UNDEFINED> instruction: 0xf106b2b6
    5e84:	bl	207eac <strspn@plt+0x206450>
    5e88:	strmi	r0, [fp, #1290]!	; 0x50a
    5e8c:	strbhi	pc, [r9, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    5e90:	adcsle	r2, r8, r0, lsl #28
    5e94:			; <UNDEFINED> instruction: 0xf10968a3
    5e98:	blcs	462c0 <strspn@plt+0x44864>
    5e9c:	blge	9fd140 <strspn@plt+0x9fb6e4>
    5ea0:	beq	441708 <strspn@plt+0x43fcac>
    5ea4:	addvs	pc, r0, #1325400064	; 0x4f000000
    5ea8:	movwcs	lr, #2509	; 0x9cd
    5eac:	movwcs	r4, #5682	; 0x1632
    5eb0:	stcl	7, cr15, [r8], {251}	; 0xfb
    5eb4:	bne	fe44171c <strspn@plt+0xfe43fcc0>
    5eb8:	andcs	r4, r1, r2, lsl #12
    5ebc:	stcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    5ec0:	blls	1bfd4c <strspn@plt+0x1be2f0>
    5ec4:	svclt	0x000c2b00
    5ec8:			; <UNDEFINED> instruction: 0xf049464b
    5ecc:	blcs	6ad8 <strspn@plt+0x507c>
    5ed0:	orrhi	pc, r4, #65	; 0x41
    5ed4:			; <UNDEFINED> instruction: 0xf8db68a6
    5ed8:	cdpcs	0, 0, cr4, cr0, cr0, {0}
    5edc:	cmnhi	r2, #65	; 0x41	; <UNPREDICTABLE>
    5ee0:	svceq	0x0014f1b8
    5ee4:	ldm	pc, {r0, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5ee8:	bleq	981f10 <strspn@plt+0x9804b4>
    5eec:	eorcc	r3, r5, r0, lsr r0
    5ef0:	andcc	r2, fp, r0, lsr r5
    5ef4:	eorscc	r3, r0, r0, lsr r0
    5ef8:	eorscc	r3, r0, r0, lsr r0
    5efc:	eoreq	r3, r5, r0, lsr r0
    5f00:	rscscs	sl, ip, #2496	; 0x9c0
    5f04:	strtmi	r2, [r8], -r0, lsl #2
    5f08:	ldc	7, cr15, [r8, #-1004]	; 0xfffffc14
    5f0c:	bcs	ffecdb9c <strspn@plt+0xffecc140>
    5f10:	tsteq	r4, r7, lsl #2	; <UNPREDICTABLE>
    5f14:			; <UNDEFINED> instruction: 0xf04f4628
    5f18:	svclt	0x00a803fc
    5f1c:			; <UNDEFINED> instruction: 0xf7fb22fb
    5f20:			; <UNDEFINED> instruction: 0xf8dfeca4
    5f24:			; <UNDEFINED> instruction: 0x462a1598
    5f28:	ldrbtmi	r2, [r9], #-1
    5f2c:	ldc	7, cr15, [r6, #-1004]	; 0xfffffc14
    5f30:	stmlt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f34:			; <UNDEFINED> instruction: 0xf3012c0f
    5f38:			; <UNDEFINED> instruction: 0xf8df867d
    5f3c:	strtmi	r0, [r1], -r4, lsl #11
    5f40:			; <UNDEFINED> instruction: 0xf7fb4478
    5f44:			; <UNDEFINED> instruction: 0xf7ffec6e
    5f48:			; <UNDEFINED> instruction: 0xf8dfb87b
    5f4c:			; <UNDEFINED> instruction: 0x46410578
    5f50:			; <UNDEFINED> instruction: 0xf7fb4478
    5f54:	strtmi	lr, [r1], -r6, ror #24
    5f58:	andcs	r4, r0, #56, 12	; 0x3800000
    5f5c:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    5f60:	stmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f64:	bcs	201f4 <strspn@plt+0x1e798>
    5f68:	strbhi	pc, [fp, r0]	; <UNPREDICTABLE>
    5f6c:			; <UNDEFINED> instruction: 0xf8db3a01
    5f70:	ldrtmi	r1, [r8], -r0
    5f74:			; <UNDEFINED> instruction: 0xf04fbf18
    5f78:			; <UNDEFINED> instruction: 0xf7fb32ff
    5f7c:			; <UNDEFINED> instruction: 0xf7ffec7e
    5f80:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, pc}
    5f84:			; <UNDEFINED> instruction: 0xf0012a00
    5f88:	bcc	65fd4 <strspn@plt+0x64578>
    5f8c:	ldrdne	pc, [r0], -fp
    5f90:	svclt	0x00184638
    5f94:	rscscc	pc, pc, #79	; 0x4f
    5f98:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    5f9c:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fa0:	blcs	2cbc0 <strspn@plt+0x2b164>
    5fa4:	strbmi	fp, [fp], -ip, lsl #30
    5fa8:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    5fac:			; <UNDEFINED> instruction: 0xf0412b00
    5fb0:			; <UNDEFINED> instruction: 0xf8d4834c
    5fb4:			; <UNDEFINED> instruction: 0xf8db9008
    5fb8:			; <UNDEFINED> instruction: 0xf1b91000
    5fbc:	svclt	0x00d40f02
    5fc0:	movwcs	r2, #4864	; 0x1300
    5fc4:	svceq	0x0001f1b9
    5fc8:			; <UNDEFINED> instruction: 0xf043bf08
    5fcc:	blcs	6bd8 <strspn@plt+0x517c>
    5fd0:	rschi	pc, sp, #65	; 0x41
    5fd4:	vmls.i8	d18, d1, d3
    5fd8:	svcne	0x000d8612
    5fdc:	streq	pc, [r4, -r7, lsl #2]
    5fe0:	ldmdage	fp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    5fe4:	vpadd.f32	d18, d1, d3
    5fe8:			; <UNDEFINED> instruction: 0xf644872c
    5fec:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    5ff0:	movwls	r0, #25442	; 0x6362
    5ff4:			; <UNDEFINED> instruction: 0xf8df2404
    5ff8:			; <UNDEFINED> instruction: 0xf8df34d0
    5ffc:	ldrbtmi	sl, [fp], #-1232	; 0xfffffb30
    6000:	ldrbtmi	r9, [sl], #1543	; 0x607
    6004:	mla	r4, fp, r6, r4
    6008:			; <UNDEFINED> instruction: 0x4651887b
    600c:	andcs	r7, r1, sl, lsr r8
    6010:	addslt	fp, lr, #372736	; 0x5b000
    6014:	stc	7, cr15, [r2], #1004	; 0x3ec
    6018:	svcvc	0x007af5b6
    601c:			; <UNDEFINED> instruction: 0xf0c0787a
    6020:			; <UNDEFINED> instruction: 0xf01286ce
    6024:			; <UNDEFINED> instruction: 0xf0400207
    6028:	bl	2e7d30 <strspn@plt+0x2e62d4>
    602c:			; <UNDEFINED> instruction: 0xf8df0c82
    6030:	ldrtmi	r1, [r2], -r0, lsr #9
    6034:			; <UNDEFINED> instruction: 0xf8dc2001
    6038:	ldrbtmi	r3, [r9], #-240	; 0xffffff10
    603c:	stc	7, cr15, [lr], {251}	; 0xfb
    6040:			; <UNDEFINED> instruction: 0xf10742a5
    6044:			; <UNDEFINED> instruction: 0xf77f0704
    6048:	strcc	sl, [r4], #-2120	; 0xfffff7b8
    604c:	vsubl.s8	q10, d17, d21
    6050:			; <UNDEFINED> instruction: 0xf1b9845a
    6054:	strtmi	r0, [r0], r2, lsl #30
    6058:	andcs	sp, r1, #-2147483595	; 0x80000035
    605c:	ldrtmi	r2, [r8], -r4, lsl #2
    6060:	stc	7, cr15, [sl], {251}	; 0xfb
    6064:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6068:			; <UNDEFINED> instruction: 0xf0012a01
    606c:	blls	2a7220 <strspn@plt+0x2a57c4>
    6070:	mrrcpl	9, 0, r9, sp, cr7	; <UNPREDICTABLE>
    6074:			; <UNDEFINED> instruction: 0xf0059b06
    6078:	blcs	80fc <strspn@plt+0x66a0>
    607c:	strbmi	fp, [fp], -ip, lsl #30
    6080:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    6084:			; <UNDEFINED> instruction: 0xf0412b00
    6088:	blls	1a70c8 <strspn@plt+0x1a566c>
    608c:	movwls	r4, #1592	; 0x638
    6090:			; <UNDEFINED> instruction: 0xf8db4643
    6094:			; <UNDEFINED> instruction: 0xf7fd1000
    6098:			; <UNDEFINED> instruction: 0xf7fef90f
    609c:	blls	1b5fe8 <strspn@plt+0x1b458c>
    60a0:	svclt	0x000c2b00
    60a4:			; <UNDEFINED> instruction: 0xf049464b
    60a8:	blcs	6cb4 <strspn@plt+0x5258>
    60ac:			; <UNDEFINED> instruction: 0x83b2f041
    60b0:			; <UNDEFINED> instruction: 0xf8db68a3
    60b4:	blcs	8a0bc <strspn@plt+0x88660>
    60b8:	movwls	r4, #26138	; 0x661a
    60bc:	strcs	fp, [r0, #-4052]	; 0xfffff02c
    60c0:	blcs	4f4cc <strspn@plt+0x4da70>
    60c4:			; <UNDEFINED> instruction: 0xf045bf08
    60c8:	cfstr32cs	mvfx0, [r0, #-4]
    60cc:	rsbhi	pc, r5, #65	; 0x41
    60d0:	vmls.i8	d18, d1, d3
    60d4:			; <UNDEFINED> instruction: 0xf1b1858d
    60d8:			; <UNDEFINED> instruction: 0xf1070a04
    60dc:			; <UNDEFINED> instruction: 0xf43e0704
    60e0:	blmi	fff320d8 <strspn@plt+0xfff3067c>
    60e4:	mvnslt	pc, #14614528	; 0xdf0000
    60e8:	ldrbtmi	r4, [fp], #1147	; 0x47b
    60ec:	bcc	441914 <strspn@plt+0x43feb8>
    60f0:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    60f4:	strcc	lr, [r7], -sp, asr #19
    60f8:	ldmvc	r9!, {r1, r4, sp, lr, pc}
    60fc:	tsteq	pc, r1	; <UNPREDICTABLE>
    6100:			; <UNDEFINED> instruction: 0xf0012906
    6104:	mnf<illegal precision>p	f0, #10.0
    6108:			; <UNDEFINED> instruction: 0xf7fb0a10
    610c:	andcs	lr, r1, #141312	; 0x22800
    6110:	ldrtmi	r4, [r8], -r1, asr #12
    6114:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
    6118:	strbmi	r4, [r7], #-1450	; 0xfffffa56
    611c:	svcge	0x00ddf77e
    6120:			; <UNDEFINED> instruction: 0x4659883a
    6124:	blt	148e130 <strspn@plt+0x148c6d4>
    6128:			; <UNDEFINED> instruction: 0xf7fbb292
    612c:	ldmhi	ip!, {r3, r4, sl, fp, sp, lr, pc}^
    6130:	blt	19179e0 <strspn@plt+0x1915f84>
    6134:			; <UNDEFINED> instruction: 0xf104b2a4
    6138:	strbmi	r0, [r5], #-2056	; 0xfffff7f8
    613c:	vabal.s8	q10, d17, d26
    6140:	stccs	3, cr8, [r0], {167}	; 0xa7
    6144:	blls	1ba4ec <strspn@plt+0x1b8a90>
    6148:	bicsle	r2, r6, r2, lsl #22
    614c:	andeq	pc, r8, r7, lsl #2
    6150:	andcs	r4, r1, #34603008	; 0x2100000
    6154:	bl	fe444148 <strspn@plt+0xfe4426ec>
    6158:	stmiavs	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    615c:			; <UNDEFINED> instruction: 0xf0002a00
    6160:	bcc	67d68 <strspn@plt+0x6630c>
    6164:	ldrdne	pc, [r0], -fp
    6168:	svclt	0x00184638
    616c:	rscscc	pc, pc, #79	; 0x4f
    6170:	bl	fe0c4164 <strspn@plt+0xfe0c2708>
    6174:	svclt	0x0064f7fe
    6178:	blcs	2cd98 <strspn@plt+0x2b33c>
    617c:	strbmi	fp, [fp], -ip, lsl #30
    6180:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    6184:			; <UNDEFINED> instruction: 0xf0412b00
    6188:	stmiavs	r2!, {r1, r4, r5, r8, r9, pc}
    618c:	ldrdne	pc, [r0], -fp
    6190:	svclt	0x00d42a02
    6194:	movwcs	r2, #4864	; 0x1300
    6198:	svclt	0x00082a01
    619c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    61a0:			; <UNDEFINED> instruction: 0xf0412b00
    61a4:	stmdbcs	r3, {r4, r6, r7, r8, pc}
    61a8:	ldrhi	pc, [r4, #-833]	; 0xfffffcbf
    61ac:	stmdbeq	r8, {r0, r5, r7, r8, ip, sp, lr, pc}
    61b0:	stmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    61b4:	svceq	0x0000f1b9
    61b8:	svcge	0x0042f77e
    61bc:			; <UNDEFINED> instruction: 0xf1b9893d
    61c0:	blt	1b49dcc <strspn@plt+0x1b48370>
    61c4:			; <UNDEFINED> instruction: 0xf001b2ad
    61c8:	stmibmi	r5, {r1, r2, r3, r4, r9, sl, pc}^
    61cc:	blmi	ff14fddc <strspn@plt+0xff14e380>
    61d0:			; <UNDEFINED> instruction: 0x96074479
    61d4:	mcr	4, 0, r4, cr8, cr11, {3}
    61d8:	stmibmi	r3, {r4, r9, fp, ip}^
    61dc:	ldrbtmi	r4, [r9], #-1691	; 0xfffff965
    61e0:	ldrmi	r9, [r1], -r6, lsl #2
    61e4:	andcs	lr, r1, #18
    61e8:	strbmi	r2, [r0], -r2, lsl #2
    61ec:	bl	11441e0 <strspn@plt+0x1142784>
    61f0:			; <UNDEFINED> instruction: 0xf10845b9
    61f4:	vsub.i8	d16, d1, d2
    61f8:			; <UNDEFINED> instruction: 0xf8b88378
    61fc:	strcc	r5, [r2, -r0]
    6200:	blt	1b578ec <strspn@plt+0x1b55e90>
    6204:	vsubl.s8	<illegal reg q13.5>, d17, d29
    6208:	stmiavs	r1!, {r0, r1, r4, r5, r6, r8, r9, pc}
    620c:	ldrtmi	r2, [sl], r2, lsl #18
    6210:	strbhi	pc, [r6, #0]!	; <UNPREDICTABLE>
    6214:	bvs	83d5b8 <strspn@plt+0x83bb5c>
    6218:	subcs	sl, r0, #39936	; 0x9c00
    621c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    6220:			; <UNDEFINED> instruction: 0x9600ae10
    6224:	strtmi	r9, [r8], -r1
    6228:	bl	1c421c <strspn@plt+0x1c27c0>
    622c:			; <UNDEFINED> instruction: 0x46024659
    6230:			; <UNDEFINED> instruction: 0xf7fb2001
    6234:	bvs	84108c <strspn@plt+0x83f630>
    6238:			; <UNDEFINED> instruction: 0xf0012801
    623c:	veor	d24, d1, d20
    6240:	ldmdavc	r3!, {r0, r2, r3, r5, r8, pc}
    6244:			; <UNDEFINED> instruction: 0xf0402b00
    6248:	blmi	fea27bb4 <strspn@plt+0xfea26158>
    624c:	mrc	4, 0, r4, cr8, cr11, {3}
    6250:			; <UNDEFINED> instruction: 0x462a1a10
    6254:			; <UNDEFINED> instruction: 0xf7fb2001
    6258:	strb	lr, [r9, r2, lsl #23]
    625c:	blcs	2ce7c <strspn@plt+0x2b420>
    6260:	strbmi	fp, [fp], -ip, lsl #30
    6264:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    6268:			; <UNDEFINED> instruction: 0xf0412b00
    626c:	stmiavs	r2!, {r0, r2, r3, r5, r7, r9, pc}
    6270:	ldrdne	pc, [r0], -fp
    6274:			; <UNDEFINED> instruction: 0xf0412a00
    6278:	stmdbcs	r9, {r1, r2, r3, r4, r8, pc}
    627c:	svcge	0x002df77e
    6280:			; <UNDEFINED> instruction: 0x31064d9b
    6284:	smlsdxcc	sl, ip, r8, r1
    6288:			; <UNDEFINED> instruction: 0xf817447d
    628c:	strtmi	r3, [r9], -r2, lsl #24
    6290:	stccs	8, cr15, [r5], {23}
    6294:			; <UNDEFINED> instruction: 0xf8172001
    6298:	strcc	ip, [r6, -r3, lsl #24]
    629c:	stcvs	8, cr15, [ip], {23}
    62a0:	andseq	r0, r2, #-1342177279	; 0xb0000001
    62a4:	movwmi	lr, #51779	; 0xca43
    62a8:	stcgt	8, cr15, [r7], {23}
    62ac:	andmi	lr, r6, #270336	; 0x42000
    62b0:	stcvs	8, cr15, [sl], {23}
    62b4:	movweq	lr, #51779	; 0xca43
    62b8:			; <UNDEFINED> instruction: 0xf7fb4332
    62bc:	blne	ff901004 <strspn@plt+0xff8ff5a8>
    62c0:	fstmiaxle	r2!, {d18-d19}	;@ Deprecated
    62c4:	svclt	0x0009f7fe
    62c8:	blcs	2cee8 <strspn@plt+0x2b48c>
    62cc:	strbmi	fp, [fp], -ip, lsl #30
    62d0:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    62d4:			; <UNDEFINED> instruction: 0xf0412b00
    62d8:			; <UNDEFINED> instruction: 0xf8d4822b
    62dc:			; <UNDEFINED> instruction: 0xf8db8008
    62e0:			; <UNDEFINED> instruction: 0xf1b81000
    62e4:	svclt	0x00d40f02
    62e8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    62ec:	svceq	0x0001f1b8
    62f0:			; <UNDEFINED> instruction: 0xf044bf08
    62f4:	cfstrscs	mvf0, [r0], {1}
    62f8:	msrhi	CPSR_fsx, r1, asr #32
    62fc:	vmls.i8	d18, d1, d3
    6300:	svcne	0x000d8470
    6304:	streq	pc, [r4, -r7, lsl #2]
    6308:	mcrge	4, 7, pc, cr7, cr14, {1}	; <UNPREDICTABLE>
    630c:	vpadd.f32	d18, d1, d3
    6310:			; <UNDEFINED> instruction: 0xf8df82da
    6314:	strcs	fp, [r4], #-480	; 0xfffffe20
    6318:	ldrsbge	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    631c:	ldrsbls	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    6320:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    6324:	strd	r4, [r5], -r9	; <UNPREDICTABLE>
    6328:			; <UNDEFINED> instruction: 0x4659783a
    632c:			; <UNDEFINED> instruction: 0xf0022001
    6330:			; <UNDEFINED> instruction: 0xf7fb023f
    6334:	ldmdavc	sl!, {r2, r4, r8, r9, fp, sp, lr, pc}^
    6338:	ldmdbmi	r1!, {r1, r3, r5, r8, r9, ip, sp, pc}^
    633c:	ldrbtmi	r2, [r9], #-1
    6340:	bl	344334 <strspn@plt+0x3428d8>
    6344:	eorle	r2, r2, r4, lsl #24
    6348:			; <UNDEFINED> instruction: 0x464978ba
    634c:			; <UNDEFINED> instruction: 0xf0022001
    6350:	ldmibeq	r2, {r0, r1, r8, r9}^
    6354:	orreq	lr, r3, #10240	; 0x2800
    6358:	ldrdcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    635c:	b	fffc4350 <strspn@plt+0xfffc28f4>
    6360:			; <UNDEFINED> instruction: 0xf10742a5
    6364:			; <UNDEFINED> instruction: 0xf77e0704
    6368:	stcne	14, cr10, [r3, #-736]!	; 0xfffffd20
    636c:	vrshr.s64	d20, d13, #63
    6370:	ldrmi	r8, [ip], -sl, lsr #5
    6374:	svceq	0x0002f1b8
    6378:	andcs	sp, r1, #-2147483595	; 0x80000035
    637c:	ldrtmi	r2, [r8], -r4, lsl #2
    6380:	b	1ec4374 <strspn@plt+0x1ec2918>
    6384:	andcs	lr, sl, ip, ror #15
    6388:	b	ff84437c <strspn@plt+0xff842920>
    638c:	ldmdavc	fp!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6390:	teqeq	pc, #3	; <UNPREDICTABLE>
    6394:	bicsle	r2, r7, pc, lsr fp
    6398:	blcs	fffe458c <strspn@plt+0xfffe2b30>
    639c:	ldmdami	r9, {r2, r4, r6, r7, r8, ip, lr, pc}^
    63a0:			; <UNDEFINED> instruction: 0xf7fb4478
    63a4:			; <UNDEFINED> instruction: 0xe7cfea7e
    63a8:	blcs	2cfc8 <strspn@plt+0x2b56c>
    63ac:	strbmi	fp, [fp], -ip, lsl #30
    63b0:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    63b4:			; <UNDEFINED> instruction: 0xf0412b00
    63b8:	stmiavs	r2!, {r3, r5, r7, r8, pc}
    63bc:	ldrdpl	pc, [r0], -fp
    63c0:			; <UNDEFINED> instruction: 0xf0412a00
    63c4:			; <UNDEFINED> instruction: 0xf1b880e0
    63c8:	vrecps.f32	d0, d0, d4
    63cc:	ldm	pc, {r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    63d0:	adcseq	pc, r7, r8, lsl r0	; <UNPREDICTABLE>
    63d4:			; <UNDEFINED> instruction: 0x012c009b
    63d8:	adcseq	r0, r7, ip, lsr #2
    63dc:			; <UNDEFINED> instruction: 0x012c012c
    63e0:	ldrheq	r0, [fp], r7
    63e4:			; <UNDEFINED> instruction: 0x012c012c
    63e8:			; <UNDEFINED> instruction: 0x012c012c
    63ec:			; <UNDEFINED> instruction: 0x012c012c
    63f0:			; <UNDEFINED> instruction: 0x012c012c
    63f4:			; <UNDEFINED> instruction: 0x012c012c
    63f8:	adcseq	r0, r7, ip, lsr #2
    63fc:	strheq	r8, [r0], -r4
    6400:	andeq	r8, r0, ip, lsl #1
    6404:	muleq	r0, lr, ip
    6408:	andeq	r7, r0, r4, ror #24
    640c:			; <UNDEFINED> instruction: 0x00007bba
    6410:	andeq	r7, r0, lr, asr #23
    6414:	strdeq	r7, [r0], -sl
    6418:	ldrdeq	r8, [r0], -ip
    641c:	muleq	r0, r0, r0
    6420:	muleq	r0, sl, fp
    6424:	andeq	r8, r0, ip, ror #8
    6428:	andeq	r7, r0, sl, lsr #22
    642c:	andeq	r7, r0, ip, lsl lr
    6430:	andeq	r7, r0, r4, ror #27
    6434:	andeq	r7, r0, sl, lsr #21
    6438:	strdeq	r7, [r0], -r8
    643c:	andeq	r7, r0, ip, asr #21
    6440:	andeq	r7, r0, ip, lsl #21
    6444:	andeq	r7, r0, r0, asr sl
    6448:	andeq	r7, r0, r2, lsl sl
    644c:	andeq	r8, r0, r0, lsl #1
    6450:	andeq	r8, r0, ip, lsr r0
    6454:	muleq	r0, r2, r9
    6458:	andeq	r7, r0, r8, asr r9
    645c:	andeq	r8, r0, sl, asr #7
    6460:	andeq	r7, r0, r2, lsr r0
    6464:	andeq	r7, r0, r8, asr #2
    6468:	andeq	r7, r0, r6, lsr #9
    646c:	andeq	r7, r0, lr, lsr #11
    6470:	ldrdeq	r7, [r0], -r6
    6474:	andeq	r7, r0, r0, ror #8
    6478:	andeq	r7, r0, ip, ror #10
    647c:	andeq	r7, r0, r6, lsr #13
    6480:	andeq	r6, r0, lr, lsr #29
    6484:	andeq	r6, r0, r8, ror sp
    6488:	andeq	r6, r0, r6, lsr #25
    648c:	strdeq	r6, [r0], -ip
    6490:	ldrdeq	r6, [r0], -lr
    6494:	andeq	r6, r0, r0, lsr #28
    6498:	andeq	r6, r0, r2, lsr ip
    649c:	andeq	r7, r0, r0, asr #14
    64a0:	andeq	r7, r0, r4, asr r0
    64a4:	strdeq	r5, [r0], -r8
    64a8:	andeq	r6, r0, r0, lsl #30
    64ac:	andeq	r7, r0, sl, lsl #14
    64b0:	andeq	r6, r0, r8, lsr pc
    64b4:	andeq	r6, r0, ip, asr #30
    64b8:	andeq	r6, r0, sl, asr pc
    64bc:	andeq	r7, r0, r2, lsl #22
    64c0:	andeq	r7, r0, r8, ror #20
    64c4:	andeq	r6, r0, r0, ror #1
    64c8:	andeq	ip, r1, r2, lsr #24
    64cc:	andeq	r7, r0, r2, lsr #3
    64d0:			; <UNDEFINED> instruction: 0x000071be
    64d4:	andeq	r7, r0, r8, ror #4
    64d8:	strdeq	r6, [r0], -r2
    64dc:	andeq	r7, r0, r6, lsr #6
    64e0:	andeq	r7, r0, r4, lsr #6
    64e4:	andeq	r7, r0, r8, lsl r3
    64e8:	andeq	r5, r0, sl, ror lr
    64ec:	andeq	r5, r0, r0, asr #28
    64f0:	andeq	r6, r0, r8, lsl #15
    64f4:	andeq	r6, r0, r8, ror #17
    64f8:	strdeq	ip, [r1], -lr
    64fc:	andeq	r6, r0, r8, asr r9
    6500:	andeq	r6, r0, r6, ror #17
    6504:	muleq	r0, ip, r8
    6508:	blne	fe04488c <strspn@plt+0xfe042e30>
    650c:	ldrbtmi	r2, [r9], #-1
    6510:	b	944504 <strspn@plt+0x942aa8>
    6514:	stcle	13, cr2, [sp, #-16]
    6518:			; <UNDEFINED> instruction: 0xf8df1e6c
    651c:	ldrtmi	r5, [ip], #-2932	; 0xfffff48c
    6520:	ldrbtmi	r3, [sp], #-1795	; 0xfffff8fd
    6524:	svccs	0x0001f817
    6528:	andcs	r4, r1, r9, lsr #12
    652c:	b	5c4520 <strspn@plt+0x5c2ac4>
    6530:	ldrhle	r4, [r7, #44]!	; 0x2c
    6534:	strcs	r2, [r0], -sl
    6538:	b	24452c <strspn@plt+0x242ad0>
    653c:	stclt	7, cr15, [r0, #1016]	; 0x3f8
    6540:	vpadd.f32	d18, d1, d3
    6544:	cfstrscs	mvf8, [r4, #-208]	; 0xffffff30
    6548:	streq	pc, [r4], #-263	; 0xfffffef9
    654c:	cfstrdge	mvd15, [r5, #248]	; 0xf8
    6550:			; <UNDEFINED> instruction: 0xf8df1f6b
    6554:			; <UNDEFINED> instruction: 0xf8df6b40
    6558:			; <UNDEFINED> instruction: 0xf0235b40
    655c:	movwcc	r0, #49927	; 0xc307
    6560:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    6564:	stmdavs	r2!, {r0, r1, r2, r3, r4, sl, lr}
    6568:	andcs	r4, r1, r9, lsr #12
    656c:	blt	493594 <strspn@plt+0x491b38>
    6570:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6574:	stccs	8, cr15, [r4], {20}
    6578:	andcs	r4, r1, r1, lsr r6
    657c:	addne	pc, r0, #134217731	; 0x8000003
    6580:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6584:	stccs	8, cr15, [r4], {20}
    6588:	blne	44490c <strspn@plt+0x442eb0>
    658c:	vaddl.u8	q9, d2, d1
    6590:	ldrbtmi	r0, [r9], #-704	; 0xfffffd40
    6594:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6598:	stccs	8, cr15, [r4], {20}
    659c:	blne	44920 <strspn@plt+0x42ec4>
    65a0:	vaddl.u8	q9, d2, d1
    65a4:	ldrbtmi	r0, [r9], #-640	; 0xfffffd80
    65a8:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65ac:	stccs	8, cr15, [r4], {20}
    65b0:	bne	ffc44934 <strspn@plt+0xffc42ed8>
    65b4:	vaddl.u8	q9, d2, d1
    65b8:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    65bc:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65c0:	stccs	8, cr15, [r4], {20}
    65c4:	bne	ff844948 <strspn@plt+0xff842eec>
    65c8:	andmi	r2, r2, r1
    65cc:			; <UNDEFINED> instruction: 0xf7fb4479
    65d0:			; <UNDEFINED> instruction: 0xf814e9c6
    65d4:			; <UNDEFINED> instruction: 0xf8df2c03
    65d8:	ldrdcs	r1, [r1], -r4
    65dc:	sbceq	pc, r0, #134217731	; 0x8000003
    65e0:			; <UNDEFINED> instruction: 0xf7fb4479
    65e4:			; <UNDEFINED> instruction: 0xf814e9bc
    65e8:			; <UNDEFINED> instruction: 0xf8df2c03
    65ec:	andcs	r1, r1, r4, asr #21
    65f0:	addeq	pc, r0, #134217731	; 0x8000003
    65f4:			; <UNDEFINED> instruction: 0xf7fb4479
    65f8:			; <UNDEFINED> instruction: 0xf814e9b2
    65fc:			; <UNDEFINED> instruction: 0xf8df2c03
    6600:			; <UNDEFINED> instruction: 0x20011ab4
    6604:	subeq	pc, r0, #134217731	; 0x8000003
    6608:			; <UNDEFINED> instruction: 0xf7fb4479
    660c:			; <UNDEFINED> instruction: 0xf814e9a8
    6610:			; <UNDEFINED> instruction: 0xf8df2c03
    6614:	andcs	r1, r1, r4, lsr #21
    6618:	andeq	pc, r1, #2
    661c:			; <UNDEFINED> instruction: 0xf7fb4479
    6620:	adcsmi	lr, ip, #2588672	; 0x278000
    6624:			; <UNDEFINED> instruction: 0xf7fed19f
    6628:			; <UNDEFINED> instruction: 0xf8dfbd58
    662c:			; <UNDEFINED> instruction: 0x46410a90
    6630:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    6634:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6638:	ldrtmi	r4, [r8], -r9, lsr #12
    663c:			; <UNDEFINED> instruction: 0xf7fb2200
    6640:			; <UNDEFINED> instruction: 0xf7fee9d8
    6644:	blls	1b5a40 <strspn@plt+0x1b3fe4>
    6648:	svclt	0x000c2b00
    664c:			; <UNDEFINED> instruction: 0xf049464b
    6650:	blcs	725c <strspn@plt+0x5800>
    6654:	eorshi	pc, r3, r1, asr #32
    6658:			; <UNDEFINED> instruction: 0xf8db68a6
    665c:	cdpcs	0, 0, cr5, cr0, cr0, {0}
    6660:	ldrbhi	pc, [fp, -r0, asr #32]	; <UNPREDICTABLE>
    6664:	svceq	0x0014f1b8
    6668:	ldm	pc, {r0, r1, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    666c:	bleq	f02694 <strspn@plt+0xf00c38>
    6670:	eorsmi	r4, fp, #536870916	; 0x20000004
    6674:	andmi	r3, fp, #67584	; 0x10800
    6678:	submi	r4, r2, #536870916	; 0x20000004
    667c:	submi	r4, r2, #536870916	; 0x20000004
    6680:	eorseq	r4, fp, r2, asr #4
    6684:	vpadd.f32	d18, d1, d11
    6688:			; <UNDEFINED> instruction: 0xf8df842c
    668c:	strcs	r8, [r0], #-2612	; 0xfffff5cc
    6690:	bvs	c44a14 <strspn@plt+0xc42fb8>
    6694:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
    6698:	stccs	0, cr14, [r8], {14}
    669c:	andcs	sp, sl, r2, lsl #18
    66a0:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66a4:			; <UNDEFINED> instruction: 0x4622577b
    66a8:	andcs	r4, r1, r1, lsr r6
    66ac:			; <UNDEFINED> instruction: 0xf7fb0fdb
    66b0:	mcrrcs	9, 5, lr, r0, cr6	; <UNPREDICTABLE>
    66b4:	svcge	0x003ef43f
    66b8:	ldrbeq	r4, [r8, -r3, lsr #12]
    66bc:	strbeq	lr, [r3, #2639]!	; 0xa4f
    66c0:	streq	pc, [r1], #-260	; 0xfffffefc
    66c4:	streq	pc, [r4, #-261]	; 0xfffffefb
    66c8:	ldclpl	0, cr13, [sp, #-924]!	; 0xfffffc64
    66cc:			; <UNDEFINED> instruction: 0xf00343db
    66d0:	strtmi	r0, [r2], -r7, lsl #6
    66d4:	andcs	r4, r1, r1, asr #12
    66d8:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q2.5>
    66dc:			; <UNDEFINED> instruction: 0xf7fb4003
    66e0:			; <UNDEFINED> instruction: 0xe7e6e93e
    66e4:	strtmi	r1, [r9], -r2, ror #25
    66e8:			; <UNDEFINED> instruction: 0xf7fc4638
    66ec:			; <UNDEFINED> instruction: 0xf7fefce9
    66f0:			; <UNDEFINED> instruction: 0xf8dfbca7
    66f4:			; <UNDEFINED> instruction: 0x464109d4
    66f8:			; <UNDEFINED> instruction: 0xf7fb4478
    66fc:			; <UNDEFINED> instruction: 0x4629e892
    6700:	andcs	r4, r0, #56, 12	; 0x3800000
    6704:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6708:	ldclt	7, cr15, [sl], {254}	; 0xfe
    670c:	blcs	2d32c <strspn@plt+0x2b8d0>
    6710:	strbmi	fp, [fp], -ip, lsl #30
    6714:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    6718:			; <UNDEFINED> instruction: 0xf0412b00
    671c:	stmiavs	r6!, {r1, r6, pc}
    6720:	ldrdne	pc, [r0], -fp
    6724:			; <UNDEFINED> instruction: 0xf0402e00
    6728:	ldmdbcs	pc!, {r3, r4, r6, r7, r9, sl, pc}	; <UNPREDICTABLE>
    672c:	rscshi	pc, r9, r1, asr #6
    6730:	andcs	r7, r1, sl, lsr r9
    6734:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6738:	ldrbtmi	r4, [r9], #-2
    673c:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6740:			; <UNDEFINED> instruction: 0xf8df68bc
    6744:	andcs	r1, r1, ip, lsl #19
    6748:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    674c:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6750:			; <UNDEFINED> instruction: 0xf0011c61
    6754:			; <UNDEFINED> instruction: 0xf8df8204
    6758:			; <UNDEFINED> instruction: 0x4622197c
    675c:	ldrbtmi	r2, [r9], #-1
    6760:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6764:	strdcs	r6, [r1], -ip
    6768:	stmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    676c:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    6770:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6774:			; <UNDEFINED> instruction: 0xf0011c62
    6778:			; <UNDEFINED> instruction: 0xf8df8200
    677c:	strtmi	r1, [r2], -r0, ror #18
    6780:	ldrbtmi	r2, [r9], #-1
    6784:	stmia	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6788:	andcs	r6, r1, ip, lsr r9
    678c:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6790:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    6794:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6798:			; <UNDEFINED> instruction: 0xf0011c63
    679c:			; <UNDEFINED> instruction: 0xf8df81e7
    67a0:	strtmi	r1, [r2], -r4, asr #18
    67a4:	ldrbtmi	r2, [r9], #-1
    67a8:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67ac:	mcrrlt	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    67b0:	blcs	2d3d0 <strspn@plt+0x2b974>
    67b4:	strbmi	fp, [fp], -ip, lsl #30
    67b8:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    67bc:			; <UNDEFINED> instruction: 0xf0402b00
    67c0:	stmiavs	r6!, {r1, r3, r6, r7, r8, r9, sl, pc}
    67c4:	ldrdmi	pc, [r0], -fp
    67c8:			; <UNDEFINED> instruction: 0xf0402e00
    67cc:			; <UNDEFINED> instruction: 0xf1b886d0
    67d0:	stmdale	r7!, {r2, r4, r8, r9, sl, fp}^
    67d4:			; <UNDEFINED> instruction: 0xf008e8df
    67d8:			; <UNDEFINED> instruction: 0x66660b15
    67dc:	strbne	r6, [r6, #-1557]!	; 0xfffff9eb
    67e0:	strbtvs	r6, [r6], -fp, lsl #12
    67e4:	strbtvs	r6, [r6], -r6, ror #12
    67e8:	strvs	r6, [fp], -r6, ror #12
    67ec:			; <UNDEFINED> instruction: 0xf8df0015
    67f0:	ldcne	8, cr1, [fp, #-992]!	; 0xfffffc20
    67f4:	andcs	r1, r1, r2, lsr #30
    67f8:			; <UNDEFINED> instruction: 0xf7fb4479
    67fc:			; <UNDEFINED> instruction: 0xf7fee8b0
    6800:	ldccs	12, cr11, [pc], #-124	; 678c <strspn@plt+0x4d30>
    6804:	sbchi	pc, ip, #67108865	; 0x4000001
    6808:	blt	14a8af8 <strspn@plt+0x14a709c>
    680c:	bcs	3325c <strspn@plt+0x31800>
    6810:	rsbshi	pc, r0, #1
    6814:			; <UNDEFINED> instruction: 0xf0012a01
    6818:	vld2.16	{d24-d27}, [pc :256]
    681c:	ldmdbne	r3, {r7, sl, sp, lr}
    6820:	mvnscc	pc, pc, asr #12
    6824:	addmi	fp, fp, #-1342177271	; 0xb0000009
    6828:	sbchi	pc, pc, #268435460	; 0x10000004
    682c:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6830:	ldrbtmi	r2, [r9], #-1
    6834:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6838:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    683c:	ldmibvc	ip!, {r0, sp}
    6840:			; <UNDEFINED> instruction: 0xf7fb4479
    6844:	stccs	8, cr14, [r7], {140}	; 0x8c
    6848:	subhi	pc, sl, #268435460	; 0x10000004
    684c:	strtmi	r2, [r2], -pc, ror #25
    6850:	eorshi	pc, pc, #268435456	; 0x10000000
    6854:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6858:	ldrbtmi	r2, [r9], #-1
    685c:	ldmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6860:	strdcs	r7, [r1], -sl
    6864:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6868:	ldrbtmi	r0, [r9], #-2450	; 0xfffff66e
    686c:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6870:			; <UNDEFINED> instruction: 0xf8df79fa
    6874:	andcs	r1, r1, r8, lsl #17
    6878:	andne	pc, r1, #134217731	; 0x8000003
    687c:			; <UNDEFINED> instruction: 0xf7fb4479
    6880:	ldmibvc	ip!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}^
    6884:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6888:			; <UNDEFINED> instruction: 0xf0042001
    688c:	ldrbtmi	r0, [r9], #-1039	; 0xfffffbf1
    6890:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6894:			; <UNDEFINED> instruction: 0xf2012c05
    6898:	ldm	pc, {r1, r2, r3, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    689c:	stclpl	0, cr15, [r3, #-16]!
    68a0:	subne	r5, fp, r7, asr r1
    68a4:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    68a8:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    68ac:	svc	0x00b8f7fa
    68b0:	ldrtmi	r4, [r8], -r1, lsr #12
    68b4:			; <UNDEFINED> instruction: 0xf7fb2200
    68b8:			; <UNDEFINED> instruction: 0xf7fee89c
    68bc:			; <UNDEFINED> instruction: 0xf8dfbbc1
    68c0:	ldrbtmi	r0, [r8], #-2120	; 0xfffff7b8
    68c4:	svc	0x00ecf7fa
    68c8:	andcs	r7, r1, sl, lsr sl
    68cc:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    68d0:	andne	pc, r1, #134217731	; 0x8000003
    68d4:			; <UNDEFINED> instruction: 0xf7fb4479
    68d8:	bvc	ec09e8 <strspn@plt+0xebef8c>
    68dc:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    68e0:	vaddl.u8	q9, d2, d1
    68e4:	ldrbtmi	r0, [r9], #-704	; 0xfffffd40
    68e8:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    68ec:			; <UNDEFINED> instruction: 0xf8df7a3a
    68f0:	andcs	r1, r1, r4, lsr #16
    68f4:	addeq	pc, r0, #134217731	; 0x8000003
    68f8:			; <UNDEFINED> instruction: 0xf7fb4479
    68fc:	bvc	ec09c4 <strspn@plt+0xebef68>
    6900:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6904:	vaddl.u8	q9, d2, d1
    6908:	ldrbtmi	r0, [r9], #-576	; 0xfffffdc0
    690c:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6910:			; <UNDEFINED> instruction: 0xf8df7a3a
    6914:	andcs	r1, r1, r8, lsl #16
    6918:	ldrbtmi	r4, [r9], #-2
    691c:	ldmda	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6920:			; <UNDEFINED> instruction: 0xf8df68fa
    6924:	strdcs	r1, [r1], -ip
    6928:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    692c:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6930:	bllt	fe1c4930 <strspn@plt+0xfe1c2ed4>
    6934:	ubfxeq	pc, pc, #17, #13
    6938:			; <UNDEFINED> instruction: 0xf7fa4478
    693c:			; <UNDEFINED> instruction: 0xe7c3efb2
    6940:	ubfxeq	pc, pc, #17, #5
    6944:			; <UNDEFINED> instruction: 0xf7fa4478
    6948:	ldr	lr, [sp, ip, lsr #31]!
    694c:			; <UNDEFINED> instruction: 0x07dcf8df
    6950:			; <UNDEFINED> instruction: 0xf7fa4478
    6954:	ldr	lr, [r7, r6, lsr #31]!
    6958:			; <UNDEFINED> instruction: 0x07d4f8df
    695c:			; <UNDEFINED> instruction: 0xf7fa4478
    6960:	ldr	lr, [r1, r0, lsr #31]!
    6964:			; <UNDEFINED> instruction: 0x07ccf8df
    6968:			; <UNDEFINED> instruction: 0xf7fa4478
    696c:			; <UNDEFINED> instruction: 0xe7abef9a
    6970:	blcs	2d590 <strspn@plt+0x2bb34>
    6974:	strbmi	fp, [fp], -ip, lsl #30
    6978:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    697c:			; <UNDEFINED> instruction: 0xf0402b00
    6980:	stmiavs	r2!, {r0, r4, r5, r7, r9, sl, pc}
    6984:	ldrdmi	pc, [r0], -fp
    6988:			; <UNDEFINED> instruction: 0xf0402a00
    698c:			; <UNDEFINED> instruction: 0xf1b885d2
    6990:	ldmdale	ip!, {r2, r4, r8, r9, sl, fp}
    6994:			; <UNDEFINED> instruction: 0xf008e8df
    6998:	blcc	ed8dcc <strspn@plt+0xed7370>
    699c:	bleq	ed55d0 <strspn@plt+0xed3b74>
    69a0:	blcc	ed56cc <strspn@plt+0xed3c70>
    69a4:	blcc	ed5698 <strspn@plt+0xed3c3c>
    69a8:	blcc	ed569c <strspn@plt+0xed3c40>
    69ac:	stccs	0, cr0, [pc], {11}
    69b0:	cmnhi	lr, r1, asr #6	; <UNPREDICTABLE>
    69b4:			; <UNDEFINED> instruction: 0x1780f8df
    69b8:	ldrbtmi	r2, [r9], #-1
    69bc:	svc	0x00cef7fa
    69c0:	stmdacs	r2, {r3, r4, r5, r6, r8, fp, ip, sp, lr}
    69c4:	eorhi	pc, r1, #1
    69c8:			; <UNDEFINED> instruction: 0xf0012803
    69cc:	stmdacs	r1, {r0, r1, r3, r5, r9, pc}
    69d0:	eorhi	pc, r2, #1
    69d4:			; <UNDEFINED> instruction: 0x1764f8df
    69d8:	ldrbtmi	r2, [r9], #-1
    69dc:	svc	0x00bef7fa
    69e0:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    69e4:	ldmdbvc	sl!, {r0, sp}^
    69e8:			; <UNDEFINED> instruction: 0xf7fa4479
    69ec:			; <UNDEFINED> instruction: 0xf8dfefb8
    69f0:	andcs	r1, r1, r4, asr r7
    69f4:			; <UNDEFINED> instruction: 0xf7fa4479
    69f8:	ldmibvc	fp!, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    69fc:	blcs	11560c <strspn@plt+0x113bb0>
    6a00:	addshi	pc, pc, #268435456	; 0x10000000
    6a04:			; <UNDEFINED> instruction: 0xf003e8df
    6a08:	svcvc	0x00868d94
    6a0c:			; <UNDEFINED> instruction: 0xf8df0045
    6a10:			; <UNDEFINED> instruction: 0x46410738
    6a14:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    6a18:	svc	0x0002f7fa
    6a1c:	ldrtmi	r4, [r8], -r1, lsr #12
    6a20:			; <UNDEFINED> instruction: 0xf7fa2200
    6a24:			; <UNDEFINED> instruction: 0xf7feefe6
    6a28:			; <UNDEFINED> instruction: 0x2c07bb0b
    6a2c:	andhi	pc, r1, #67108865	; 0x4000001
    6a30:	stmdaeq	r8, {r2, r4, r5, r7, r8, ip, sp, lr, pc}
    6a34:	streq	pc, [r8, -r7, lsl #2]
    6a38:	blge	1403b38 <strspn@plt+0x14020dc>
    6a3c:			; <UNDEFINED> instruction: 0x970cf8df
    6a40:	ldrbtmi	r2, [r9], #1536	; 0x600
    6a44:	strtmi	lr, [pc], #-2	; 6a4c <strspn@plt+0x4ff0>
    6a48:	blge	1204848 <strspn@plt+0x1202dec>
    6a4c:			; <UNDEFINED> instruction: 0x464978f8
    6a50:	ldmvc	fp!, {r0, r2, r3, r4, r5, fp, ip, sp, lr}
    6a54:	strbne	pc, [r0], #-960	; 0xfffffc40	; <UNPREDICTABLE>
    6a58:	vmvn.i16	<illegal reg q11.5>, #138	; 0x008a
    6a5c:	strls	r1, [r2], #-3200	; 0xfffff380
    6a60:	stmibeq	r4, {r0, r8, sl, ip, sp}^
    6a64:	teqeq	pc, #3	; <UNPREDICTABLE>
    6a68:			; <UNDEFINED> instruction: 0xf8cd2001
    6a6c:	strls	ip, [r0], #-4
    6a70:	svc	0x0074f7fa
    6a74:	strtmi	r4, [lr], #-1586	; 0xfffff9ce
    6a78:	ble	ff918140 <strspn@plt+0xff9166e4>
    6a7c:			; <UNDEFINED> instruction: 0x06d0f8df
    6a80:	andeq	lr, r2, #168, 22	; 0x2a000
    6a84:	strcs	r4, [r0], -r9, lsr #12
    6a88:			; <UNDEFINED> instruction: 0xf7fa4478
    6a8c:			; <UNDEFINED> instruction: 0xf7feeeca
    6a90:			; <UNDEFINED> instruction: 0xf8dfbad7
    6a94:	andcs	r1, r1, r0, asr #13
    6a98:			; <UNDEFINED> instruction: 0xf7fa4479
    6a9c:			; <UNDEFINED> instruction: 0xf8dfef60
    6aa0:			; <UNDEFINED> instruction: 0x200116b8
    6aa4:	ldrbtmi	r7, [r9], #-2490	; 0xfffff646
    6aa8:	svc	0x0058f7fa
    6aac:	ssatne	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    6ab0:	ldrbtmi	r2, [r9], #-1
    6ab4:	svc	0x0052f7fa
    6ab8:	blcs	2a52ac <strspn@plt+0x2a3850>
    6abc:	cmphi	r9, r1	; <UNPREDICTABLE>
    6ac0:			; <UNDEFINED> instruction: 0xf0012b0e
    6ac4:			; <UNDEFINED> instruction: 0xf8df813f
    6ac8:	mulcs	r1, r8, r6
    6acc:			; <UNDEFINED> instruction: 0xf7fa4479
    6ad0:			; <UNDEFINED> instruction: 0xf8dfef46
    6ad4:	mulcs	r1, r0, r6
    6ad8:			; <UNDEFINED> instruction: 0x260079fa
    6adc:			; <UNDEFINED> instruction: 0xf7fa4479
    6ae0:	ldmvs	sl!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    6ae4:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    6ae8:	blt	48eaf4 <strspn@plt+0x48d098>
    6aec:			; <UNDEFINED> instruction: 0xf7fa4479
    6af0:	ldmvs	sl!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    6af4:			; <UNDEFINED> instruction: 0x1674f8df
    6af8:	blt	48eb04 <strspn@plt+0x48d0a8>
    6afc:			; <UNDEFINED> instruction: 0xf7fa4479
    6b00:			; <UNDEFINED> instruction: 0xf7feef2e
    6b04:			; <UNDEFINED> instruction: 0xf8dfba9d
    6b08:	andcs	r1, r1, r8, ror #12
    6b0c:			; <UNDEFINED> instruction: 0xf7fa4479
    6b10:	strb	lr, [r4, r6, lsr #30]
    6b14:			; <UNDEFINED> instruction: 0x165cf8df
    6b18:	ldrbtmi	r2, [r9], #-1
    6b1c:	svc	0x001ef7fa
    6b20:			; <UNDEFINED> instruction: 0xf8dfe7bd
    6b24:	andcs	r1, r1, r4, asr r6
    6b28:			; <UNDEFINED> instruction: 0xf7fa4479
    6b2c:			; <UNDEFINED> instruction: 0xe7b6ef18
    6b30:			; <UNDEFINED> instruction: 0x1648f8df
    6b34:	ldrbtmi	r2, [r9], #-1
    6b38:	svc	0x0010f7fa
    6b3c:	blls	2c0a00 <strspn@plt+0x2befa4>
    6b40:			; <UNDEFINED> instruction: 0xf8139a07
    6b44:	blls	1a6b54 <strspn@plt+0x1a50f8>
    6b48:	ldreq	pc, [pc, #-8]	; 6b48 <strspn@plt+0x50ec>
    6b4c:	svclt	0x000c2b00
    6b50:			; <UNDEFINED> instruction: 0xf049464b
    6b54:	blcs	7760 <strspn@plt+0x5d04>
    6b58:	strhi	pc, [r1, #64]!	; 0x40
    6b5c:			; <UNDEFINED> instruction: 0xf8db68a2
    6b60:	bcs	16b68 <strspn@plt+0x1510c>
    6b64:	strbhi	pc, [pc], #64	; 6b6c <strspn@plt+0x5110>	; <UNPREDICTABLE>
    6b68:	stmdale	r8!, {r2, r4, r8, sl, fp, sp}^
    6b6c:			; <UNDEFINED> instruction: 0xf005e8df
    6b70:	strbvs	r6, [r7, -fp, lsl #14]!
    6b74:	bleq	19e07a8 <strspn@plt+0x19ded4c>
    6b78:	strbvs	r6, [r7, -r7, ror #14]!
    6b7c:	strbvs	r6, [r7, -r7, ror #14]!
    6b80:	strbvs	r6, [r7, -r7, ror #14]!
    6b84:	stccs	0, cr0, [fp], {11}
    6b88:	strbhi	pc, [r0, r0, asr #6]!	; <UNPREDICTABLE>
    6b8c:	strdcs	r8, [r1], -sp
    6b90:	strbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6b94:	ldrbtmi	fp, [r9], #-2669	; 0xfffff593
    6b98:			; <UNDEFINED> instruction: 0xf7fab2ad
    6b9c:	stccs	14, cr14, [r0, #-896]	; 0xfffffc80
    6ba0:	strbhi	pc, [fp, r0, asr #32]	; <UNPREDICTABLE>
    6ba4:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    6ba8:			; <UNDEFINED> instruction: 0xf7fa4478
    6bac:	ldmdbhi	sl!, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6bb0:			; <UNDEFINED> instruction: 0xf8df2001
    6bb4:	blt	148c30c <strspn@plt+0x148a8b0>
    6bb8:	addslt	r4, r2, #2030043136	; 0x79000000
    6bbc:	mcr	7, 6, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6bc0:	ldrdcs	pc, [sl], -r7
    6bc4:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    6bc8:	blt	48ebd4 <strspn@plt+0x48d178>
    6bcc:			; <UNDEFINED> instruction: 0xf7fa4479
    6bd0:	ldccs	14, cr14, [fp], {198}	; 0xc6
    6bd4:	bge	fe0849d4 <strspn@plt+0xfe082f78>
    6bd8:	andcs	r6, r1, ip, lsr r9
    6bdc:	ldrne	pc, [r0, #2271]!	; 0x8df
    6be0:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    6be4:	mrc	7, 5, APSR_nzcv, cr10, cr10, {7}
    6be8:			; <UNDEFINED> instruction: 0xf0412c00
    6bec:			; <UNDEFINED> instruction: 0xf8df80c1
    6bf0:	ldrbtmi	r0, [r8], #-1444	; 0xfffffa5c
    6bf4:	mrc	7, 2, APSR_nzcv, cr4, cr10, {7}
    6bf8:	strdcs	r8, [r1], -ip
    6bfc:	ldrne	pc, [r8, #2271]	; 0x8df
    6c00:	ldrbtmi	fp, [r9], #-2660	; 0xfffff59c
    6c04:			; <UNDEFINED> instruction: 0xf7fab2a4
    6c08:	stccs	14, cr14, [r0], {170}	; 0xaa
    6c0c:	adchi	pc, r8, r1, asr #32
    6c10:	streq	pc, [r8, #2271]	; 0x8df
    6c14:			; <UNDEFINED> instruction: 0xf7fa4478
    6c18:	ldmibvs	lr!, {r2, r6, r9, sl, fp, sp, lr, pc}
    6c1c:			; <UNDEFINED> instruction: 0xf8df2001
    6c20:	blt	d8c228 <strspn@plt+0xd8a7cc>
    6c24:			; <UNDEFINED> instruction: 0xf7fa4479
    6c28:	mcrcs	14, 0, lr, cr0, cr10, {4}
    6c2c:	adchi	pc, r8, r1, asr #32
    6c30:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6c34:			; <UNDEFINED> instruction: 0xf7fa4478
    6c38:			; <UNDEFINED> instruction: 0xf7feee34
    6c3c:			; <UNDEFINED> instruction: 0xf8dfba01
    6c40:	strtmi	r0, [r9], -r8, ror #10
    6c44:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    6c48:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    6c4c:	ldrtmi	r4, [r8], -r1, lsr #12
    6c50:			; <UNDEFINED> instruction: 0xf7fa2200
    6c54:			; <UNDEFINED> instruction: 0xf7feeece
    6c58:	blls	1b542c <strspn@plt+0x1b39d0>
    6c5c:	svclt	0x000c2b00
    6c60:			; <UNDEFINED> instruction: 0xf049464b
    6c64:	blcs	7870 <strspn@plt+0x5e14>
    6c68:	strhi	pc, [r2, #-64]	; 0xffffffc0
    6c6c:	ldrdhi	pc, [r8], -r4
    6c70:	ldrdne	pc, [r0], -fp
    6c74:	svceq	0x0002f1b8
    6c78:	strcs	fp, [r0], #-4052	; 0xfffff02c
    6c7c:			; <UNDEFINED> instruction: 0xf1b82401
    6c80:	svclt	0x00080f01
    6c84:	streq	pc, [r1], #-68	; 0xffffffbc
    6c88:			; <UNDEFINED> instruction: 0xf0402c00
    6c8c:	stmdbcs	r3, {r0, r4, r5, sl, pc}
    6c90:	ldrbhi	pc, [sl, -r0, asr #6]!	; <UNPREDICTABLE>
    6c94:			; <UNDEFINED> instruction: 0xf1071f0d
    6c98:			; <UNDEFINED> instruction: 0xf43e0704
    6c9c:			; <UNDEFINED> instruction: 0xf8dfaa1e
    6ca0:			; <UNDEFINED> instruction: 0xf8df350c
    6ca4:			; <UNDEFINED> instruction: 0xf8df950c
    6ca8:	ldrbtmi	sl, [fp], #-1292	; 0xfffffaf4
    6cac:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    6cb0:	bcc	4424d8 <strspn@plt+0x440a7c>
    6cb4:	ldrbmi	lr, [r0], -fp
    6cb8:	ldc	7, cr15, [r2, #1000]!	; 0x3e8
    6cbc:	ldrbmi	r2, [r9], -r1, lsl #4
    6cc0:			; <UNDEFINED> instruction: 0xf7fa4638
    6cc4:	adcmi	lr, r5, #2400	; 0x960
    6cc8:			; <UNDEFINED> instruction: 0xf77e445f
    6ccc:	ldmdahi	sl!, {r1, r2, r9, fp, sp, pc}
    6cd0:	andcs	r4, r1, r9, asr #12
    6cd4:	addslt	fp, r2, #335872	; 0x52000
    6cd8:	mcr	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    6cdc:			; <UNDEFINED> instruction: 0x462288f9
    6ce0:	addlt	fp, r9, #299008	; 0x49000
    6ce4:	bleq	2430f0 <strspn@plt+0x241694>
    6ce8:	adcmi	r4, r5, #92, 8	; 0x5c000000
    6cec:	ldrbhi	pc, [r4, #704]!	; 0x2c0	; <UNPREDICTABLE>
    6cf0:	rscle	r2, r8, r0, lsl #18
    6cf4:	svceq	0x0002f1b8
    6cf8:	rschi	pc, sp, r0
    6cfc:			; <UNDEFINED> instruction: 0xf00178b9
    6d00:	stmdbcs	r6, {r0, r1, r2, r3, r8}
    6d04:	mrc	1, 0, sp, cr8, cr7, {6}
    6d08:			; <UNDEFINED> instruction: 0xf7fa0a10
    6d0c:	bvc	ec243c <strspn@plt+0xec09e0>
    6d10:	strtne	pc, [r4], #2271	; 0x8df
    6d14:	andmi	r2, r2, r1
    6d18:			; <UNDEFINED> instruction: 0xf7fa4479
    6d1c:	ldrb	lr, [r2, r0, lsr #28]
    6d20:	blcs	2d940 <strspn@plt+0x2bee4>
    6d24:	strbmi	fp, [fp], -ip, lsl #30
    6d28:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
    6d2c:			; <UNDEFINED> instruction: 0xf0402b00
    6d30:			; <UNDEFINED> instruction: 0xf8db8594
    6d34:	ldmdbcs	r1, {ip}
    6d38:	strhi	pc, [ip], -r0, asr #6
    6d3c:	bcs	20fcc <strspn@plt+0x1f570>
    6d40:	movthi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
    6d44:	ldrtmi	r3, [r8], -r1, lsl #20
    6d48:			; <UNDEFINED> instruction: 0xf04fbf18
    6d4c:			; <UNDEFINED> instruction: 0xf7fa32ff
    6d50:			; <UNDEFINED> instruction: 0xf7feed94
    6d54:	blls	2b5330 <strspn@plt+0x2b38d4>
    6d58:			; <UNDEFINED> instruction: 0xf8139a07
    6d5c:	blls	1a6d6c <strspn@plt+0x1a5310>
    6d60:	ldreq	pc, [pc, #-8]	; 6d60 <strspn@plt+0x5304>
    6d64:	svclt	0x000c2b00
    6d68:			; <UNDEFINED> instruction: 0xf049464b
    6d6c:	blcs	7978 <strspn@plt+0x5f1c>
    6d70:	strbhi	pc, [r3, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    6d74:	strtmi	r6, [fp], -r2, lsr #17
    6d78:	ldrdne	pc, [r0], -fp
    6d7c:			; <UNDEFINED> instruction: 0xf7fc4638
    6d80:			; <UNDEFINED> instruction: 0xf7feff77
    6d84:			; <UNDEFINED> instruction: 0xf1b8b95d
    6d88:	svclt	0x00b40f00
    6d8c:			; <UNDEFINED> instruction: 0xf0092300
    6d90:	blcs	799c <strspn@plt+0x5f40>
    6d94:	ldrthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    6d98:	blcs	2d9b8 <strspn@plt+0x2bf5c>
    6d9c:	strbmi	fp, [sp], -ip, lsl #30
    6da0:	streq	pc, [r1, #-73]	; 0xffffffb7
    6da4:			; <UNDEFINED> instruction: 0xf0412d00
    6da8:	strls	r8, [r0, #-189]	; 0xffffff43
    6dac:	stmiavs	r2!, {r0, r1, r3, r6, r9, sl, lr}
    6db0:			; <UNDEFINED> instruction: 0xf8db4638
    6db4:			; <UNDEFINED> instruction: 0xf7fb1000
    6db8:			; <UNDEFINED> instruction: 0xf7fefe6b
    6dbc:			; <UNDEFINED> instruction: 0xf002b941
    6dc0:			; <UNDEFINED> instruction: 0xf7ff0207
    6dc4:	ldmmi	sp!, {r1, r4, r5, r8, fp, ip, sp, pc}^
    6dc8:	ldrbtmi	r9, [r8], #-262	; 0xfffffefa
    6dcc:	stcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    6dd0:	andcs	r9, r1, #98304	; 0x18000
    6dd4:	strtmi	r4, [r9], -r8, lsl #12
    6dd8:	stcl	7, cr15, [lr, #-1000]	; 0xfffffc18
    6ddc:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6de0:	andeq	pc, r8, r8, lsl #2
    6de4:			; <UNDEFINED> instruction: 0xf7fa2201
    6de8:			; <UNDEFINED> instruction: 0xf7ffed48
    6dec:			; <UNDEFINED> instruction: 0xf8d4ba01
    6df0:			; <UNDEFINED> instruction: 0xf1b88008
    6df4:	svclt	0x00d40f02
    6df8:	movwcs	r2, #4864	; 0x1300
    6dfc:	svceq	0x0001f1b8
    6e00:			; <UNDEFINED> instruction: 0xf043bf08
    6e04:	blcs	7a10 <strspn@plt+0x5fb4>
    6e08:	ldrhi	pc, [r2, #64]	; 0x40
    6e0c:	vmls.i8	d18, d0, d3
    6e10:	svcne	0x000c873b
    6e14:	streq	pc, [r4, -r7, lsl #2]
    6e18:	ldmdbge	pc, {r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6e1c:	ldrtmi	r4, [r5], -r8, ror #23
    6e20:	movge	pc, #14614528	; 0xdf0000
    6e24:	movls	pc, #14614528	; 0xdf0000
    6e28:	ldrbtmi	r4, [sl], #1147	; 0x47b
    6e2c:	ldrbtmi	r9, [r9], #1544	; 0x608
    6e30:	mul	r7, fp, r6
    6e34:	andcs	r4, r1, r9, asr r6
    6e38:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    6e3c:	ldrtmi	r4, [r7], #-684	; 0xfffffd54
    6e40:	stmdbge	fp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    6e44:	vmvn.i16	d23, #136	; 0x0088
    6e48:			; <UNDEFINED> instruction: 0xf7fa1041
    6e4c:	ldmdavc	fp!, {r5, r6, r8, sl, fp, sp, lr, pc}
    6e50:			; <UNDEFINED> instruction: 0xf0034649
    6e54:	bl	287ad8 <strspn@plt+0x28607c>
    6e58:	cdpvs	3, 1, cr0, cr11, cr3, {4}
    6e5c:	andcs	r4, r1, r2, lsl #12
    6e60:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    6e64:			; <UNDEFINED> instruction: 0x462a8879
    6e68:	addlt	fp, r9, #299008	; 0x49000
    6e6c:	ldrtmi	r1, [r5], #-3342	; 0xfffff2f2
    6e70:	vsubl.s8	q10, d16, d28
    6e74:	stmdbcs	r0, {r0, r1, r9, sl, pc}
    6e78:			; <UNDEFINED> instruction: 0xf1b8d0e0
    6e7c:			; <UNDEFINED> instruction: 0xf1070f02
    6e80:	bicsle	r0, r7, r4, lsl #4
    6e84:	stmib	sp, {r0, r4, r6, r7, fp, lr}^
    6e88:	ldrbtmi	r1, [r8], #-518	; 0xfffffdfa
    6e8c:	stc	7, cr15, [r8, #-1000]	; 0xfffffc18
    6e90:	andne	lr, r6, #3620864	; 0x374000
    6e94:	andcs	r4, r0, #16, 12	; 0x1000000
    6e98:	stcl	7, cr15, [lr], #1000	; 0x3e8
    6e9c:	strtmi	lr, [r2], -lr, asr #15
    6ea0:			; <UNDEFINED> instruction: 0xf0014638
    6ea4:			; <UNDEFINED> instruction: 0xf7fef947
    6ea8:	blls	1b51dc <strspn@plt+0x1b3780>
    6eac:	blx	fe8d95d6 <strspn@plt+0xfe8d7b7a>
    6eb0:	ldrbtmi	r3, [r9], #-6
    6eb4:	addeq	lr, r2, #1024	; 0x400
    6eb8:	vst2.<illegal width 64>	{d20,d22}, [pc], r6
    6ebc:			; <UNDEFINED> instruction: 0xf8d2737a
    6ec0:	ldrbtmi	r2, [r9], #-236	; 0xffffff14
    6ec4:	stmibeq	r2, {r9, ip, pc}
    6ec8:	blx	ceed6 <strspn@plt+0xcd47a>
    6ecc:			; <UNDEFINED> instruction: 0xf7fa6312
    6ed0:			; <UNDEFINED> instruction: 0xf7ffed46
    6ed4:			; <UNDEFINED> instruction: 0xf107b8b5
    6ed8:	andcs	r0, r1, #8
    6edc:	stcl	7, cr15, [ip], {250}	; 0xfa
    6ee0:			; <UNDEFINED> instruction: 0xf7fae6f1
    6ee4:			; <UNDEFINED> instruction: 0xf06fed60
    6ee8:	vst1.8	{d16-d19}, [pc], r1
    6eec:	strmi	r7, [r3], -r0, lsl #3
    6ef0:	eorseq	pc, ip, r7, lsl #2
    6ef4:	ldc	7, cr15, [sl], {250}	; 0xfa
    6ef8:	stmialt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6efc:			; <UNDEFINED> instruction: 0xf7ff9b06
    6f00:	blls	1b55a0 <strspn@plt+0x1b3b44>
    6f04:	svclt	0x000c2b00
    6f08:			; <UNDEFINED> instruction: 0xf049464b
    6f0c:	blcs	7b18 <strspn@plt+0x60bc>
    6f10:	ldrhi	pc, [pc, #64]!	; 6f58 <strspn@plt+0x54fc>
    6f14:	ldrdne	pc, [r0], -fp
    6f18:	vmls.i8	d18, d0, d3
    6f1c:	blls	2e89d8 <strspn@plt+0x2e6f7c>
    6f20:	strcc	r1, [r4, -sp, lsl #30]
    6f24:			; <UNDEFINED> instruction: 0xf0002b00
    6f28:	blls	2e8808 <strspn@plt+0x2e6dac>
    6f2c:			; <UNDEFINED> instruction: 0xf0002b20
    6f30:	blls	2e8c9c <strspn@plt+0x2e7240>
    6f34:			; <UNDEFINED> instruction: 0xf10007da
    6f38:	blls	2e8b00 <strspn@plt+0x2e70a4>
    6f3c:			; <UNDEFINED> instruction: 0xf100079b
    6f40:	blls	2e8acc <strspn@plt+0x2e7070>
    6f44:			; <UNDEFINED> instruction: 0xf57e075e
    6f48:	andcs	sl, r2, r8, asr #17
    6f4c:			; <UNDEFINED> instruction: 0xf7fa2600
    6f50:			; <UNDEFINED> instruction: 0x462aecde
    6f54:	movwcs	r4, #9785	; 0x2639
    6f58:			; <UNDEFINED> instruction: 0xf7fd9400
    6f5c:			; <UNDEFINED> instruction: 0xf7fef9b3
    6f60:	blls	1b5124 <strspn@plt+0x1b36c8>
    6f64:	svclt	0x000c2b00
    6f68:			; <UNDEFINED> instruction: 0xf049464b
    6f6c:	blcs	7b78 <strspn@plt+0x611c>
    6f70:	strhi	pc, [r6, #64]!	; 0x40
    6f74:	rscscs	sl, ip, #9984	; 0x2700
    6f78:	strcs	r2, [r0], -r0, lsl #2
    6f7c:			; <UNDEFINED> instruction: 0xf7fa4620
    6f80:			; <UNDEFINED> instruction: 0xf8dbecde
    6f84:	ldcne	0, cr2, [r9, #-0]
    6f88:	bcc	10ff80 <strspn@plt+0x10e524>
    6f8c:	bcs	ffed8814 <strspn@plt+0xffed6db8>
    6f90:	rscscs	fp, fp, #200, 30	; 0x320
    6f94:	andcs	pc, r0, fp, asr #17
    6f98:	stcl	7, cr15, [r6], #-1000	; 0xfffffc18
    6f9c:	strtmi	r4, [r2], -lr, lsl #19
    6fa0:	ldrbtmi	r2, [r9], #-1
    6fa4:	ldcl	7, cr15, [sl], {250}	; 0xfa
    6fa8:	stmdalt	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fac:	bls	1edbdc <strspn@plt+0x1ec180>
    6fb0:	blls	19e22c <strspn@plt+0x19c7d0>
    6fb4:	ldreq	pc, [pc], -r5
    6fb8:	svclt	0x000c2b00
    6fbc:			; <UNDEFINED> instruction: 0xf049464b
    6fc0:	blcs	7bcc <strspn@plt+0x6170>
    6fc4:	strhi	pc, [pc, #64]	; 700c <strspn@plt+0x55b0>
    6fc8:	ldrdcc	pc, [r0], -fp
    6fcc:	mulhi	r3, r7, r8
    6fd0:	strbmi	r1, [r2, #-3802]	; 0xfffff126
    6fd4:			; <UNDEFINED> instruction: 0xf1a3bfd8
    6fd8:			; <UNDEFINED> instruction: 0xf1b80804
    6fdc:			; <UNDEFINED> instruction: 0xf77e0f00
    6fe0:			; <UNDEFINED> instruction: 0xf8dfa87c
    6fe4:			; <UNDEFINED> instruction: 0x370391f8
    6fe8:	ldrtmi	r4, [r8], #3453	; 0xd7d
    6fec:			; <UNDEFINED> instruction: 0x46b344f9
    6ff0:			; <UNDEFINED> instruction: 0xf817447d
    6ff4:	ldrbmi	sl, [r8], -r1, lsl #30
    6ff8:	ldrdcs	pc, [r4, #137]	; 0x89
    6ffc:	mvnlt	r0, r1, asr #31
    7000:	bicsvc	pc, ip, #20971520	; 0x1400000
    7004:	bvs	7bf014 <strspn@plt+0x7bd5b8>
    7008:			; <UNDEFINED> instruction: 0xb1b63314
    700c:	ldrmi	r6, [r2, #2078]!	; 0x81e
    7010:	ldmdblt	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    7014:	adcsmi	r6, r0, #10354688	; 0x9e0000
    7018:	stmiavc	r1!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    701c:	andcc	lr, r3, #3457024	; 0x34c000
    7020:	ldmdbmi	r0!, {r0, r3, r4, r5, r8, r9, ip, sp, pc}^
    7024:	movwls	r2, #1
    7028:	ldrbtmi	r4, [r9], #-1555	; 0xfffff9ed
    702c:			; <UNDEFINED> instruction: 0xf7fa4652
    7030:	strbmi	lr, [r7, #-3222]	; 0xfffff36a
    7034:			; <UNDEFINED> instruction: 0xf7fed1dd
    7038:			; <UNDEFINED> instruction: 0xf04fb850
    703c:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7040:	stmibvs	r1!, {r2, r3, r4, r6, r7, ip, lr, pc}^
    7044:	blle	69144c <strspn@plt+0x68f9f0>
    7048:			; <UNDEFINED> instruction: 0xf0014650
    704c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7050:	strbhi	pc, [r0, #0]!	; <UNPREDICTABLE>
    7054:	ldmib	r0, {r0, r5, r6, r7, fp, ip, sp, lr}^
    7058:	stmdbcs	r0, {r0, r1, r9, ip, sp}
    705c:	ldrhi	pc, [r0], #-0
    7060:	andcs	r4, r1, r1, ror #18
    7064:	ldrmi	r9, [r3], -r0, lsl #6
    7068:			; <UNDEFINED> instruction: 0x46524479
    706c:	ldcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7070:	ldmdbmi	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7074:	ldrbtmi	r2, [r9], #-1
    7078:	ldcl	7, cr15, [r0], #-1000	; 0xfffffc18
    707c:	ldmdbmi	ip, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7080:	andcs	r4, r1, r2, asr r6
    7084:			; <UNDEFINED> instruction: 0xf7fa4479
    7088:	ldrb	lr, [r2, sl, ror #24]
    708c:	andeq	r7, r0, lr, asr #13
    7090:	andeq	r5, r0, r2, asr #24
    7094:	ldrdeq	r7, [r0], -r8
    7098:			; <UNDEFINED> instruction: 0x000075ba
    709c:			; <UNDEFINED> instruction: 0x000075ba
    70a0:			; <UNDEFINED> instruction: 0x000075ba
    70a4:			; <UNDEFINED> instruction: 0x000075ba
    70a8:			; <UNDEFINED> instruction: 0x000075bc
    70ac:			; <UNDEFINED> instruction: 0x000075bc
    70b0:			; <UNDEFINED> instruction: 0x000075b8
    70b4:			; <UNDEFINED> instruction: 0x000075b4
    70b8:			; <UNDEFINED> instruction: 0x000075b0
    70bc:	strdeq	r5, [r0], -lr
    70c0:	andeq	r7, r0, ip, lsr #5
    70c4:	muleq	r0, sl, r2
    70c8:	andeq	r5, r0, r8, lsr r9
    70cc:	strdeq	r7, [r0], -r2
    70d0:	strdeq	r7, [r0], -r6
    70d4:	ldrdeq	r7, [r0], -r6
    70d8:	andeq	r7, r0, lr, lsl r8
    70dc:			; <UNDEFINED> instruction: 0x000073b2
    70e0:	andeq	r7, r0, sl, asr #16
    70e4:	andeq	r7, r0, lr, lsl #7
    70e8:	andeq	r7, r0, r0, ror r0
    70ec:	andeq	r6, r0, r2, asr #29
    70f0:	andeq	r6, r0, ip, ror #29
    70f4:	andeq	r6, r0, r6, ror #29
    70f8:	andeq	r6, r0, r2, lsl #30
    70fc:	andeq	r6, r0, r0, lsl #30
    7100:	strdeq	r6, [r0], -lr
    7104:	andeq	r5, r0, r6, lsl #15
    7108:	andeq	r6, r0, r2, lsr #30
    710c:	andeq	r6, r0, r4, lsr pc
    7110:	andeq	r6, r0, lr, lsr #30
    7114:	andeq	r6, r0, r8, lsr #30
    7118:	andeq	r6, r0, r2, lsr #30
    711c:	andeq	r6, r0, lr, lsl pc
    7120:	andeq	r6, r0, sl, lsl pc
    7124:	andeq	r6, r0, r0, lsr #29
    7128:	andeq	r6, r0, r8, lsl #29
    712c:	andeq	r6, r0, r0, ror lr
    7130:	andeq	r6, r0, r8, asr lr
    7134:	andeq	r6, r0, ip, lsr lr
    7138:	andeq	r7, r0, sl, lsl #6
    713c:	andeq	r7, r0, r6, asr #6
    7140:	andeq	r6, r0, r0, ror #26
    7144:	andeq	r7, r0, r8, lsr r3
    7148:	andeq	r5, r0, sl, lsl r6
    714c:	ldrdeq	r7, [r0], -r6
    7150:	ldrdeq	r7, [r0], -r0
    7154:	ldrdeq	r7, [r0], -ip
    7158:	andeq	r6, r0, r2, lsr #25
    715c:	andeq	r7, r0, lr, asr #5
    7160:	andeq	r7, r0, r4, asr r2
    7164:	andeq	r6, r0, ip, ror #24
    7168:	andeq	r7, r0, r4, asr #5
    716c:	andeq	r7, r0, ip, asr #5
    7170:	andeq	r7, r0, ip, asr r2
    7174:	andeq	r7, r0, r2, asr #4
    7178:	andeq	r7, r0, r8, lsr #4
    717c:	andeq	r7, r0, lr, lsl #4
    7180:	andeq	r7, r0, lr, ror #9
    7184:	strdeq	r7, [r0], -ip
    7188:	andeq	r7, r0, r0, lsl r5
    718c:	andeq	r7, r0, r4, lsr #10
    7190:	andeq	r7, r0, lr, lsr #10
    7194:	andeq	r5, r0, lr, ror r1
    7198:	andeq	r7, r0, lr, lsr r5
    719c:	andeq	r4, r0, r4, ror #15
    71a0:	andeq	r7, r0, r0, asr r5
    71a4:	andeq	r5, r0, ip, lsr r1
    71a8:	andeq	r5, r0, sl, ror #7
    71ac:	andeq	r6, r0, r6, ror #12
    71b0:	andeq	r6, r0, r0, lsr r0
    71b4:	andeq	r6, r0, r2, lsr #13
    71b8:	andeq	r6, r0, r8, lsl r6
    71bc:	andeq	r5, r0, r6, asr #31
    71c0:	andeq	r9, r0, r4, lsr #18
    71c4:	strdeq	fp, [r1], -r6
    71c8:	andeq	r5, r0, sl, lsl #25
    71cc:	muleq	r0, r2, ip
    71d0:	andeq	fp, r1, lr, ror #26
    71d4:	andeq	r6, r0, sl, lsl #6
    71d8:	ldrdeq	r5, [r0], -r2
    71dc:	andeq	ip, r1, r8, lsl r0
    71e0:	andeq	ip, r1, r4, lsl r0
    71e4:	andeq	r5, r0, r6, lsl r9
    71e8:	ldrdeq	r5, [r0], -r8
    71ec:	ldrdeq	r5, [r0], -r2
    71f0:	andeq	r4, r0, r0, lsl r7
    71f4:			; <UNDEFINED> instruction: 0xf77d2d03
    71f8:	blls	2b2fc0 <strspn@plt+0x2b1564>
    71fc:	bls	1cf208 <strspn@plt+0x1cd7ac>
    7200:	stclne	8, cr15, [ip, #-892]	; 0xfffffc84
    7204:	ldrbtmi	r5, [r9], #-3228	; 0xfffff364
    7208:			; <UNDEFINED> instruction: 0xf7fa0964
    720c:			; <UNDEFINED> instruction: 0x2c00eba8
    7210:	strbhi	pc, [r9, #-0]	; <UNPREDICTABLE>
    7214:			; <UNDEFINED> instruction: 0xf0002c01
    7218:	cfstr32cs	mvfx8, [r3], {240}	; 0xf0
    721c:	ldrbhi	pc, [ip]	; <UNPREDICTABLE>
    7220:	ldcne	8, cr15, [r0, #-892]!	; 0xfffffc84
    7224:	andcs	r4, r1, r2, lsr #12
    7228:			; <UNDEFINED> instruction: 0xf7fa4479
    722c:	ldmdavc	r9!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    7230:	cfmadd32ls	mvax1, mvfx4, mvfx7, mvfx2
    7234:	blls	28f240 <strspn@plt+0x28d7e4>
    7238:	ldcpl	8, cr7, [fp, #752]	; 0x2f0
    723c:	strne	pc, [r0], r1, asr #7
    7240:	smlabtls	r0, r9, r9, r0
    7244:	ldcne	8, cr15, [r0, #-892]	; 0xfffffc84
    7248:	tsteq	pc, #3	; <UNPREDICTABLE>
    724c:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    7250:			; <UNDEFINED> instruction: 0xf7fa9601
    7254:	ldmvc	sl!, {r2, r7, r8, r9, fp, sp, lr, pc}
    7258:	stccc	8, cr15, [r0, #-892]	; 0xfffffc84
    725c:			; <UNDEFINED> instruction: 0xf0022001
    7260:			; <UNDEFINED> instruction: 0xf8df020f
    7264:	ldrbtmi	r1, [fp], #-3324	; 0xfffff304
    7268:	orreq	lr, r2, #3072	; 0xc00
    726c:	bvs	698458 <strspn@plt+0x6969fc>
    7270:	bl	1d45260 <strspn@plt+0x1d43804>
    7274:			; <UNDEFINED> instruction: 0xf8df78fa
    7278:	andcs	r1, r1, ip, ror #25
    727c:	streq	pc, [pc], #-2	; 7284 <strspn@plt+0x5828>
    7280:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7284:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    7288:	strbne	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    728c:	strls	r9, [r0], #-769	; 0xfffffcff
    7290:	orrne	pc, r0, #134217731	; 0x8000003
    7294:			; <UNDEFINED> instruction: 0xf7fa09d2
    7298:	vstrcs	d14, [r4, #-392]	; 0xfffffe78
    729c:	svcge	0x001df43d
    72a0:	blcs	2dec0 <strspn@plt+0x2c464>
    72a4:	strhi	pc, [ip, #-64]	; 0xffffffc0
    72a8:	andcs	r7, r1, sl, ror r9
    72ac:	ldcne	8, cr15, [r8], #892	; 0x37c
    72b0:	movweq	lr, #2562	; 0xa02
    72b4:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    72b8:	biceq	pc, r0, #134217731	; 0x8000003
    72bc:	vsubw.u8	<illegal reg q12.5>, q1, d1
    72c0:	movwls	r1, #769	; 0x301
    72c4:	orrne	pc, r0, #134217731	; 0x8000003
    72c8:			; <UNDEFINED> instruction: 0xf7fa09d2
    72cc:	ldmibvc	sl!, {r3, r6, r8, r9, fp, sp, lr, pc}
    72d0:	ldcne	8, cr15, [r8], {223}	; 0xdf
    72d4:	vaddl.u8	q9, d2, d1
    72d8:	ldrbtmi	r1, [r9], #-896	; 0xfffffc80
    72dc:			; <UNDEFINED> instruction: 0xf7fa09d2
    72e0:	ldmibvc	sl!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    72e4:			; <UNDEFINED> instruction: 0xf14006d1
    72e8:			; <UNDEFINED> instruction: 0xf8df84bf
    72ec:	vmull.u8	<illegal reg q8.5>, d18, d4
    72f0:	andcs	r1, r1, r0, asr #4
    72f4:			; <UNDEFINED> instruction: 0xf7fa4479
    72f8:			; <UNDEFINED> instruction: 0xf997eb32
    72fc:	andcs	r3, r1, r7
    7300:			; <UNDEFINED> instruction: 0xf8df79ba
    7304:	svceq	0x00db1c70
    7308:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    730c:	movweq	lr, #2562	; 0xa02
    7310:	vsubw.u8	<illegal reg q12.5>, q1, d0
    7314:	vsubw.u8	q8, q9, d0
    7318:			; <UNDEFINED> instruction: 0xf7fa02c0
    731c:	ldmibvc	sl!, {r5, r8, r9, fp, sp, lr, pc}^
    7320:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    7324:	vaddl.u8	q9, d2, d1
    7328:	movwls	r0, #4992	; 0x1380
    732c:	vmvn.i32	q10, #11075584	; 0x00a90000
    7330:	movwls	r0, #960	; 0x3c0
    7334:	movwne	pc, #962	; 0x3c2	; <UNPREDICTABLE>
    7338:	subne	pc, r0, #134217731	; 0x8000003
    733c:	bl	3c532c <strspn@plt+0x3c38d0>
    7340:			; <UNDEFINED> instruction: 0xf8df79fa
    7344:	andcs	r1, r1, r8, lsr ip
    7348:	subeq	pc, r0, #134217731	; 0x8000003
    734c:			; <UNDEFINED> instruction: 0xf7fa4479
    7350:	vstmdbcs	r3!, {d14-d16}
    7354:	mcrge	7, 6, pc, cr1, cr13, {3}	; <UNPREDICTABLE>
    7358:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
    735c:	andeq	pc, r8, #-1073741823	; 0xc0000001
    7360:	strcs	r2, [r0], -r1
    7364:			; <UNDEFINED> instruction: 0xf7fa4479
    7368:			; <UNDEFINED> instruction: 0xf8dfeafa
    736c:			; <UNDEFINED> instruction: 0xf1071c18
    7370:	andcs	r0, r1, r0, lsl r2
    7374:			; <UNDEFINED> instruction: 0xf7fa4479
    7378:			; <UNDEFINED> instruction: 0xf8dfeaf2
    737c:			; <UNDEFINED> instruction: 0xf1071c0c
    7380:	andcs	r0, r1, r0, lsr #4
    7384:			; <UNDEFINED> instruction: 0xf7fa4479
    7388:			; <UNDEFINED> instruction: 0xf7fdeaea
    738c:	blls	1b6cf8 <strspn@plt+0x1b529c>
    7390:	svclt	0x000c2b00
    7394:			; <UNDEFINED> instruction: 0xf049464b
    7398:	blcs	7fa4 <strspn@plt+0x6548>
    739c:			; <UNDEFINED> instruction: 0x83baf040
    73a0:	ldrdvs	pc, [r0], -fp
    73a4:	vcge.f32	d18, d0, d19
    73a8:			; <UNDEFINED> instruction: 0xf0358476
    73ac:			; <UNDEFINED> instruction: 0xf0000802
    73b0:	cdpne	2, 6, cr8, cr10, cr3, {7}
    73b4:			; <UNDEFINED> instruction: 0x46384631
    73b8:			; <UNDEFINED> instruction: 0xf04fbf18
    73bc:			; <UNDEFINED> instruction: 0xf7fa32ff
    73c0:			; <UNDEFINED> instruction: 0x2600ea5c
    73c4:	mrclt	7, 1, APSR_nzcv, cr12, cr13, {7}
    73c8:	andcs	r7, r1, fp, ror r9
    73cc:			; <UNDEFINED> instruction: 0x4616793c
    73d0:	orreq	pc, r0, r3, asr #7
    73d4:			; <UNDEFINED> instruction: 0xf8df9100
    73d8:	b	ce2b0 <strspn@plt+0xcc854>
    73dc:	andls	r0, r2, #0, 4
    73e0:	subeq	pc, r0, #201326595	; 0xc000003
    73e4:	b	1185d0 <strspn@plt+0x116b74>
    73e8:	andls	r0, r1, #0, 6
    73ec:	subeq	pc, r0, #196, 6	; 0x10000003
    73f0:	b	fed453e0 <strspn@plt+0xfed43984>
    73f4:			; <UNDEFINED> instruction: 0xf8df88fa
    73f8:	mulcs	r1, r8, fp
    73fc:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7400:			; <UNDEFINED> instruction: 0xf7fab292
    7404:	ldmdbhi	sl!, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    7408:	blne	fe24578c <strspn@plt+0xfe243d30>
    740c:	blt	148f418 <strspn@plt+0x148d9bc>
    7410:	addslt	r4, r2, #2030043136	; 0x79000000
    7414:	b	fe8c5404 <strspn@plt+0xfe8c39a8>
    7418:			; <UNDEFINED> instruction: 0xf8df897a
    741c:	andcs	r1, r1, ip, ror fp
    7420:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7424:			; <UNDEFINED> instruction: 0xf7fab292
    7428:	ldmibhi	sl!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    742c:	blne	1b457b0 <strspn@plt+0x1b43d54>
    7430:	blt	148f43c <strspn@plt+0x148d9e0>
    7434:	addslt	r4, r2, #2030043136	; 0x79000000
    7438:	b	fe445428 <strspn@plt+0xfe4439cc>
    743c:			; <UNDEFINED> instruction: 0xf8df89fa
    7440:	andcs	r1, r1, r0, ror #22
    7444:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
    7448:			; <UNDEFINED> instruction: 0xf7fab292
    744c:	bhi	ec1e74 <strspn@plt+0xec0418>
    7450:	blne	14457d4 <strspn@plt+0x1443d78>
    7454:	blt	148f460 <strspn@plt+0x148da04>
    7458:	addslt	r4, r2, #2030043136	; 0x79000000
    745c:	b	1fc544c <strspn@plt+0x1fc39f0>
    7460:	stcllt	7, cr15, [lr, #1012]!	; 0x3f4
    7464:	strdcs	r7, [r1], -sl
    7468:			; <UNDEFINED> instruction: 0x3c019907
    746c:			; <UNDEFINED> instruction: 0xf8df4002
    7470:			; <UNDEFINED> instruction: 0xf7fa9b38
    7474:			; <UNDEFINED> instruction: 0xf024ea74
    7478:	strcc	r0, [ip], #-1027	; 0xfffffbfd
    747c:			; <UNDEFINED> instruction: 0xf10744f9
    7480:	ldrtmi	r0, [ip], #-1544	; 0xfffff9f8
    7484:			; <UNDEFINED> instruction: 0x200178b3
    7488:			; <UNDEFINED> instruction: 0x46497872
    748c:	strcc	r4, [r4], -r3
    7490:	b	1945480 <strspn@plt+0x1943a24>
    7494:	mvnsle	r4, r6, lsr #5
    7498:	mrclt	7, 1, APSR_nzcv, cr14, cr14, {7}
    749c:			; <UNDEFINED> instruction: 0xf7fa200a
    74a0:			; <UNDEFINED> instruction: 0xf7feea56
    74a4:			; <UNDEFINED> instruction: 0xf8dfbea5
    74a8:	strtmi	r1, [sl], -r4, lsl #22
    74ac:			; <UNDEFINED> instruction: 0xf7fa4479
    74b0:			; <UNDEFINED> instruction: 0xf7feea56
    74b4:	bcc	76f30 <strspn@plt+0x754d4>
    74b8:	svclt	0x00184638
    74bc:	rscscc	pc, pc, #79	; 0x4f
    74c0:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74c4:	ldclt	7, cr15, [ip, #1012]!	; 0x3f4
    74c8:	ldrtmi	r2, [r8], -r1, lsl #20
    74cc:			; <UNDEFINED> instruction: 0xf04fbf18
    74d0:			; <UNDEFINED> instruction: 0xf7fa32ff
    74d4:			; <UNDEFINED> instruction: 0xf7fde9d2
    74d8:	mrcne	13, 3, fp, cr2, cr3, {5}
    74dc:			; <UNDEFINED> instruction: 0xf04f4638
    74e0:	svclt	0x00180600
    74e4:	rscscc	pc, pc, #79	; 0x4f
    74e8:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74ec:	stclt	7, cr15, [r8, #1012]!	; 0x3f4
    74f0:	svceq	0x0001f1b8
    74f4:	svclt	0x000c4638
    74f8:			; <UNDEFINED> instruction: 0xf04f4642
    74fc:			; <UNDEFINED> instruction: 0xf7fa32ff
    7500:			; <UNDEFINED> instruction: 0xf7fde9bc
    7504:	bcc	76b80 <strspn@plt+0x75124>
    7508:	ldrtmi	r4, [r8], -r1, lsr #12
    750c:			; <UNDEFINED> instruction: 0xf04fbf18
    7510:			; <UNDEFINED> instruction: 0xf7fa32ff
    7514:			; <UNDEFINED> instruction: 0xf7fde9b2
    7518:	mrcne	13, 3, fp, cr2, cr3, {4}
    751c:	ldrtmi	r4, [r8], -r9, lsr #12
    7520:	streq	pc, [r0], -pc, asr #32
    7524:			; <UNDEFINED> instruction: 0xf04fbf18
    7528:			; <UNDEFINED> instruction: 0xf7fa32ff
    752c:			; <UNDEFINED> instruction: 0xf7fde9a6
    7530:	bcc	76b54 <strspn@plt+0x750f8>
    7534:	ldrtmi	r4, [r8], -r1, lsr #12
    7538:			; <UNDEFINED> instruction: 0xf04fbf18
    753c:			; <UNDEFINED> instruction: 0xf7fa32ff
    7540:			; <UNDEFINED> instruction: 0xf7fde99c
    7544:	bcs	76b40 <strspn@plt+0x750e4>
    7548:	svclt	0x00184638
    754c:	rscscc	pc, pc, #79	; 0x4f
    7550:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7554:	ldcllt	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    7558:	svceq	0x0001f1b8
    755c:	svclt	0x000c4638
    7560:			; <UNDEFINED> instruction: 0xf04f4642
    7564:			; <UNDEFINED> instruction: 0xf7fa32ff
    7568:			; <UNDEFINED> instruction: 0xf7fde988
    756c:	cdpne	13, 7, cr11, cr2, cr9, {3}
    7570:	ldrtmi	r4, [r8], -r1, lsr #12
    7574:	streq	pc, [r0], -pc, asr #32
    7578:			; <UNDEFINED> instruction: 0xf04fbf18
    757c:			; <UNDEFINED> instruction: 0xf7fa32ff
    7580:			; <UNDEFINED> instruction: 0xf7fde97c
    7584:	bcc	76b00 <strspn@plt+0x750a4>
    7588:	ldrtmi	r4, [r8], -r9, lsr #12
    758c:			; <UNDEFINED> instruction: 0xf04fbf18
    7590:			; <UNDEFINED> instruction: 0xf7fa32ff
    7594:			; <UNDEFINED> instruction: 0xf7fde972
    7598:	blcs	76aec <strspn@plt+0x75090>
    759c:	svclt	0x000c4638
    75a0:			; <UNDEFINED> instruction: 0xf04f461a
    75a4:			; <UNDEFINED> instruction: 0xf7fa32ff
    75a8:			; <UNDEFINED> instruction: 0xf7fde968
    75ac:			; <UNDEFINED> instruction: 0xf1b9bd49
    75b0:	ldrtmi	r0, [r8], -r1, lsl #30
    75b4:	strbmi	fp, [sl], -ip, lsl #30
    75b8:	rscscc	pc, pc, #79	; 0x4f
    75bc:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75c0:	ldclt	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    75c4:			; <UNDEFINED> instruction: 0x46211e72
    75c8:			; <UNDEFINED> instruction: 0xf04f4638
    75cc:	svclt	0x00180600
    75d0:	rscscc	pc, pc, #79	; 0x4f
    75d4:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75d8:	ldclt	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    75dc:	teqcs	r0, sl, lsl #22
    75e0:	strbmi	r9, [r0], -r7, lsl #20
    75e4:	bge	6de860 <strspn@plt+0x6dce04>
    75e8:	b	2455d8 <strspn@plt+0x243b7c>
    75ec:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    75f0:	ldrbtmi	r0, [r9], #-2413	; 0xfffff693
    75f4:	strmi	r4, [r3], -sl, lsr #12
    75f8:			; <UNDEFINED> instruction: 0xf7fa2001
    75fc:			; <UNDEFINED> instruction: 0xf7fee9b0
    7600:	ldcge	12, cr11, [r1, #-420]	; 0xfffffe5c
    7604:	strbmi	r9, [r0], -r6, lsl #22
    7608:			; <UNDEFINED> instruction: 0x46294632
    760c:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7610:			; <UNDEFINED> instruction: 0xf0002800
    7614:	bvs	8e7f60 <strspn@plt+0x8e6504>
    7618:	blcs	18ef4 <strspn@plt+0x17498>
    761c:	orrhi	pc, r8, #64	; 0x40
    7620:	bls	1ee250 <strspn@plt+0x1ec7f4>
    7624:	andhi	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
    7628:	andseq	pc, pc, r8
    762c:	teqcs	r0, fp, lsl sl
    7630:	stmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7634:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7638:	subsne	lr, r8, #323584	; 0x4f000
    763c:			; <UNDEFINED> instruction: 0x46034479
    7640:			; <UNDEFINED> instruction: 0xf7fa2001
    7644:			; <UNDEFINED> instruction: 0xf7ffe98c
    7648:	blls	2b6510 <strspn@plt+0x2b4ab4>
    764c:	bls	1cfb14 <strspn@plt+0x1ce0b8>
    7650:	bge	6de8cc <strspn@plt+0x6dce70>
    7654:	andseq	pc, pc, r5
    7658:	ldmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    765c:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7660:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    7664:	andcs	r4, r1, r3, lsl #12
    7668:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    766c:	stclt	7, cr15, [r1], #1016	; 0x3f8
    7670:	bge	6ee2a8 <strspn@plt+0x6ec84c>
    7674:	stmdals	r7, {r1, r3, r8, fp, ip, pc}
    7678:	stcpl	8, cr6, [sp], {27}
    767c:	ldmdavc	r8, {r4, r5, r8, sp}
    7680:	andseq	pc, pc, r0
    7684:			; <UNDEFINED> instruction: 0xf7fa096d
    7688:			; <UNDEFINED> instruction: 0xf8dfe9ba
    768c:			; <UNDEFINED> instruction: 0x462a1930
    7690:			; <UNDEFINED> instruction: 0x46034479
    7694:			; <UNDEFINED> instruction: 0xf7fa2001
    7698:			; <UNDEFINED> instruction: 0xf7ffe962
    769c:	bge	6f6240 <strspn@plt+0x6f47e4>
    76a0:			; <UNDEFINED> instruction: 0x46282130
    76a4:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76a8:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    76ac:	subsne	lr, r8, #323584	; 0x4f000
    76b0:			; <UNDEFINED> instruction: 0x46034479
    76b4:			; <UNDEFINED> instruction: 0xf7fa2001
    76b8:			; <UNDEFINED> instruction: 0xf7ffe952
    76bc:	blls	2b6000 <strspn@plt+0x2b45a4>
    76c0:	bls	1cfb88 <strspn@plt+0x1ce12c>
    76c4:	ldcpl	6, cr4, [sp], {64}	; 0x40
    76c8:			; <UNDEFINED> instruction: 0xf7faaa1b
    76cc:			; <UNDEFINED> instruction: 0xf8dfe998
    76d0:	stmdbeq	sp!, {r2, r4, r5, r6, r7, fp, ip}^
    76d4:			; <UNDEFINED> instruction: 0x462a4479
    76d8:	andcs	r4, r1, r3, lsl #12
    76dc:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76e0:	svclt	0x00baf7fe
    76e4:	teqcs	r0, sl, lsl #22
    76e8:	strbmi	r9, [r0], -r7, lsl #20
    76ec:	bge	6de968 <strspn@plt+0x6dcf0c>
    76f0:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76f4:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    76f8:	ldrbtmi	r0, [r9], #-2413	; 0xfffff693
    76fc:	strmi	r4, [r3], -sl, lsr #12
    7700:			; <UNDEFINED> instruction: 0xf7fa2001
    7704:			; <UNDEFINED> instruction: 0xf7ffe92c
    7708:	blls	2b5c00 <strspn@plt+0x2b41a4>
    770c:	bls	1cfbd4 <strspn@plt+0x1ce178>
    7710:	ldcpl	6, cr4, [sp], {64}	; 0x40
    7714:			; <UNDEFINED> instruction: 0xf7faaa1b
    7718:			; <UNDEFINED> instruction: 0xf8dfe972
    771c:	stmdbeq	sp!, {r4, r5, r7, fp, ip}^
    7720:			; <UNDEFINED> instruction: 0x462a4479
    7724:	andcs	r4, r1, r3, lsl #12
    7728:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    772c:	mcrlt	7, 2, pc, cr5, cr14, {7}	; <UNPREDICTABLE>
    7730:	teqcs	r0, sl, lsl #22
    7734:	vldmiapl	sp, {s18-s24}
    7738:			; <UNDEFINED> instruction: 0xf005aa1b
    773c:			; <UNDEFINED> instruction: 0xf7fa001f
    7740:			; <UNDEFINED> instruction: 0xf8dfe95e
    7744:	stmdbeq	sl!, {r2, r3, r7, fp, ip}^
    7748:			; <UNDEFINED> instruction: 0x46034479
    774c:			; <UNDEFINED> instruction: 0xf7fa2001
    7750:			; <UNDEFINED> instruction: 0xf7fee906
    7754:	blls	2b6e64 <strspn@plt+0x2b5408>
    7758:	bls	1cfc20 <strspn@plt+0x1ce1c4>
    775c:	ldcpl	6, cr4, [sp], {64}	; 0x40
    7760:			; <UNDEFINED> instruction: 0xf7faaa1b
    7764:			; <UNDEFINED> instruction: 0xf8dfe94c
    7768:	stmdbeq	sp!, {r2, r3, r5, r6, fp, ip}^
    776c:			; <UNDEFINED> instruction: 0x462a4479
    7770:	andcs	r4, r1, r3, lsl #12
    7774:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7778:	stmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    777c:	teqcs	r0, sl, lsl #22
    7780:	vldmiapl	sp, {s18-s24}
    7784:			; <UNDEFINED> instruction: 0xf005aa1b
    7788:			; <UNDEFINED> instruction: 0xf7fa001f
    778c:			; <UNDEFINED> instruction: 0xf8dfe938
    7790:	stmdbeq	sl!, {r3, r6, fp, ip}^
    7794:			; <UNDEFINED> instruction: 0x46034479
    7798:			; <UNDEFINED> instruction: 0xf7fa2001
    779c:			; <UNDEFINED> instruction: 0xf7fee8e0
    77a0:	blls	2b63a4 <strspn@plt+0x2b4948>
    77a4:	bls	1d906c <strspn@plt+0x1d7610>
    77a8:	ldfpls	f2, [sp], {48}	; 0x30
    77ac:			; <UNDEFINED> instruction: 0xf7faaa1b
    77b0:			; <UNDEFINED> instruction: 0xf8dfe926
    77b4:	stmdbeq	sp!, {r3, r5, fp, ip}^
    77b8:			; <UNDEFINED> instruction: 0x462a4479
    77bc:	andcs	r4, r1, r3, lsl #12
    77c0:	stmia	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77c4:	svclt	0x00abf7fe
    77c8:	teqcs	r0, sl, lsl #22
    77cc:	vldmiapl	sp, {s18-s24}
    77d0:			; <UNDEFINED> instruction: 0xf005aa1b
    77d4:			; <UNDEFINED> instruction: 0xf7fa001f
    77d8:			; <UNDEFINED> instruction: 0xf8dfe912
    77dc:	stmdbeq	sl!, {r2, fp, ip}^
    77e0:			; <UNDEFINED> instruction: 0x46034479
    77e4:			; <UNDEFINED> instruction: 0xf7fa2001
    77e8:			; <UNDEFINED> instruction: 0xf7fee8ba
    77ec:	blls	2b6cf4 <strspn@plt+0x2b5298>
    77f0:	bls	1cfcb8 <strspn@plt+0x1ce25c>
    77f4:	bge	6dea70 <strspn@plt+0x6dd014>
    77f8:	andseq	pc, pc, r5
    77fc:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7800:	ubfxne	pc, pc, #17, #1
    7804:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    7808:	andcs	r4, r1, r3, lsl #12
    780c:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7810:	ldclt	7, cr15, [fp], #1016	; 0x3f8
    7814:	teqcs	r0, sl, lsl #22
    7818:	vldmiapl	sp, {s18-s24}
    781c:			; <UNDEFINED> instruction: 0xf005aa1b
    7820:			; <UNDEFINED> instruction: 0xf7fa001f
    7824:			; <UNDEFINED> instruction: 0xf8dfe8ec
    7828:	stmdbeq	sl!, {r6, r7, r8, r9, sl, ip}^
    782c:			; <UNDEFINED> instruction: 0x46034479
    7830:			; <UNDEFINED> instruction: 0xf7fa2001
    7834:			; <UNDEFINED> instruction: 0xf7fee894
    7838:	bge	6f692c <strspn@plt+0x6f4ed0>
    783c:			; <UNDEFINED> instruction: 0x46282130
    7840:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7844:	sbfxne	pc, pc, #17, #5
    7848:	subsne	lr, r8, #323584	; 0x4f000
    784c:			; <UNDEFINED> instruction: 0x46034479
    7850:			; <UNDEFINED> instruction: 0xf7fa2001
    7854:			; <UNDEFINED> instruction: 0xf7ffe884
    7858:	blls	2b6294 <strspn@plt+0x2b4838>
    785c:	bls	1cfd24 <strspn@plt+0x1ce2c8>
    7860:	bge	6deadc <strspn@plt+0x6dd080>
    7864:	andseq	pc, pc, r5
    7868:	stmia	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    786c:			; <UNDEFINED> instruction: 0x1780f8df
    7870:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    7874:	andcs	r4, r1, r3, lsl #12
    7878:	ldmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    787c:	blt	1685880 <strspn@plt+0x1683e24>
    7880:			; <UNDEFINED> instruction: 0x1770f8df
    7884:	ldrbtmi	r2, [r9], #-1
    7888:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    788c:	bllt	ff485890 <strspn@plt+0xff483e34>
    7890:			; <UNDEFINED> instruction: 0x0764f8df
    7894:	andeq	lr, r2, #174080	; 0x2a800
    7898:	cfmadd32ls	mvax2, mvfx4, mvfx8, mvfx1
    789c:			; <UNDEFINED> instruction: 0xf7f94478
    78a0:			; <UNDEFINED> instruction: 0xf7fdefc0
    78a4:	bge	6f67e0 <strspn@plt+0x6f4d84>
    78a8:			; <UNDEFINED> instruction: 0x46402130
    78ac:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78b0:			; <UNDEFINED> instruction: 0x1748f8df
    78b4:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    78b8:	andcs	r4, r1, r3, lsl #12
    78bc:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78c0:			; <UNDEFINED> instruction: 0xf7fe68a2
    78c4:			; <UNDEFINED> instruction: 0xf8dfbbe2
    78c8:	blne	a895b0 <strspn@plt+0xa87b54>
    78cc:	ldrbtmi	r2, [r8], #-260	; 0xfffffefc
    78d0:	svc	0x00a6f7f9
    78d4:	bllt	fed458d0 <strspn@plt+0xfed43e74>
    78d8:			; <UNDEFINED> instruction: 0x0728f8df
    78dc:	ldrbmi	r1, [r9], -sl, lsr #21
    78e0:			; <UNDEFINED> instruction: 0xf7f94478
    78e4:			; <UNDEFINED> instruction: 0xf7fdef9e
    78e8:	vmlals.f64	d11, d23, d27
    78ec:	bllt	fea458e8 <strspn@plt+0xfea43e8c>
    78f0:			; <UNDEFINED> instruction: 0xf8df9e07
    78f4:	bl	fea4954c <strspn@plt+0xfea47af0>
    78f8:	tstcs	r2, sl, lsl #4
    78fc:			; <UNDEFINED> instruction: 0xf7f94478
    7900:			; <UNDEFINED> instruction: 0xf7fdef90
    7904:	vmovls.32	d23[0], fp
    7908:			; <UNDEFINED> instruction: 0x1700f8df
    790c:	movweq	lr, #35749	; 0x8ba5
    7910:	usateq	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    7914:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    7918:			; <UNDEFINED> instruction: 0xf7f94478
    791c:			; <UNDEFINED> instruction: 0xf7fdef82
    7920:			; <UNDEFINED> instruction: 0xf8dfbb8f
    7924:	ldrbtmi	r0, [r8], #-1776	; 0xfffff910
    7928:	svc	0x007af7f9
    792c:	bllt	fe245928 <strspn@plt+0xfe243ecc>
    7930:	andeq	pc, r1, #184, 2	; 0x2e
    7934:	svclt	0x00184638
    7938:	rscscc	pc, pc, #79	; 0x4f
    793c:	svc	0x009cf7f9
    7940:	bllt	1fc593c <strspn@plt+0x1fc3ee0>
    7944:	ldrdne	pc, [r0], -fp
    7948:			; <UNDEFINED> instruction: 0x46324638
    794c:	svc	0x0094f7f9
    7950:	bllt	1dc594c <strspn@plt+0x1dc3ef0>
    7954:			; <UNDEFINED> instruction: 0x06c0f8df
    7958:			; <UNDEFINED> instruction: 0xf7f94478
    795c:			; <UNDEFINED> instruction: 0xf7fdef62
    7960:			; <UNDEFINED> instruction: 0xf8dfbb6f
    7964:	bl	feac944c <strspn@plt+0xfeac79f0>
    7968:	strbmi	r0, [r1], -sl, lsl #4
    796c:	ldrbtmi	r9, [r8], #-3591	; 0xfffff1f9
    7970:	svc	0x0056f7f9
    7974:	bllt	1945970 <strspn@plt+0x1943f14>
    7978:	stcge	6, cr4, [r7], #-228	; 0xffffff1c
    797c:	svceq	0x0008f851
    7980:	strtmi	r4, [r2], -r3, lsr #12
    7984:	movwgt	r6, #14409	; 0x3849
    7988:			; <UNDEFINED> instruction: 0xf8df2001
    798c:			; <UNDEFINED> instruction: 0xf8841694
    7990:	ldrbtmi	r8, [r9], #-8
    7994:	svc	0x00e2f7f9
    7998:			; <UNDEFINED> instruction: 0xf853463b
    799c:	ssatmi	r0, #5, r0, lsl #30
    79a0:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    79a4:	stmia	ip!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    79a8:	strtmi	r0, [r2], -pc
    79ac:			; <UNDEFINED> instruction: 0x1674f8df
    79b0:			; <UNDEFINED> instruction: 0xf8842001
    79b4:	ldrbtmi	r8, [r9], #-16
    79b8:	svc	0x00d0f7f9
    79bc:			; <UNDEFINED> instruction: 0xf8df6a3b
    79c0:	strtmi	r1, [r2], -r8, ror #12
    79c4:			; <UNDEFINED> instruction: 0xf8842001
    79c8:	ldrbtmi	r8, [r9], #-4
    79cc:			; <UNDEFINED> instruction: 0xf7f96023
    79d0:	cdpcs	15, 3, cr14, cr7, cr6, {6}
    79d4:	ldclge	7, cr15, [r5], #508	; 0x1fc
    79d8:	mlacc	r4, r7, r8, pc	; <UNPREDICTABLE>
    79dc:			; <UNDEFINED> instruction: 0xf0002b34
    79e0:			; <UNDEFINED> instruction: 0xf8df8232
    79e4:	ldrbtmi	r2, [sl], #-1608	; 0xfffff9b8
    79e8:	blcs	2e610 <strspn@plt+0x2cbb4>
    79ec:	mvnhi	pc, r0
    79f0:			; <UNDEFINED> instruction: 0x163cf8df
    79f4:	ldrbtmi	r2, [r9], #-1
    79f8:	svc	0x00b0f7f9
    79fc:	eoreq	pc, r4, r7, lsl #2
    7a00:	tstcs	r4, r0, lsl #4
    7a04:	svc	0x0038f7f9
    7a08:	mlashi	r8, r7, r8, pc	; <UNPREDICTABLE>
    7a0c:			; <UNDEFINED> instruction: 0xf8df2001
    7a10:	strbmi	r1, [r2], -r4, lsr #12
    7a14:			; <UNDEFINED> instruction: 0xf7f94479
    7a18:	cdpcs	15, 3, cr14, cr11, cr2, {5}
    7a1c:	ldclge	7, cr15, [r1], {127}	; 0x7f
    7a20:	svceq	0x00ecf1b8
    7a24:	andshi	pc, r2, #0
    7a28:	svceq	0x00a1f1b8
    7a2c:	rsbshi	pc, r0, #0
    7a30:	svc	0x00b8f7f9
    7a34:	strmi	r9, [r3], r8, lsl #22
    7a38:			; <UNDEFINED> instruction: 0xf0402b00
    7a3c:			; <UNDEFINED> instruction: 0xf5b68262
    7a40:			; <UNDEFINED> instruction: 0xf6ff7f0f
    7a44:	stccs	12, cr10, [r2, #-760]	; 0xfffffd08
    7a48:	subshi	pc, r2, #0
    7a4c:	blcs	2e674 <strspn@plt+0x2cc18>
    7a50:	cfldrsge	mvf15, [r7], #252	; 0xfc
    7a54:	eorseq	pc, ip, r7, lsl #2
    7a58:	andcs	r4, r0, #95420416	; 0x5b00000
    7a5c:	orrvc	pc, r0, pc, asr #8
    7a60:	mcr	7, 7, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7a64:			; <UNDEFINED> instruction: 0xf8dfe4ad
    7a68:	bl	feac91b0 <strspn@plt+0xfeac7754>
    7a6c:	strbmi	r0, [r1], -sl, lsl #4
    7a70:	ldrbtmi	r9, [r8], #-3591	; 0xfffff1f9
    7a74:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    7a78:	blt	ff8c5a74 <strspn@plt+0xff8c4018>
    7a7c:	ldreq	pc, [ip, #2271]!	; 0x8df
    7a80:	bne	fe899554 <strspn@plt+0xfe897af8>
    7a84:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    7a88:			; <UNDEFINED> instruction: 0xf7f99e08
    7a8c:			; <UNDEFINED> instruction: 0xf7fdeeca
    7a90:	blls	2b65f4 <strspn@plt+0x2b4b98>
    7a94:	bls	1cff5c <strspn@plt+0x1ce500>
    7a98:	bge	6ded14 <strspn@plt+0x6dd2b8>
    7a9c:	andseq	pc, pc, r5
    7aa0:	svc	0x00acf7f9
    7aa4:	ldrne	pc, [r8, #2271]	; 0x8df
    7aa8:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    7aac:	andcs	r4, r1, r3, lsl #12
    7ab0:	svc	0x0054f7f9
    7ab4:	blt	bc5ab8 <strspn@plt+0xbc405c>
    7ab8:			; <UNDEFINED> instruction: 0xf005796d
    7abc:	str	r0, [pc, #1281]!	; 7fc5 <strspn@plt+0x6569>
    7ac0:	teqcs	r0, sl, lsl #22
    7ac4:	vldmiapl	ip, {s18-s24}
    7ac8:			; <UNDEFINED> instruction: 0xf004aa1b
    7acc:			; <UNDEFINED> instruction: 0xf7f9001f
    7ad0:			; <UNDEFINED> instruction: 0xf8dfef96
    7ad4:	stmdbeq	r2!, {r4, r5, r6, r8, sl, ip}^
    7ad8:			; <UNDEFINED> instruction: 0x46034479
    7adc:			; <UNDEFINED> instruction: 0xf7f92001
    7ae0:			; <UNDEFINED> instruction: 0xf7ffef3e
    7ae4:	bge	6f6408 <strspn@plt+0x6f49ac>
    7ae8:			; <UNDEFINED> instruction: 0x46302130
    7aec:	svc	0x0086f7f9
    7af0:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7af4:	ldrbtmi	r0, [r9], #-2410	; 0xfffff696
    7af8:	andcs	r4, r1, r3, lsl #12
    7afc:	svc	0x002ef7f9
    7b00:	blt	18c5b04 <strspn@plt+0x18c40a8>
    7b04:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    7b08:			; <UNDEFINED> instruction: 0xf7f94478
    7b0c:	stmiavs	r2!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    7b10:	stmdblt	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b14:	teqcs	r0, sl, lsl #22
    7b18:	vldmiapl	sp, {s18-s24}
    7b1c:			; <UNDEFINED> instruction: 0xf005aa1b
    7b20:			; <UNDEFINED> instruction: 0xf7f9001f
    7b24:			; <UNDEFINED> instruction: 0xf8dfef6c
    7b28:	stmdbeq	sl!, {r3, r5, r8, sl, ip}^
    7b2c:			; <UNDEFINED> instruction: 0x46034479
    7b30:			; <UNDEFINED> instruction: 0xf7f92001
    7b34:	stmiavs	r5!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    7b38:			; <UNDEFINED> instruction: 0xf8dfe432
    7b3c:			; <UNDEFINED> instruction: 0x462a1518
    7b40:	ldrbtmi	r2, [r9], #-1
    7b44:	svc	0x000af7f9
    7b48:	ldmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b4c:	streq	pc, [r8, #-2271]	; 0xfffff721
    7b50:	strcs	r4, [r0], -r1, lsr #12
    7b54:			; <UNDEFINED> instruction: 0xf7f94478
    7b58:			; <UNDEFINED> instruction: 0xf7fdee64
    7b5c:			; <UNDEFINED> instruction: 0xf8dfba71
    7b60:	ldrbtmi	r0, [r8], #-1276	; 0xfffffb04
    7b64:	mrc	7, 4, APSR_nzcv, cr12, cr9, {7}
    7b68:	ldcllt	7, cr15, [ip, #1016]!	; 0x3f8
    7b6c:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7b70:			; <UNDEFINED> instruction: 0xf7f94478
    7b74:			; <UNDEFINED> instruction: 0xf7fdee96
    7b78:			; <UNDEFINED> instruction: 0xf8dfba63
    7b7c:	ldrbtmi	r0, [r8], #-1256	; 0xfffffb18
    7b80:	mcr	7, 4, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    7b84:	mcrlt	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    7b88:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7b8c:			; <UNDEFINED> instruction: 0xf7f94478
    7b90:			; <UNDEFINED> instruction: 0xf7fdee48
    7b94:			; <UNDEFINED> instruction: 0x4698ba55
    7b98:			; <UNDEFINED> instruction: 0x461e4618
    7b9c:	mrc	7, 5, APSR_nzcv, cr6, cr9, {7}
    7ba0:	strtmi	r4, [sl], -r3, asr #12
    7ba4:	strls	r4, [r0], #-1593	; 0xfffff9c7
    7ba8:	blx	fe345ba2 <strspn@plt+0xfe344146>
    7bac:			; <UNDEFINED> instruction: 0xf7f92001
    7bb0:	strtmi	lr, [sl], -lr, lsr #29
    7bb4:	movwcs	r4, #5689	; 0x1639
    7bb8:			; <UNDEFINED> instruction: 0xf7fc9400
    7bbc:	andcs	pc, r2, r3, lsl #23
    7bc0:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7bc4:	ldrtmi	r4, [r9], -sl, lsr #12
    7bc8:	strls	r2, [r0], #-770	; 0xfffffcfe
    7bcc:	blx	1ec5bc6 <strspn@plt+0x1ec416a>
    7bd0:	blt	dc5bcc <strspn@plt+0xdc4170>
    7bd4:	ldreq	pc, [r4], #2271	; 0x8df
    7bd8:			; <UNDEFINED> instruction: 0xf7f94478
    7bdc:			; <UNDEFINED> instruction: 0xf7fdee22
    7be0:			; <UNDEFINED> instruction: 0xf8dfba2f
    7be4:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    7be8:	mrc	7, 0, APSR_nzcv, cr10, cr9, {7}
    7bec:	blt	a45be8 <strspn@plt+0xa4418c>
    7bf0:	streq	pc, [r0], #2271	; 0x8df
    7bf4:			; <UNDEFINED> instruction: 0xf7f94478
    7bf8:			; <UNDEFINED> instruction: 0xf7fdee14
    7bfc:	strmi	fp, [sl], -r1, lsr #20
    7c00:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c04:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c08:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7c0c:	mcr	7, 0, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7c10:	blt	5c5c0c <strspn@plt+0x5c41b0>
    7c14:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c18:	andcs	r4, r1, r2, asr r6
    7c1c:			; <UNDEFINED> instruction: 0xf7f94479
    7c20:			; <UNDEFINED> instruction: 0xf7ffee9e
    7c24:			; <UNDEFINED> instruction: 0xf8dfba06
    7c28:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    7c2c:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    7c30:	blt	1c5c2c <strspn@plt+0x1c41d0>
    7c34:			; <UNDEFINED> instruction: 0x200168bc
    7c38:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c3c:	ldrbtmi	fp, [r9], #-2596	; 0xfffff5dc
    7c40:	mcr	7, 4, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    7c44:			; <UNDEFINED> instruction: 0xf0402c00
    7c48:			; <UNDEFINED> instruction: 0xf8df80a4
    7c4c:	ldrbtmi	r0, [r8], #-1088	; 0xfffffbc0
    7c50:	mcr	7, 1, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    7c54:	strdcs	r6, [r1], -sl
    7c58:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c5c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    7c60:	mrc	7, 3, APSR_nzcv, cr12, cr9, {7}
    7c64:	stmiblt	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c68:	strtne	pc, [r8], #-2271	; 0xfffff721
    7c6c:	ldrbtmi	r2, [r9], #-1
    7c70:	mrc	7, 3, APSR_nzcv, cr4, cr9, {7}
    7c74:	bllt	1085c78 <strspn@plt+0x108421c>
    7c78:	ldreq	pc, [ip], #-2271	; 0xfffff721
    7c7c:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    7c80:	stcl	7, cr15, [lr, #996]	; 0x3e4
    7c84:	ldmiblt	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c88:	ldreq	pc, [r0], #-2271	; 0xfffff721
    7c8c:			; <UNDEFINED> instruction: 0xf7f94478
    7c90:			; <UNDEFINED> instruction: 0xf7fdedc8
    7c94:			; <UNDEFINED> instruction: 0xf8dfb9d5
    7c98:	ldrtmi	r0, [r1], -r8, lsl #8
    7c9c:			; <UNDEFINED> instruction: 0xf7f94478
    7ca0:			; <UNDEFINED> instruction: 0xf7ffedc0
    7ca4:	andcs	fp, sl, lr, lsl #23
    7ca8:	mrc	7, 2, APSR_nzcv, cr0, cr9, {7}
    7cac:	blt	ff005cb0 <strspn@plt+0xff004254>
    7cb0:			; <UNDEFINED> instruction: 0x462148fc
    7cb4:	ldrbtmi	r2, [r8], #-1536	; 0xfffffa00
    7cb8:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    7cbc:	stmiblt	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cc0:			; <UNDEFINED> instruction: 0x4629793a
    7cc4:	andcc	r4, r5, #248, 16	; 0xf80000
    7cc8:			; <UNDEFINED> instruction: 0xf7f94478
    7ccc:			; <UNDEFINED> instruction: 0xf7ffedaa
    7cd0:	ldmibmi	r6!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    7cd4:	ldrbtmi	r2, [r9], #-1
    7cd8:	mcr	7, 2, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7cdc:	stcllt	7, cr15, [r0, #1016]	; 0x3f8
    7ce0:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    7ce4:	orreq	lr, r4, #3072	; 0xc00
    7ce8:			; <UNDEFINED> instruction: 0x0110f8d3
    7cec:	ldcl	7, cr15, [r8, #996]	; 0x3e4
    7cf0:	ldclt	7, cr15, [r6, #1016]!	; 0x3f8
    7cf4:	ldrbtmi	r4, [r8], #-2287	; 0xfffff711
    7cf8:	ldcl	7, cr15, [r2, #996]	; 0x3e4
    7cfc:	ldclt	7, cr15, [ip, #1016]	; 0x3f8
    7d00:	stc	7, cr15, [r6, #996]	; 0x3e4
    7d04:			; <UNDEFINED> instruction: 0xf7f92001
    7d08:	movwcs	lr, #7682	; 0x1e02
    7d0c:	ldrtmi	r4, [r9], -sl, lsr #12
    7d10:			; <UNDEFINED> instruction: 0xf7fc9400
    7d14:			; <UNDEFINED> instruction: 0xf7fffad7
    7d18:	andcs	fp, r0, r4, lsl r9
    7d1c:	ldcl	7, cr15, [r6, #996]!	; 0x3e4
    7d20:	strtmi	r2, [sl], -r0, lsl #6
    7d24:	strls	r4, [r0], #-1593	; 0xfffff9c7
    7d28:	blx	ff345d20 <strspn@plt+0xff3442c4>
    7d2c:	stmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d30:	strmi	r4, [r2], -r1, ror #23
    7d34:	ldrbtmi	r4, [fp], #-2273	; 0xfffff71f
    7d38:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    7d3c:			; <UNDEFINED> instruction: 0xf7f94478
    7d40:	strbt	lr, [sp], #-3440	; 0xfffff290
    7d44:	ldrdcs	r4, [r1], -lr
    7d48:			; <UNDEFINED> instruction: 0xf7f94479
    7d4c:			; <UNDEFINED> instruction: 0xf7feee08
    7d50:	ldmibmi	ip, {r6, r7, r9, sl, fp, ip, sp, pc}^
    7d54:	ldrbtmi	r2, [r9], #-1
    7d58:	mcr	7, 0, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7d5c:	mrclt	7, 5, APSR_nzcv, cr9, cr14, {7}
    7d60:			; <UNDEFINED> instruction: 0x462249d9
    7d64:	ldrbtmi	r2, [r9], #-1
    7d68:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    7d6c:	svclt	0x0055f7fe
    7d70:			; <UNDEFINED> instruction: 0x462249d6
    7d74:	ldrbtmi	r2, [r9], #-1
    7d78:	ldcl	7, cr15, [r0, #996]!	; 0x3e4
    7d7c:	svclt	0x003cf7fe
    7d80:			; <UNDEFINED> instruction: 0x463249d3
    7d84:	strcs	r2, [r0], -r1
    7d88:			; <UNDEFINED> instruction: 0xf7f94479
    7d8c:			; <UNDEFINED> instruction: 0xf7fdede8
    7d90:	ldmibmi	r0, {r0, r1, r2, r4, r6, r8, fp, ip, sp, pc}^
    7d94:	andcs	r4, r1, r2, lsr #12
    7d98:			; <UNDEFINED> instruction: 0xf7f94479
    7d9c:	ldrb	lr, [r9, -r0, ror #27]
    7da0:	strtmi	r4, [r1], -sp, asr #17
    7da4:			; <UNDEFINED> instruction: 0xf7f94478
    7da8:			; <UNDEFINED> instruction: 0xf7fded3c
    7dac:	stmiami	fp, {r0, r3, r6, r8, fp, ip, sp, pc}^
    7db0:	strcs	r4, [r0], -r9, lsr #12
    7db4:			; <UNDEFINED> instruction: 0xf7f94478
    7db8:			; <UNDEFINED> instruction: 0xf7fded34
    7dbc:	stmibmi	r8, {r0, r6, r8, fp, ip, sp, pc}^
    7dc0:	ldrbtmi	r2, [r9], #-1
    7dc4:	stcl	7, cr15, [sl, #996]	; 0x3e4
    7dc8:	stmibmi	r6, {r1, r2, r3, r4, r9, sl, sp, lr, pc}^
    7dcc:	ldrbtmi	r2, [r9], #-1
    7dd0:	stcl	7, cr15, [r4, #996]	; 0x3e4
    7dd4:	ldclt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7dd8:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    7ddc:	stcl	7, cr15, [r0, #-996]!	; 0xfffffc1c
    7de0:	blt	985de4 <strspn@plt+0x984388>
    7de4:	ldrtmi	r4, [r9], -sl, lsr #12
    7de8:	mvnscc	pc, #79	; 0x4f
    7dec:	strls	r2, [r0], #-0
    7df0:			; <UNDEFINED> instruction: 0xf7fc4606
    7df4:			; <UNDEFINED> instruction: 0xf7fdfa67
    7df8:	ldmmi	ip!, {r0, r1, r5, r8, fp, ip, sp, pc}
    7dfc:			; <UNDEFINED> instruction: 0xf7f94478
    7e00:			; <UNDEFINED> instruction: 0xf7ffed50
    7e04:			; <UNDEFINED> instruction: 0x469aba14
    7e08:	ldmibmi	r9!, {r0, r1, r4, r5, r6, r8, sl, sp, lr, pc}
    7e0c:	ldrbtmi	r2, [r9], #-1
    7e10:	stc	7, cr15, [r4, #996]!	; 0x3e4
    7e14:	stcllt	7, cr15, [r4, #1016]!	; 0x3f8
    7e18:	ldrbtmi	r4, [r9], #-2486	; 0xfffff64a
    7e1c:	ldc	7, cr15, [lr, #996]	; 0x3e4
    7e20:	ldcllt	7, cr15, [lr, #1016]	; 0x3f8
    7e24:			; <UNDEFINED> instruction: 0x200149b4
    7e28:			; <UNDEFINED> instruction: 0xf7f94479
    7e2c:			; <UNDEFINED> instruction: 0xf7feed98
    7e30:	ldmmi	r2!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, pc}
    7e34:	strcs	r4, [r0], -r1, lsr #12
    7e38:			; <UNDEFINED> instruction: 0xf7f94478
    7e3c:			; <UNDEFINED> instruction: 0xf7fdecf2
    7e40:			; <UNDEFINED> instruction: 0x4698b8ff
    7e44:	bmi	febc13cc <strspn@plt+0xfebbf970>
    7e48:	strb	r4, [sp, #1146]	; 0x47a
    7e4c:	adcsls	pc, r4, #14614528	; 0xdf0000
    7e50:			; <UNDEFINED> instruction: 0xf7f944f9
    7e54:	stmibmi	ip!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    7e58:	ldmdaeq	ip!, {r0, r1, r2, r8, ip, sp, lr, pc}
    7e5c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    7e60:	beq	43fa4 <strspn@plt+0x42548>
    7e64:	andcs	r4, r1, r3, lsl #13
    7e68:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    7e6c:	andscs	r4, r4, #95420416	; 0x5b00000
    7e70:			; <UNDEFINED> instruction: 0x4640211b
    7e74:			; <UNDEFINED> instruction: 0xf7f99400
    7e78:	stmibmi	r4!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7e7c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7e80:	andcs	r4, r1, r3, lsl #12
    7e84:	andge	pc, r3, r4, lsl #16
    7e88:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    7e8c:	ldrbmi	r2, [fp], -sl, lsl #4
    7e90:			; <UNDEFINED> instruction: 0x46404611
    7e94:			; <UNDEFINED> instruction: 0xf7f99400
    7e98:	ldmibmi	sp, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    7e9c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7ea0:	andcs	r4, r1, r3, lsl #12
    7ea4:	andge	pc, r3, r4, lsl #16
    7ea8:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    7eac:	andcs	r4, r4, #95420416	; 0x5b00000
    7eb0:			; <UNDEFINED> instruction: 0x46402117
    7eb4:			; <UNDEFINED> instruction: 0xf7f99400
    7eb8:	ldmibmi	r6, {r6, r7, r8, sl, fp, sp, lr, pc}
    7ebc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    7ec0:	andcs	r4, r1, r3, lsl #12
    7ec4:	andge	pc, r3, r4, lsl #16
    7ec8:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    7ecc:	blcs	2eaf4 <strspn@plt+0x2d098>
    7ed0:	cfldrsge	mvf15, [r5, #252]!	; 0xfc
    7ed4:			; <UNDEFINED> instruction: 0x464a4990
    7ed8:	ldrbtmi	r2, [r9], #-1
    7edc:	ldc	7, cr15, [lr, #-996]!	; 0xfffffc1c
    7ee0:	stmmi	lr, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
    7ee4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    7ee8:	ldc	7, cr15, [sl], {249}	; 0xf9
    7eec:	stmialt	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ef0:	eorseq	pc, ip, r7, lsl #2
    7ef4:	vst1.8	{d18-d21}, [pc], r0
    7ef8:			; <UNDEFINED> instruction: 0xf7f97100
    7efc:			; <UNDEFINED> instruction: 0xf7ffecbe
    7f00:	stmibmi	r7, {r5, r6, r9, fp, ip, sp, pc}
    7f04:	andcs	r4, r1, r2, asr #12
    7f08:			; <UNDEFINED> instruction: 0xf7f94479
    7f0c:	ldr	lr, [r6, #3368]	; 0xd28
    7f10:	andsls	pc, r0, #14614528	; 0xdf0000
    7f14:			; <UNDEFINED> instruction: 0xe79c44f9
    7f18:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    7f1c:	stcl	7, cr15, [r0], {249}	; 0xf9
    7f20:	stclt	7, cr15, [sl], {254}	; 0xfe
    7f24:	ldrtmi	r9, [r5], -sl, lsl #22
    7f28:			; <UNDEFINED> instruction: 0xf8139a07
    7f2c:			; <UNDEFINED> instruction: 0xf0088002
    7f30:			; <UNDEFINED> instruction: 0xf7ff001f
    7f34:	ldmdami	sp!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    7f38:			; <UNDEFINED> instruction: 0xf7f94478
    7f3c:			; <UNDEFINED> instruction: 0xf7feecb2
    7f40:	ldmdbmi	fp!, {r0, r1, r6, r7, sl, fp, ip, sp, pc}^
    7f44:	ldrbtmi	r2, [r9], #-1
    7f48:	stc	7, cr15, [r8, #-996]	; 0xfffffc1c
    7f4c:	stclt	7, cr15, [r7, #1016]!	; 0x3f8
    7f50:	andeq	r5, r0, r6, asr r4
    7f54:	andeq	r5, r0, r4, lsr #9
    7f58:	andeq	r5, r0, lr, lsr #9
    7f5c:			; <UNDEFINED> instruction: 0x0001b9ba
    7f60:	andeq	r5, r0, r0, ror #13
    7f64:			; <UNDEFINED> instruction: 0x000054b6
    7f68:	strdeq	r5, [r0], -sl
    7f6c:	andeq	r5, r0, r6, lsl #10
    7f70:	andeq	r5, r0, r8, lsl #10
    7f74:	andeq	r5, r0, r2, lsl r5
    7f78:	andeq	r5, r0, r8, lsr #10
    7f7c:	andeq	r5, r0, r8, lsr r5
    7f80:	andeq	r5, r0, ip, lsr #10
    7f84:	andeq	r5, r0, ip, lsr r5
    7f88:	andeq	r5, r0, r0, asr r5
    7f8c:	ldrdeq	r5, [r0], -r8
    7f90:	strdeq	r5, [r0], -sl
    7f94:	andeq	r5, r0, r4, lsl ip
    7f98:	andeq	r5, r0, r2, lsr ip
    7f9c:	andeq	r5, r0, r0, asr ip
    7fa0:	andeq	r5, r0, sl, ror #24
    7fa4:	andeq	r5, r0, r4, lsl #25
    7fa8:	andeq	r5, r0, r8, asr #31
    7fac:	muleq	r0, ip, r2
    7fb0:	andeq	r5, r0, r2, lsr #6
    7fb4:	ldrdeq	r5, [r0], -r8
    7fb8:			; <UNDEFINED> instruction: 0x000052b2
    7fbc:	andeq	r5, r0, r4, lsl #5
    7fc0:	andeq	r5, r0, r4, ror #4
    7fc4:	andeq	r5, r0, r0, asr #4
    7fc8:	andeq	r5, r0, sl, lsl r2
    7fcc:	strdeq	r5, [r0], -r4
    7fd0:	andeq	r5, r0, ip, asr #3
    7fd4:	andeq	r5, r0, r8, lsr #3
    7fd8:	andeq	r5, r0, r0, lsl #3
    7fdc:	andeq	r5, r0, ip, asr r1
    7fe0:	andeq	r5, r0, r4, lsr r1
    7fe4:	andeq	r5, r0, lr, lsl #2
    7fe8:	andeq	r5, r0, r8, ror #1
    7fec:	andeq	r5, r0, r8, asr #1
    7ff0:	andeq	r5, r0, r2, lsr #1
    7ff4:	andeq	r5, r0, r2, asr #1
    7ff8:	andeq	r5, r0, r4, lsr fp
    7ffc:	andeq	r5, r0, lr, asr r0
    8000:	strdeq	r5, [r0], -sl
    8004:	ldrdeq	r5, [r0], -r4
    8008:			; <UNDEFINED> instruction: 0x00005bb8
    800c:	andeq	r5, r0, lr, lsr #16
    8010:	andeq	r5, r0, r0, ror #16
    8014:	andeq	r6, r0, r2, asr #11
    8018:	andeq	r5, r0, r4, lsr r6
    801c:	andeq	r5, r0, r2, lsl #7
    8020:	andeq	r5, r0, sl, lsr #9
    8024:	andeq	r5, r0, sl, lsr #9
    8028:			; <UNDEFINED> instruction: 0x000054ba
    802c:	ldrdeq	r4, [r0], -lr
    8030:			; <UNDEFINED> instruction: 0x000054b2
    8034:	andeq	r5, r0, r4, ror #9
    8038:	ldrdeq	r5, [r0], -lr
    803c:	andeq	r5, r0, sl, asr #32
    8040:	andeq	r4, r0, sl, ror #28
    8044:	andeq	r4, r0, ip, lsr lr
    8048:	andeq	r4, r0, lr, lsl lr
    804c:	andeq	r4, r0, r8, lsr fp
    8050:	andeq	r4, r0, r8, ror #27
    8054:	strdeq	r5, [r0], -r2
    8058:	strdeq	r6, [r0], -r8
    805c:	andeq	r6, r0, sl, lsl r4
    8060:	andeq	r6, r0, r8, lsr #9
    8064:	strdeq	r6, [r0], -lr
    8068:	ldrdeq	r5, [r0], -ip
    806c:	andeq	r5, r0, ip, lsr #17
    8070:			; <UNDEFINED> instruction: 0x00004fb2
    8074:	muleq	r0, r8, r7
    8078:	andeq	r5, r0, r8, asr r5
    807c:	andeq	r5, r0, sl, lsr r5
    8080:	andeq	r3, r0, r8, ror fp
    8084:	andeq	r5, r0, r6, lsl #1
    8088:	muleq	r0, r2, sp
    808c:	muleq	r0, lr, sp
    8090:	andeq	r5, r0, sl, lsr #27
    8094:	andeq	r4, r0, r2, lsr #23
    8098:	andeq	r4, r0, r2, lsr sp
    809c:	strdeq	r4, [r0], -r0
    80a0:	andeq	r5, r0, r0, ror r1
    80a4:	andeq	r5, r0, r6, asr #31
    80a8:			; <UNDEFINED> instruction: 0x00004abc
    80ac:	andeq	r5, r0, lr, ror sl
    80b0:	andeq	sl, r1, lr, lsr pc
    80b4:	andeq	r5, r0, sl, lsr #19
    80b8:			; <UNDEFINED> instruction: 0x000086ba
    80bc:	andeq	r4, r0, r8, lsl lr
    80c0:	andeq	r6, r0, ip, asr r0
    80c4:	andeq	r6, r0, r6, asr #32
    80c8:	andeq	r5, r0, lr, asr #27
    80cc:	andeq	r3, r0, r6, asr #31
    80d0:			; <UNDEFINED> instruction: 0x00003fb4
    80d4:	muleq	r0, ip, sp
    80d8:	andeq	r5, r0, r0, asr #17
    80dc:	andeq	r5, r0, ip, lsl sp
    80e0:	andeq	r5, r0, sl, lsl #2
    80e4:	andeq	r5, r0, sl, lsr r9
    80e8:	andeq	r4, r0, r2, asr #17
    80ec:	andeq	r4, r0, r4, ror r8
    80f0:	andeq	r5, r0, sl, ror #29
    80f4:	andeq	r5, r0, r2, asr #29
    80f8:	ldrdeq	r5, [r0], -ip
    80fc:	andeq	r5, r0, r8, lsr #31
    8100:	andeq	r4, r0, r4, ror r7
    8104:	andeq	r9, r0, ip, ror #25
    8108:	andeq	r6, r0, lr, asr #6
    810c:	andeq	r6, r0, r2, ror #6
    8110:	andeq	r6, r0, r2, asr r3
    8114:	andeq	r6, r0, sl, asr #6
    8118:	andeq	r5, r0, r6, lsr r0
    811c:	andeq	r5, r0, sl, lsl sl
    8120:	andeq	r5, r0, ip, lsr r0
    8124:			; <UNDEFINED> instruction: 0x000046b8
    8128:	andeq	r5, r0, lr, lsr #15
    812c:	andeq	r5, r0, r4, asr #17
    8130:	ldrdeq	r5, [r0], -sl
    8134:	svcmi	0x00f0e92d
    8138:	blhi	1435f4 <strspn@plt+0x141b98>
    813c:	blmi	fe5e2394 <strspn@plt+0xfe5e0938>
    8140:	addslt	r2, fp, r2, lsl #24
    8144:	bmi	fe5ac95c <strspn@plt+0xfe5aaf00>
    8148:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    814c:	tstls	r9, #1769472	; 0x1b0000
    8150:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8154:	movwcs	fp, #4052	; 0xfd4
    8158:	stccs	3, cr2, [r1], {1}
    815c:			; <UNDEFINED> instruction: 0xf043bf08
    8160:	andls	r0, r3, r1, lsl #6
    8164:			; <UNDEFINED> instruction: 0xf0402b00
    8168:	stmdbcs	r3, {r8, pc}
    816c:	vmax.u8	d20, d0, d10
    8170:	stmdbls	r3, {r0, r1, r3, r8, pc}
    8174:	andls	r3, r0, #4, 20	; 0x4000
    8178:	bleq	144584 <strspn@plt+0x142b28>
    817c:	addhi	pc, r8, r0
    8180:	blmi	fe219bf0 <strspn@plt+0xfe218194>
    8184:	ldrbmi	r4, [r4], -r8, lsl #21
    8188:	movwls	r4, #9339	; 0x247b
    818c:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    8190:	mcr	4, 0, r4, cr8, cr11, {3}
    8194:	vmov	s18, r2
    8198:	blmi	fe156be0 <strspn@plt+0xfe155184>
    819c:	mcr	4, 0, r4, cr8, cr11, {3}
    81a0:	umaal	r3, r0, r0, sl
    81a4:	ldrmi	r4, [sl], -r3, lsl #19
    81a8:	ldrbtmi	r2, [r9], #-1
    81ac:	bl	ff5c6198 <strspn@plt+0xff5c473c>
    81b0:	andcs	r4, r1, r1, lsl #19
    81b4:			; <UNDEFINED> instruction: 0xf7f94479
    81b8:			; <UNDEFINED> instruction: 0xf89bebd2
    81bc:	bcs	fffd01cc <strspn@plt+0xfffce770>
    81c0:	bcs	7fc394 <strspn@plt+0x7fa938>
    81c4:	ldmdbmi	sp!, {r1, r2, r3, r6, r8, fp, ip, lr, pc}^
    81c8:	ldrbtmi	r2, [r9], #-1
    81cc:	bl	ff1c61b8 <strspn@plt+0xff1c475c>
    81d0:			; <UNDEFINED> instruction: 0xf10b497b
    81d4:	andcs	r0, r1, r4, lsl #4
    81d8:			; <UNDEFINED> instruction: 0xf7f94479
    81dc:	ldmdbmi	r9!, {r6, r7, r8, r9, fp, sp, lr, pc}^
    81e0:	andeq	pc, ip, #-1073741822	; 0xc0000002
    81e4:	ldrbtmi	r2, [r9], #-1
    81e8:	bl	fee461d4 <strspn@plt+0xfee44778>
    81ec:			; <UNDEFINED> instruction: 0xf10b4976
    81f0:	andcs	r0, r1, ip, lsl r2
    81f4:			; <UNDEFINED> instruction: 0xf7f94479
    81f8:			; <UNDEFINED> instruction: 0xf8bbebb2
    81fc:	blt	1b5c28c <strspn@plt+0x1b5a830>
    8200:			; <UNDEFINED> instruction: 0xf105b2ad
    8204:	movwls	r0, #4900	; 0x1324
    8208:	blls	e5ac <strspn@plt+0xcb50>
    820c:	lfmle	f4, 4, [r7], #-636	; 0xfffffd84
    8210:	cmple	pc, r0, lsl #26
    8214:	ldrmi	r9, [fp], #2817	; 0xb01
    8218:	addsmi	r9, pc, #0, 22
    821c:	andcs	sp, sl, r8, lsr sl
    8220:			; <UNDEFINED> instruction: 0xf7f9463c
    8224:			; <UNDEFINED> instruction: 0xf10aeb94
    8228:	vnmls.f32	s0, s16, s2
    822c:	andcs	r1, r1, r0, lsl sl
    8230:			; <UNDEFINED> instruction: 0xf7f94652
    8234:	bls	4308c <strspn@plt+0x41630>
    8238:	msreq	CPSR_xc, #4, 2
    823c:	vrshr.s64	d4, d3, #64
    8240:			; <UNDEFINED> instruction: 0xf8bb809b
    8244:	blt	16d424c <strspn@plt+0x16d27f0>
    8248:	blcs	f4cbc <strspn@plt+0xf3260>
    824c:	bls	be4fc <strspn@plt+0xbcaa0>
    8250:	ldmdbmi	lr, {r0, sp}^
    8254:	addeq	lr, r3, #2048	; 0x800
    8258:			; <UNDEFINED> instruction: 0xf8d24479
    825c:			; <UNDEFINED> instruction: 0xf7f92130
    8260:			; <UNDEFINED> instruction: 0xe7a5eb7e
    8264:	cmpcs	r0, r0, lsl r6
    8268:			; <UNDEFINED> instruction: 0xf7f9aa09
    826c:	ldmdbmi	r8, {r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    8270:	mulcc	r2, fp, r8
    8274:			; <UNDEFINED> instruction: 0x46024479
    8278:			; <UNDEFINED> instruction: 0xf7f92001
    827c:			; <UNDEFINED> instruction: 0xe7a7eb70
    8280:	blne	6da7d8 <strspn@plt+0x6d8d7c>
    8284:	bls	5a3dc <strspn@plt+0x58980>
    8288:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    828c:	b	ff246278 <strspn@plt+0xff24481c>
    8290:	blmi	109abe0 <strspn@plt+0x1099184>
    8294:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8298:	blls	662308 <strspn@plt+0x6608ac>
    829c:	cmnle	sl, sl, asr r0
    82a0:	ldc	0, cr11, [sp], #108	; 0x6c
    82a4:	pop	{r2, r8, r9, fp, pc}
    82a8:	stmdami	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    82ac:			; <UNDEFINED> instruction: 0xf7f94478
    82b0:			; <UNDEFINED> instruction: 0xe78deaf8
    82b4:	strcs	r4, [r0], #-2123	; 0xfffff7b5
    82b8:	strteq	pc, [r4], -fp, lsl #2
    82bc:	ldrbtmi	r4, [r8], #-1696	; 0xfffff960
    82c0:	b	ffbc62ac <strspn@plt+0xffbc4850>
    82c4:	stmib	sp, {r3, r6, r8, r9, fp, lr}^
    82c8:	strtmi	sl, [r2], r5, lsl #14
    82cc:	mrc	4, 0, r4, cr9, cr11, {3}
    82d0:			; <UNDEFINED> instruction: 0xf8cd7a90
    82d4:	mcr	0, 0, fp, cr9, cr12, {0}
    82d8:	and	r3, ip, r0, lsl sl
    82dc:	andcs	r4, r1, r9, lsr r6
    82e0:	bl	f462cc <strspn@plt+0xf44870>
    82e4:	ldrbmi	r4, [r8], -r1, lsr #12
    82e8:			; <UNDEFINED> instruction: 0xf7f92200
    82ec:	strbmi	lr, [r8], #2758	; 0xac6
    82f0:	strbmi	r4, [r5, #-1102]	; 0xfffffbb2
    82f4:	ldmdahi	r4!, {r2, r4, r5, r8, sl, fp, ip, lr, pc}^
    82f8:	beq	84728 <strspn@plt+0x82ccc>
    82fc:			; <UNDEFINED> instruction: 0xf1067832
    8300:	blt	190af18 <strspn@plt+0x19094bc>
    8304:	rsclt	r2, r4, #4096	; 0x1000
    8308:	stmdbeq	r4, {r2, r8, ip, sp, lr, pc}
    830c:	bcs	ffffc32c <strspn@plt+0xffffa8d0>
    8310:	mnf<illegal precision>z	f5, f4
    8314:			; <UNDEFINED> instruction: 0xf7f90a90
    8318:	strb	lr, [r3, r4, asr #21]!
    831c:	ldrmi	r9, [r0], -r3, lsl #22
    8320:	bne	443b8c <strspn@plt+0x442130>
    8324:	bl	fead9c74 <strspn@plt+0xfead8218>
    8328:			; <UNDEFINED> instruction: 0xf7f90b03
    832c:	stmdbls	r4, {r3, r4, r8, r9, fp, sp, lr, pc}
    8330:	ldrbmi	r2, [fp], -r0, lsl #4
    8334:	rscscc	pc, pc, pc, asr #32
    8338:	ldc2l	7, cr15, [r2], #-1008	; 0xfffffc10
    833c:	bicsle	r2, r6, r3, ror #16
    8340:	ldrbmi	r9, [sl], -r4, lsl #18
    8344:	rscscc	pc, pc, pc, asr #32
    8348:	ldc2l	0, cr15, [r6], #-0
    834c:	bicle	r2, lr, r3, ror #16
    8350:	ldrbmi	r9, [fp], -r4, lsl #18
    8354:			; <UNDEFINED> instruction: 0xf04f2200
    8358:			; <UNDEFINED> instruction: 0xf7fc30ff
    835c:			; <UNDEFINED> instruction: 0xe7c6fbb7
    8360:			; <UNDEFINED> instruction: 0xa705e9dd
    8364:			; <UNDEFINED> instruction: 0xb01cf8dd
    8368:	mcrne	7, 3, lr, cr2, cr4, {2}
    836c:			; <UNDEFINED> instruction: 0xf04fbf18
    8370:			; <UNDEFINED> instruction: 0xf7f932ff
    8374:	str	lr, [fp, r2, lsl #21]
    8378:	blne	49a7f0 <strspn@plt+0x498d94>
    837c:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    8380:			; <UNDEFINED> instruction: 0xf7f94478
    8384:	str	lr, [r3, lr, asr #20]
    8388:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    838c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8390:	b	11c637c <strspn@plt+0x11c4920>
    8394:			; <UNDEFINED> instruction: 0xf7f9e77c
    8398:	svclt	0x0000ea3c
    839c:	andeq	r0, r0, r4, lsl #2
    83a0:	andeq	sl, r1, ip, lsl #27
    83a4:	muleq	r1, r8, sl
    83a8:	strheq	r6, [r0], -r6	; <UNPREDICTABLE>
    83ac:	andeq	r6, r0, r8, asr r2
    83b0:	andeq	r6, r0, r4, lsr #4
    83b4:	andeq	r6, r0, r6, ror #1
    83b8:	andeq	r6, r0, r8, lsr #2
    83bc:	andeq	r5, r0, r6, ror r5
    83c0:	andeq	r6, r0, r4, lsr r1
    83c4:	andeq	r6, r0, sl, asr #2
    83c8:	andeq	r6, r0, r0, ror #2
    83cc:	andeq	r6, r0, r0, rrx
    83d0:	andeq	r3, r0, r4, lsl #16
    83d4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    83d8:	andeq	r4, r0, lr, ror #29
    83dc:	andeq	sl, r1, r0, asr #24
    83e0:	andeq	r6, r0, r0, asr r0
    83e4:	strheq	r6, [r0], -sl
    83e8:	ldrdeq	r6, [r0], -r4
    83ec:	andeq	r5, r0, r6, lsr #29
    83f0:	andeq	r5, r0, r4, ror #29
    83f4:	muleq	r0, r8, lr
    83f8:	ldrdeq	r4, [r0], -r2
    83fc:	svcmi	0x00f0e92d
    8400:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    8404:	bmi	fe96b01c <strspn@plt+0xfe9695c0>
    8408:			; <UNDEFINED> instruction: 0xf8d14ba5
    840c:	ldrbtmi	fp, [sl], #-12
    8410:	cfldr32vc	mvfx15, [pc, #-692]	; 8164 <strspn@plt+0x6708>
    8414:			; <UNDEFINED> instruction: 0x9014f8d1
    8418:			; <UNDEFINED> instruction: 0xf1bb58d3
    841c:	ldmdavs	fp, {r8, r9, sl, fp}
    8420:			; <UNDEFINED> instruction: 0xf04f939d
    8424:	svclt	0x00d80300
    8428:	bleq	456c <strspn@plt+0x2b10>
    842c:	vmovne.32	d21[0], r4
    8430:	vmvn.i32	q2, #720896	; 0x000b0000
    8434:			; <UNDEFINED> instruction: 0xf1b9808c
    8438:	vpmax.f32	d16, d0, d0
    843c:	ldmibmi	sl, {r0, r3, r4, r8, pc}
    8440:	ldmmi	sl, {r8, sl, sp}
    8444:	ldrbtmi	r4, [r9], #-1704	; 0xfffff958
    8448:			; <UNDEFINED> instruction: 0xf04f4a99
    844c:	ldmdapl	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    8450:			; <UNDEFINED> instruction: 0x3320460b
    8454:			; <UNDEFINED> instruction: 0xf8cd447a
    8458:	mcr	0, 0, fp, cr8, cr4, {0}
    845c:	blmi	fe556ca4 <strspn@plt+0xfe555248>
    8460:	ldrbtmi	r4, [fp], #-1667	; 0xfffff97d
    8464:	bcc	fe443c8c <strspn@plt+0xfe442230>
    8468:			; <UNDEFINED> instruction: 0x33204613
    846c:	blmi	fe4ad08c <strspn@plt+0xfe4ab630>
    8470:	mcr	4, 0, r4, cr9, cr11, {3}
    8474:	ands	r3, r5, r0, lsl sl
    8478:	cfstr32le	mvfx4, [fp, #-344]!	; 0xfffffea8
    847c:	rscsvs	r9, lr, r5, lsl #22
    8480:	blle	1018f54 <strspn@plt+0x10174f8>
    8484:	blcs	26878 <strspn@plt+0x24e1c>
    8488:	strtmi	sp, [fp], -r8, asr #2
    848c:	ldrtmi	r2, [r9], -r0, lsl #4
    8490:	rscscc	pc, pc, pc, asr #32
    8494:	blx	ff14648e <strspn@plt+0xff144a32>
    8498:	strmi	r2, [r0], r3, ror #16
    849c:	strtmi	sp, [r5], #-69	; 0xffffffbb
    84a0:	ble	8199dc <strspn@plt+0x817f80>
    84a4:	ldrdcc	pc, [r0], -fp
    84a8:	strtmi	r4, [fp], #-1714	; 0xfffff94e
    84ac:	ldmdavc	lr, {r2, r3, r4, r6, fp, pc}^
    84b0:	adclt	fp, r4, #100, 20	; 0x64000
    84b4:	stmdbne	r3!, {r2, sl, ip, sp}^
    84b8:	cfldr64le	mvdx4, [sp, #300]	; 0x12c
    84bc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
    84c0:	vmov	r1, s16
    84c4:			; <UNDEFINED> instruction: 0x46320a90
    84c8:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84cc:	bl	fea59a2c <strspn@plt+0xfea57fd0>
    84d0:	cfldrdle	mvd0, [r3], {5}
    84d4:			; <UNDEFINED> instruction: 0x46334979
    84d8:			; <UNDEFINED> instruction: 0x46524879
    84dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    84e0:			; <UNDEFINED> instruction: 0xf7f93120
    84e4:	bmi	1e02b64 <strspn@plt+0x1e01108>
    84e8:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    84ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    84f0:			; <UNDEFINED> instruction: 0x405a9b9d
    84f4:	sbcshi	pc, r0, r0, asr #32
    84f8:			; <UNDEFINED> instruction: 0xf50d4640
    84fc:	ldc	13, cr7, [sp], #124	; 0x7c
    8500:	pop	{r2, r8, r9, fp, pc}
    8504:	bvs	eec4cc <strspn@plt+0xeeaa70>
    8508:	vstrle	d18, [r8, #8]
    850c:	ldrtmi	r4, [r2], -lr, ror #16
    8510:	stmdbls	r6, {r0, r2, r8, r9, fp, ip, pc}
    8514:			; <UNDEFINED> instruction: 0xf7f94478
    8518:	strb	lr, [r0, r4, lsl #19]
    851c:	bne	443d88 <strspn@plt+0x44232c>
    8520:	andcs	r4, r1, r2, lsr r6
    8524:	b	6c6510 <strspn@plt+0x6c4ab4>
    8528:	strtmi	lr, [sl], -pc, lsr #15
    852c:			; <UNDEFINED> instruction: 0xf04f4639
    8530:			; <UNDEFINED> instruction: 0xf00030ff
    8534:	stmdacs	r3!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}^
    8538:	lslsle	r4, r0, #13
    853c:	andcs	r4, r0, #45088768	; 0x2b00000
    8540:			; <UNDEFINED> instruction: 0xf04f4639
    8544:			; <UNDEFINED> instruction: 0xf7fc30ff
    8548:	strmi	pc, [r0], r1, asr #21
    854c:	bvs	2c23f0 <strspn@plt+0x2c0994>
    8550:	beq	1d4498c <strspn@plt+0x1d42f30>
    8554:			; <UNDEFINED> instruction: 0xac08790e
    8558:	ldrbmi	r4, [r1], -fp, asr #12
    855c:	andcs	r9, r0, #268435456	; 0x10000000
    8560:	strls	r9, [r2], #-1536	; 0xfffffa00
    8564:			; <UNDEFINED> instruction: 0xf9b4f7fc
    8568:	stmdacs	r0, {r7, r9, sl, lr}
    856c:			; <UNDEFINED> instruction: 0xf8bad16b
    8570:	stmdavs	r2!, {r1, ip, sp}
    8574:			; <UNDEFINED> instruction: 0x1ed1ba5b
    8578:	addsmi	fp, r9, #-1342177271	; 0xb0000009
    857c:	stclle	6, cr4, [r9, #-120]	; 0xffffff88
    8580:	ldclle	14, cr2, [r5, #-0]
    8584:			; <UNDEFINED> instruction: 0xf10d4b51
    8588:			; <UNDEFINED> instruction: 0xf8df0477
    858c:	strtmi	r9, [r6], #-324	; 0xfffffebc
    8590:	movwls	r4, #25723	; 0x647b
    8594:	ldrbtmi	r4, [r9], #2895	; 0xb4f
    8598:	movwls	r4, #29819	; 0x747b
    859c:	bcs	3005b8 <strspn@plt+0x2feb5c>
    85a0:	bcs	3c6d8 <strspn@plt+0x3ac7c>
    85a4:	adcmi	sp, r6, #60, 2
    85a8:			; <UNDEFINED> instruction: 0x4623d09d
    85ac:	svccs	0x0001f814
    85b0:	blle	ffe19c04 <strspn@plt+0xffe181a8>
    85b4:	rscsvs	r3, sl, r3, lsl #22
    85b8:	andle	r4, r4, r3, asr r5
    85bc:	andls	r2, r5, #10
    85c0:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85c4:	ldmvc	fp!, {r0, r2, r9, fp, ip, pc}^
    85c8:	movwcs	fp, #2427	; 0x97b
    85cc:			; <UNDEFINED> instruction: 0x461a4639
    85d0:			; <UNDEFINED> instruction: 0xf7fc4628
    85d4:	stmdacs	r3!, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}^
    85d8:	andle	r4, fp, r2, lsl #12
    85dc:	blcs	26ad0 <strspn@plt+0x25074>
    85e0:	bcs	3c95c <strspn@plt+0x3af00>
    85e4:			; <UNDEFINED> instruction: 0x4690bf18
    85e8:			; <UNDEFINED> instruction: 0x4649e7dd
    85ec:			; <UNDEFINED> instruction: 0xf7f92001
    85f0:			; <UNDEFINED> instruction: 0xe7eae9b6
    85f4:	ldrtmi	r2, [r9], -r0, lsl #4
    85f8:			; <UNDEFINED> instruction: 0xf0004628
    85fc:	stmdacs	r3!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    8600:	mvnle	r4, r2, lsl #12
    8604:	ldrtmi	r2, [r9], -r0, lsl #6
    8608:			; <UNDEFINED> instruction: 0x4628461a
    860c:	blx	17c6604 <strspn@plt+0x17c4ba8>
    8610:	strb	r4, [r3, r2, lsl #12]!
    8614:	stmdbcs	r0, {r0, r3, r4, r5, r9, fp, sp, lr}
    8618:	stmdavs	r6!, {r0, r2, r4, r5, r8, ip, lr, pc}
    861c:	str	r3, [pc, r4, lsl #28]!
    8620:	bvs	ed9e68 <strspn@plt+0xed840c>
    8624:	cmpcs	r0, r9, lsl #20
    8628:	strmi	r9, [r0], r5, lsl #4
    862c:	ldmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8630:	stmdals	r6, {r0, r2, r9, fp, ip, pc}
    8634:			; <UNDEFINED> instruction: 0xf7f94611
    8638:			; <UNDEFINED> instruction: 0xe7b4e8f4
    863c:	ldrmi	r9, [r0], r7, lsl #16
    8640:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8644:	ldmdbvc	fp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    8648:			; <UNDEFINED> instruction: 0xf47f2b00
    864c:	stmdacs	fp, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    8650:	bge	27c69c <strspn@plt+0x27ac40>
    8654:	cmpcs	r0, fp, lsr sl
    8658:			; <UNDEFINED> instruction: 0xf7f99205
    865c:	ldmdbmi	lr, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    8660:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    8664:			; <UNDEFINED> instruction: 0x31209a05
    8668:			; <UNDEFINED> instruction: 0xf7f94478
    866c:			; <UNDEFINED> instruction: 0xe73ae8da
    8670:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8674:	ldmdbmi	sl, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    8678:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    867c:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    8680:	stmia	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8684:	ldmdbmi	r8, {r0, r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    8688:	ldmdami	r8, {r2, r8, r9, ip, sp}
    868c:			; <UNDEFINED> instruction: 0x31204479
    8690:			; <UNDEFINED> instruction: 0xf7f94478
    8694:	strb	lr, [r0, r6, asr #17]
    8698:	ldm	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    869c:	andeq	sl, r1, r6, asr #21
    86a0:	andeq	r0, r0, r4, lsl #2
    86a4:	andeq	sl, r1, r4, lsr #21
    86a8:	andeq	r7, r0, sl, lsr #31
    86ac:	andeq	r0, r0, r4, lsr #2
    86b0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    86b4:	andeq	r6, r0, r2, ror r0
    86b8:	andeq	r6, r0, r0, lsl r0
    86bc:	andeq	r7, r0, r4, lsl pc
    86c0:	andeq	r6, r0, lr, lsl r0
    86c4:	andeq	sl, r1, sl, ror #19
    86c8:	andeq	r6, r0, r0, lsr #32
    86cc:	andeq	r5, r0, r4, lsr #30
    86d0:	andeq	r5, r0, sl, ror #29
    86d4:	strdeq	r5, [r0], -r0
    86d8:	andeq	r7, r0, lr, lsl #27
    86dc:	ldrdeq	r5, [r0], -r4
    86e0:	andeq	r7, r0, r6, ror sp
    86e4:	muleq	r0, sl, sp
    86e8:	andeq	r7, r0, r4, ror #26
    86ec:	ldrdeq	r5, [r0], -r0
    86f0:			; <UNDEFINED> instruction: 0x460cb538
    86f4:			; <UNDEFINED> instruction: 0x46054954
    86f8:	ldrbtmi	r2, [r9], #-1
    86fc:	stmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8700:	andeq	pc, pc, r5
    8704:	stmdale	r9, {r0, r1, r2, r3, fp, sp}
    8708:			; <UNDEFINED> instruction: 0xf000e8df
    870c:	svcvs	0x0069635d
    8710:	stmdaeq	r8, {r3, fp}
    8714:	stmdaeq	r8, {r3, fp}
    8718:	blvc	1d4a740 <strspn@plt+0x1d48ce4>
    871c:	andcs	r4, r1, fp, asr #18
    8720:			; <UNDEFINED> instruction: 0xf7f94479
    8724:	andcs	lr, sl, ip, lsl r9
    8728:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    872c:	andcs	r4, r1, r8, asr #18
    8730:			; <UNDEFINED> instruction: 0xf7f94479
    8734:			; <UNDEFINED> instruction: 0x2c07e914
    8738:	stccs	8, cr13, [r0], {105}	; 0x69
    873c:	stccc	0, cr13, [r2], {115}	; 0x73
    8740:	ldmdale	sl!, {r0, r2, sl, fp, sp}^
    8744:			; <UNDEFINED> instruction: 0xf004e8df
    8748:	ldfeqs	f2, [r7, #-172]	; 0xffffff54
    874c:	stmdbmi	r1, {r0, r1, r8, sl, ip, sp}^
    8750:	ldrbtmi	r2, [r9], #-1
    8754:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8758:	ldrhtmi	lr, [r8], -sp
    875c:			; <UNDEFINED> instruction: 0xf7f9200a
    8760:	ldmdbmi	sp!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, pc}
    8764:	ldrbtmi	r2, [r9], #-1
    8768:	ldm	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    876c:	ldrhtmi	lr, [r8], -sp
    8770:			; <UNDEFINED> instruction: 0xf7f9200a
    8774:	ldmdbmi	r9!, {r0, r3, r5, r6, r7, fp, ip, sp, pc}
    8778:	ldrbtmi	r2, [r9], #-1
    877c:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8780:	ldrhtmi	lr, [r8], -sp
    8784:			; <UNDEFINED> instruction: 0xf7f9200a
    8788:	ldmdbmi	r5!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, pc}
    878c:	ldrbtmi	r2, [r9], #-1
    8790:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8794:	ldrhtmi	lr, [r8], -sp
    8798:			; <UNDEFINED> instruction: 0xf7f9200a
    879c:	ldmdbmi	r1!, {r0, r2, r4, r6, r7, fp, ip, sp, pc}
    87a0:	ldrbtmi	r2, [r9], #-1
    87a4:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87a8:	ldrhtmi	lr, [r8], -sp
    87ac:			; <UNDEFINED> instruction: 0xf7f9200a
    87b0:	pushmi	{r0, r1, r3, r6, r7, fp, ip, sp, pc}
    87b4:	ldrbtmi	r2, [r9], #-1
    87b8:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87bc:	ldrhtmi	lr, [r8], -sp
    87c0:			; <UNDEFINED> instruction: 0xf7f9200a
    87c4:	stmdbmi	r9!, {r0, r6, r7, fp, ip, sp, pc}
    87c8:	ldrbtmi	r2, [r9], #-1
    87cc:	stmia	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87d0:	stmdbmi	r7!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    87d4:	ldrbtmi	r2, [r9], #-1
    87d8:	stmia	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87dc:	stmdbmi	r5!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    87e0:	ldrbtmi	r2, [r9], #-1
    87e4:	ldm	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87e8:	stmdbmi	r3!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    87ec:	ldrbtmi	r2, [r9], #-1
    87f0:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    87f4:	stmdbmi	r1!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    87f8:	ldrbtmi	r2, [r9], #-1
    87fc:	stmia	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8800:	ldmdbmi	pc, {r0, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8804:	ldrbtmi	r2, [r9], #-1
    8808:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    880c:	ldclcs	7, cr14, [pc], #556	; 8a40 <strspn@plt+0x6fe4>
    8810:	ldmdbmi	ip, {r0, r3, r8, ip, lr, pc}
    8814:	ldrbtmi	r2, [r9], #-1
    8818:	stmia	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    881c:	ldrhtmi	lr, [r8], -sp
    8820:			; <UNDEFINED> instruction: 0xf7f9200a
    8824:	ldmdbmi	r8, {r0, r4, r7, fp, ip, sp, pc}
    8828:	ldrbtmi	r2, [r9], #-1
    882c:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8830:	ldrhtmi	lr, [r8], -sp
    8834:			; <UNDEFINED> instruction: 0xf7f9200a
    8838:	ldmdbmi	r4, {r0, r1, r2, r7, fp, ip, sp, pc}
    883c:	ldrbtmi	r2, [r9], #-1
    8840:	stm	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8844:	svclt	0x0000e788
    8848:	andeq	r7, r0, r6, lsr sp
    884c:	muleq	r0, r0, sp
    8850:	andeq	r7, r0, ip, lsl #27
    8854:	andeq	r7, r0, lr, asr #28
    8858:	strdeq	r7, [r0], -lr
    885c:	andeq	r7, r0, lr, lsr #27
    8860:	andeq	r7, r0, sl, ror sp
    8864:	andeq	r7, r0, sl, asr #26
    8868:	andeq	r7, r0, lr, lsl lr
    886c:	andeq	r7, r0, r2, lsl #25
    8870:	andeq	r7, r0, sl, lsl #25
    8874:	muleq	r0, r6, ip
    8878:	muleq	r0, r6, ip
    887c:	muleq	r0, sl, ip
    8880:	muleq	r0, sl, ip
    8884:	strdeq	r7, [r0], -r6
    8888:	andeq	r7, r0, r6, lsl #25
    888c:	muleq	r0, sl, ip
    8890:	ldrbmi	lr, [r0, sp, lsr #18]!
    8894:	stmdami	r6, {r2, r9, sl, lr}^
    8898:	blmi	1192e0c <strspn@plt+0x11913b0>
    889c:	ldrbtmi	fp, [r8], #-138	; 0xffffff76
    88a0:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    88a4:			; <UNDEFINED> instruction: 0xf04f9309
    88a8:	ldclle	3, cr0, [sl, #-0]
    88ac:	biceq	pc, r0, #-2147483608	; 0x80000028
    88b0:	ldmdale	r0!, {r0, r2, r8, r9, fp, sp}^
    88b4:			; <UNDEFINED> instruction: 0xf10d46a4
    88b8:			; <UNDEFINED> instruction: 0xf85c0804
    88bc:	strcs	r0, [r0], -r4, lsl #30
    88c0:	ldrsbtls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    88c4:	stmib	sp, {r0, r1, r2, r6, r9, sl, lr}^
    88c8:	strbmi	r6, [r5], -r7, lsl #12
    88cc:	ldrdne	pc, [r4], -ip
    88d0:			; <UNDEFINED> instruction: 0xf8dc44f9
    88d4:			; <UNDEFINED> instruction: 0xf10d2008
    88d8:			; <UNDEFINED> instruction: 0xf8dc0a1c
    88dc:	strgt	r3, [pc, -ip]
    88e0:			; <UNDEFINED> instruction: 0xf8dc4642
    88e4:			; <UNDEFINED> instruction: 0xf8dc0010
    88e8:			; <UNDEFINED> instruction: 0xf8bc1014
    88ec:	smladgt	r3, r8, r0, r3
    88f0:	eorshi	r4, fp, r9, asr #12
    88f4:	strtmi	r2, [r7], -r1
    88f8:	ldmda	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88fc:	svceq	0x001ef857
    8900:	strvs	lr, [r5], -sp, asr #19
    8904:	strvs	lr, [r7], -sp, asr #19
    8908:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, sp, lr}
    890c:			; <UNDEFINED> instruction: 0xf8b768fb
    8910:	ldcvc	0, cr14, [pc], #64	; 8958 <strspn@plt+0x6efc>
    8914:	strbmi	ip, [r2], -pc, lsl #10
    8918:			; <UNDEFINED> instruction: 0xf8a54649
    891c:	adcvc	lr, pc, r0
    8920:			; <UNDEFINED> instruction: 0xf7f92001
    8924:	ssatmi	lr, #5, ip, lsl #16
    8928:	svceq	0x0031f85c
    892c:			; <UNDEFINED> instruction: 0xf8ca4647
    8930:	strls	r6, [r7], -r4
    8934:	ldrdne	pc, [r4], -ip
    8938:	ldrdcs	pc, [r8], -ip
    893c:	ldrdcc	pc, [ip], -ip
    8940:	strbmi	ip, [r2], -pc, lsl #14
    8944:			; <UNDEFINED> instruction: 0x0010f8dc
    8948:			; <UNDEFINED> instruction: 0x1014f8dc
    894c:	strbmi	ip, [r9], -r3, lsl #14
    8950:	strbmi	r2, [r7], -r1
    8954:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8958:	svceq	0x0049f854
    895c:	strvs	lr, [r6], -sp, asr #19
    8960:	stmdavs	r1!, {r3, r9, sl, ip, pc}^
    8964:	stmiavs	r3!, {r1, r5, r7, fp, sp, lr}^
    8968:	strgt	r8, [pc, -r6, lsr #21]
    896c:	stmdbvs	r0!, {r1, r6, r9, sl, lr}
    8970:	stcvc	6, cr4, [r3, #292]!	; 0x124
    8974:	eorvs	r8, r8, lr, lsr #1
    8978:			; <UNDEFINED> instruction: 0x71ab2001
    897c:	svc	0x00eef7f8
    8980:	blmi	31b1c0 <strspn@plt+0x319764>
    8984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8988:	blls	2629f8 <strspn@plt+0x260f9c>
    898c:	qaddle	r4, sl, sp
    8990:	pop	{r1, r3, ip, sp, pc}
    8994:	stmdami	sl, {r4, r5, r6, r7, r8, r9, sl, pc}
    8998:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    899c:	svc	0x0040f7f8
    89a0:	stmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    89a4:			; <UNDEFINED> instruction: 0xf7f84478
    89a8:			; <UNDEFINED> instruction: 0xe7e9ef3c
    89ac:	svc	0x0030f7f8
    89b0:	andeq	sl, r1, r6, lsr r6
    89b4:	andeq	r0, r0, r4, lsl #2
    89b8:			; <UNDEFINED> instruction: 0x00003ab8
    89bc:	andeq	sl, r1, r0, asr r5
    89c0:	andeq	r7, r0, sl, asr #25
    89c4:	andeq	r7, r0, r4, lsl #25
    89c8:	mvnsmi	lr, sp, lsr #18
    89cc:			; <UNDEFINED> instruction: 0xf8df1e45
    89d0:	addlt	r8, r2, ip, lsr #32
    89d4:	strmi	r1, [ip], -r7, asr #27
    89d8:			; <UNDEFINED> instruction: 0xf81544f8
    89dc:	strtmi	r6, [r0], -r1, lsl #30
    89e0:			; <UNDEFINED> instruction: 0xf04f4643
    89e4:	strdcs	r3, [r1, -pc]
    89e8:	strls	r3, [r0], -r2, lsl #8
    89ec:	svc	0x009af7f8
    89f0:	ldrhle	r4, [r2, #45]!	; 0x2d
    89f4:	pop	{r1, ip, sp, pc}
    89f8:	svclt	0x000081f0
    89fc:	andeq	r3, r0, ip, lsl #15
    8a00:	ldrlt	r2, [r0, #-2100]	; 0xfffff7cc
    8a04:	andle	r4, r5, ip, lsl #12
    8a08:	stmdami	r8, {r1, r9, sl, lr}
    8a0c:	ldrbtmi	r2, [r8], #-308	; 0xfffffecc
    8a10:	svc	0x0006f7f8
    8a14:	tstle	r0, r4, lsl ip
    8a18:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    8a1c:	tstcs	r4, r2, lsr #12
    8a20:			; <UNDEFINED> instruction: 0x4010e8bd
    8a24:			; <UNDEFINED> instruction: 0xf7f84478
    8a28:	svclt	0x0000bef9
    8a2c:	andeq	r7, r0, lr, lsl #25
    8a30:			; <UNDEFINED> instruction: 0x00007cb4
    8a34:	ldrlt	r4, [r0], #-2826	; 0xfffff4f6
    8a38:			; <UNDEFINED> instruction: 0x4604447b
    8a3c:	ldmdblt	r8, {r3, r4, r6, r7, fp, sp, lr}
    8a40:	bvs	640a74 <strspn@plt+0x63f018>
    8a44:	cmplt	r0, r4, lsl r3
    8a48:	adcmi	r6, r2, #1703936	; 0x1a0000
    8a4c:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8a50:	ldmdavs	sl, {r1, r8, r9, fp, ip, lr, pc}^
    8a54:	mvnsle	r4, sl, lsl #5
    8a58:			; <UNDEFINED> instruction: 0xf85d4618
    8a5c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    8a60:	andeq	sl, r1, ip, asr #23
    8a64:	cfstr32mi	mvfx11, [sp, #-448]	; 0xfffffe40
    8a68:			; <UNDEFINED> instruction: 0xf8d5447d
    8a6c:	orrslt	r4, r4, r0, ror r2
    8a70:	ldrvc	pc, [fp, #-1285]	; 0xfffffafb
    8a74:	and	r4, r2, r6, lsl #12
    8a78:	strcc	r6, [ip, #-2348]	; 0xfffff6d4
    8a7c:			; <UNDEFINED> instruction: 0x4620b15c
    8a80:	svc	0x0032f7f8
    8a84:			; <UNDEFINED> instruction: 0x46024631
    8a88:			; <UNDEFINED> instruction: 0xf7f84620
    8a8c:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8a90:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8a94:			; <UNDEFINED> instruction: 0xf04fbd70
    8a98:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    8a9c:	muleq	r1, ip, fp
    8aa0:			; <UNDEFINED> instruction: 0x4605b538
    8aa4:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    8aa8:	ldmdblt	r8, {r5, r6, r7, fp, sp, lr}
    8aac:	bvs	840ad8 <strspn@plt+0x83f07c>
    8ab0:	teqlt	r0, r4, lsl r4
    8ab4:			; <UNDEFINED> instruction: 0xf7f84629
    8ab8:	stmdacs	r0, {r1, r7, r9, sl, fp, sp, lr, pc}
    8abc:			; <UNDEFINED> instruction: 0x4620d1f7
    8ac0:			; <UNDEFINED> instruction: 0x4604bd38
    8ac4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    8ac8:	andeq	sl, r1, lr, asr fp
    8acc:	mvnsmi	lr, sp, lsr #18
    8ad0:	addlt	r1, r2, r5, lsl #28
    8ad4:			; <UNDEFINED> instruction: 0x4c2edb32
    8ad8:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    8adc:			; <UNDEFINED> instruction: 0xf8dfb35b
    8ae0:	ldrcc	r8, [r4], #-180	; 0xffffff4c
    8ae4:	andcs	r4, r0, #44, 30	; 0xb0
    8ae8:	ldrbtmi	r4, [pc], #-1272	; 8af0 <strspn@plt+0x7094>
    8aec:			; <UNDEFINED> instruction: 0xf854e00f
    8af0:	strbmi	r2, [r1], -r8, lsl #24
    8af4:	ldccc	8, cr15, [r4], {84}	; 0x54
    8af8:	strls	r2, [r1], -r1
    8afc:	ldcvs	8, cr15, [r0], {84}	; 0x54
    8b00:			; <UNDEFINED> instruction: 0xf7f89600
    8b04:	andcs	lr, r1, #44, 30	; 0xb0
    8b08:	ldrcc	r6, [r4], #-2275	; 0xfffff71d
    8b0c:	stfcsd	f3, [r0, #-620]	; 0xfffffd94
    8b10:			; <UNDEFINED> instruction: 0xf854db03
    8b14:	adcmi	r3, fp, #16, 24	; 0x1000
    8b18:			; <UNDEFINED> instruction: 0xf854d1f6
    8b1c:	cdpcs	12, 0, cr6, cr0, cr4, {0}
    8b20:	bcs	3cef0 <strspn@plt+0x3b494>
    8b24:	ldrtmi	sp, [r8], -r3, ror #3
    8b28:	mrc	7, 5, APSR_nzcv, cr10, cr8, {7}
    8b2c:	stcvs	8, cr15, [r4], {84}	; 0x54
    8b30:	stclne	7, cr14, [fp], #-884	; 0xfffffc8c
    8b34:	andlt	sp, r2, pc, asr #3
    8b38:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8b3c:	ldrbtmi	r4, [ip], #-3095	; 0xfffff3e9
    8b40:	rsbscc	pc, r0, #212, 16	; 0xd40000
    8b44:	rscsle	r2, r4, r0, lsl #22
    8b48:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8b4c:	ldrvc	pc, [lr], #-1284	; 0xfffffafc
    8b50:	andcs	r4, r0, #20, 30	; 0x50
    8b54:	ldrbtmi	r4, [pc], #-1272	; 8b5c <strspn@plt+0x7100>
    8b58:			; <UNDEFINED> instruction: 0xf854e00d
    8b5c:	strbmi	r2, [r1], -r8, lsl #24
    8b60:	stccc	8, cr15, [ip], {84}	; 0x54
    8b64:	strls	r2, [r0], -r1
    8b68:	mrc	7, 7, APSR_nzcv, cr8, cr8, {7}
    8b6c:	stmdavs	r3!, {r0, r9, sp}^
    8b70:	blcs	15ba8 <strspn@plt+0x1414c>
    8b74:			; <UNDEFINED> instruction: 0xf854d0dd
    8b78:	cdpcs	12, 0, cr6, cr0, cr4, {0}
    8b7c:	bcs	3cf60 <strspn@plt+0x3b504>
    8b80:	ldrtmi	sp, [r8], -fp, ror #3
    8b84:	mcr	7, 4, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    8b88:	stcvs	8, cr15, [r4], {84}	; 0x54
    8b8c:	svclt	0x0000e7e5
    8b90:	andeq	sl, r1, ip, lsr #22
    8b94:	andeq	r7, r0, r8, lsl #25
    8b98:	andeq	r7, r0, sl, ror #24
    8b9c:	andeq	sl, r1, r6, asr #21
    8ba0:	andeq	r7, r0, ip, ror #23
    8ba4:	andeq	r7, r0, sl, asr #23
    8ba8:	ldrbmi	lr, [r0, sp, lsr #18]!
    8bac:	ldcmi	0, cr11, [pc], {130}	; 0x82
    8bb0:	stmiavs	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    8bb4:			; <UNDEFINED> instruction: 0xf8dfb36e
    8bb8:	ldrcc	sl, [r4], #-120	; 0xffffff88
    8bbc:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8bc0:	ldrbtmi	r4, [sl], #1541	; 0x605
    8bc4:	ldrbtmi	r4, [r9], #1672	; 0x688
    8bc8:	and	r2, r2, r0, lsl #12
    8bcc:	ldrcc	r6, [r4], #-2275	; 0xfffff71d
    8bd0:			; <UNDEFINED> instruction: 0xf854b1fb
    8bd4:	adcmi	r3, fp, #20, 24	; 0x1400
    8bd8:			; <UNDEFINED> instruction: 0xf854d1f8
    8bdc:	stmdacs	r0, {r2, sl, fp}
    8be0:			; <UNDEFINED> instruction: 0xf1b8d0f4
    8be4:	blle	cc7ec <strspn@plt+0xcad90>
    8be8:	ldccs	8, cr15, [r0], {84}	; 0x54
    8bec:	mvnle	r4, r2, asr #10
    8bf0:			; <UNDEFINED> instruction: 0xf854b19e
    8bf4:	ldrcc	r2, [r4], #-3080	; 0xfffff3f8
    8bf8:	ldrbmi	r9, [r1], -r1
    8bfc:	stcvc	8, cr15, [r4], #-336	; 0xfffffeb0
    8c00:	strcc	r2, [r1], -r1
    8c04:			; <UNDEFINED> instruction: 0xf7f89700
    8c08:			; <UNDEFINED> instruction: 0xf854eeaa
    8c0c:	blcs	17c34 <strspn@plt+0x161d8>
    8c10:			; <UNDEFINED> instruction: 0x4630d1df
    8c14:	pop	{r1, ip, sp, pc}
    8c18:			; <UNDEFINED> instruction: 0x464887f0
    8c1c:	mcr	7, 2, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8c20:	ldccc	8, cr15, [r4], {84}	; 0x54
    8c24:	stceq	8, cr15, [r4], {84}	; 0x54
    8c28:	svclt	0x0000e7e3
    8c2c:	andeq	sl, r1, r4, asr sl
    8c30:	andeq	r7, r0, lr, lsr #23
    8c34:	andeq	r7, r0, r6, asr #23
    8c38:	ldrbmi	lr, [r0, sp, lsr #18]!
    8c3c:			; <UNDEFINED> instruction: 0xf8df4616
    8c40:	sbcslt	r2, sl, r4, lsr sp
    8c44:	ldccc	8, cr15, [r0, #-892]!	; 0xfffffc84
    8c48:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    8c4c:			; <UNDEFINED> instruction: 0xf8df68cd
    8c50:	ldmpl	r3, {r2, r3, r5, r8, sl, fp, ip, sp, lr}^
    8c54:	ldrbtmi	r2, [pc], #-3331	; 8c5c <strspn@plt+0x7200>
    8c58:	cmpls	r9, #1769472	; 0x1b0000
    8c5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c60:			; <UNDEFINED> instruction: 0xf1a5d00b
    8c64:	bcs	48976c <strspn@plt+0x487d10>
    8c68:	movwcs	sp, #6245	; 0x1865
    8c6c:	teqvc	pc, r0, asr #4	; <UNPREDICTABLE>
    8c70:	vshr.s64	d20, d3, #64
    8c74:	andmi	r0, fp, #-1073741823	; 0xc0000001
    8c78:			; <UNDEFINED> instruction: 0xf8dfd05d
    8c7c:	strtmi	r1, [sl], -r4, lsl #26
    8c80:			; <UNDEFINED> instruction: 0xf10d6a25
    8c84:	stmdbvs	r3!, {r2, r3, r4, fp}^
    8c88:	stmdbvc	r7!, {r0, r3, r4, r5, r6, fp, ip, lr}
    8c8c:	svclt	0x00a82800
    8c90:	strls	r2, [r1, #-2816]	; 0xfffff500
    8c94:	ldrdls	pc, [r0], -r1
    8c98:	mvnscs	fp, #8, 30
    8c9c:	bl	26e8a4 <strspn@plt+0x26ce48>
    8ca0:			; <UNDEFINED> instruction: 0xf8cd0706
    8ca4:	ldrtmi	r8, [r9], -r8
    8ca8:	mrc2	7, 0, pc, cr2, cr11, {7}
    8cac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8cb0:			; <UNDEFINED> instruction: 0xf8dfd151
    8cb4:			; <UNDEFINED> instruction: 0xf8d43cd0
    8cb8:	ldrbtmi	ip, [fp], #-28	; 0xffffffe4
    8cbc:	andcs	pc, r6, r9, lsl r8	; <UNPREDICTABLE>
    8cc0:	ldmvs	r9, {r5, r6, r7, fp, sp, lr}^
    8cc4:	andeq	pc, pc, #2
    8cc8:	ldrbvc	lr, [ip], pc, asr #20
    8ccc:	rsb	fp, pc, r1, lsr #18
    8cd0:	tstcc	r4, #102400	; 0x19000
    8cd4:	rsble	r2, fp, r0, lsl #18
    8cd8:	addmi	r6, r8, #1638400	; 0x190000
    8cdc:	ldmdblt	r6, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8ce0:	strmi	r6, [ip, #2137]	; 0x859
    8ce4:	ldmvs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8ce8:	andle	r4, r7, sl, lsl #5
    8cec:	eorsle	r2, r9, r0, lsl #18
    8cf0:	mvnle	r2, r1, lsl #18
    8cf4:	andle	r2, r1, r1, lsl #20
    8cf8:	mvnle	r2, r8, lsl #20
    8cfc:	stmdbcs	r0, {r0, r3, r4, r8, fp, sp, lr}
    8d00:	mcrge	0, 1, sp, cr9, cr6, {2}
    8d04:	ldrtmi	r2, [r0], -r0, asr #4
    8d08:	ldc	7, cr15, [ip, #992]!	; 0x3e0
    8d0c:	blcs	233a0 <strspn@plt+0x21944>
    8d10:	stmdbvc	r2!, {r0, r2, r3, r4, r6, r8, ip, lr, pc}
    8d14:	bcs	22fa8 <strspn@plt+0x2154c>
    8d18:	blcs	7d2e8 <strspn@plt+0x7b88c>
    8d1c:	cdpne	13, 5, cr13, cr10, cr5, {3}
    8d20:	ldrdne	pc, [r0], -r8
    8d24:			; <UNDEFINED> instruction: 0xf04f4638
    8d28:	svclt	0x00180500
    8d2c:	rscscc	pc, pc, #79	; 0x4f
    8d30:	stc	7, cr15, [r2, #992]!	; 0x3e0
    8d34:	strbcs	lr, [r3, #-0]!
    8d38:	mcrrcs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    8d3c:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    8d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d44:	blls	1662db4 <strspn@plt+0x1661358>
    8d48:			; <UNDEFINED> instruction: 0xf041405a
    8d4c:	strtmi	r8, [r8], -pc, lsl #6
    8d50:	pop	{r1, r3, r4, r6, ip, sp, pc}
    8d54:			; <UNDEFINED> instruction: 0xf8df87f0
    8d58:	stmiavs	r1!, {r2, r4, r5, sl, fp}^
    8d5c:			; <UNDEFINED> instruction: 0xf7f84478
    8d60:	strb	lr, [r9, r0, ror #26]!
    8d64:	ldmle	r3!, {r1, r2, r3, r9, fp, sp}
    8d68:			; <UNDEFINED> instruction: 0xf851a102
    8d6c:	ldrbtmi	lr, [r1], #-34	; 0xffffffde
    8d70:	svclt	0x00004708
    8d74:			; <UNDEFINED> instruction: 0xffffff89
    8d78:			; <UNDEFINED> instruction: 0xffffff5d
    8d7c:			; <UNDEFINED> instruction: 0xffffff5d
    8d80:			; <UNDEFINED> instruction: 0xffffff89
    8d84:			; <UNDEFINED> instruction: 0xffffff5d
    8d88:			; <UNDEFINED> instruction: 0xffffff5d
    8d8c:			; <UNDEFINED> instruction: 0xffffff5d
    8d90:			; <UNDEFINED> instruction: 0xffffff5d
    8d94:			; <UNDEFINED> instruction: 0xffffff5d
    8d98:			; <UNDEFINED> instruction: 0xffffff5d
    8d9c:			; <UNDEFINED> instruction: 0xffffff5d
    8da0:			; <UNDEFINED> instruction: 0xffffff5d
    8da4:			; <UNDEFINED> instruction: 0xffffff89
    8da8:			; <UNDEFINED> instruction: 0xffffff5d
    8dac:			; <UNDEFINED> instruction: 0xffffff89
    8db0:	blne	ff747134 <strspn@plt+0xff7456d8>
    8db4:	movtcs	sl, #3625	; 0xe29
    8db8:	ldrbtmi	r9, [r9], #-1
    8dbc:	tstls	r0, r0, lsr r6
    8dc0:	teqcs	pc, r1, lsl #4
    8dc4:	mcr	7, 2, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    8dc8:	blcs	2345c <strspn@plt+0x21a00>
    8dcc:			; <UNDEFINED> instruction: 0xf8d8d0a1
    8dd0:	blcs	14dd8 <strspn@plt+0x1337c>
    8dd4:	blcc	8049c <strspn@plt+0x7ea40>
    8dd8:	ldrmi	r1, [pc], #-3708	; 8de0 <strspn@plt+0x7384>
    8ddc:	svceq	0x0001f814
    8de0:	ldc	7, cr15, [r4, #992]!	; 0x3e0
    8de4:	mvnsle	r4, r7, lsr #5
    8de8:			; <UNDEFINED> instruction: 0xf8dfe7a6
    8dec:	ldrtmi	r1, [r2], -r8, lsr #23
    8df0:	ldrbtmi	r2, [r9], #-1
    8df4:	ldc	7, cr15, [r2, #992]!	; 0x3e0
    8df8:	blcs	2348c <strspn@plt+0x21a30>
    8dfc:	stmiavs	r3!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    8e00:	orrle	r2, ip, r0, lsl #22
    8e04:	bcs	e3194 <strspn@plt+0xe1738>
    8e08:	sbchi	pc, r7, #0
    8e0c:	biceq	pc, r0, #-2147483608	; 0x80000028
    8e10:	vpadd.i8	d2, d0, d2
    8e14:	blcs	4a92b0 <strspn@plt+0x4a7854>
    8e18:	msrhi	R10_usr, r0
    8e1c:			; <UNDEFINED> instruction: 0xf013e8df
    8e20:	eoreq	r0, r0, #1610612740	; 0x60000004
    8e24:	rsbseq	r0, r5, r6, lsr r2
    8e28:	tsteq	r5, r1, lsl r1
    8e2c:			; <UNDEFINED> instruction: 0x01200120
    8e30:	addeq	r0, r7, pc, asr r1
    8e34:			; <UNDEFINED> instruction: 0x0120012a
    8e38:			; <UNDEFINED> instruction: 0x01200120
    8e3c:			; <UNDEFINED> instruction: 0x01200120
    8e40:	andseq	r0, fp, r6, asr r0
    8e44:	stmibvs	r3!, {r0, r1, r4}^
    8e48:	ldrdne	pc, [r0], -r8
    8e4c:			; <UNDEFINED> instruction: 0xf0002b07
    8e50:	ldrtmi	r8, [r8], -ip, asr #4
    8e54:	stmibvs	r3!, {r1, r2, r5, r6, sp, lr, pc}^
    8e58:	ldrdne	pc, [r0], -r8
    8e5c:	mvnsle	r2, r7, lsl #22
    8e60:	stmdbcs	pc, {r0, r1, r3, r4, r5, r6, fp, pc}^	; <UNPREDICTABLE>
    8e64:	svclt	0x00ccba5b
    8e68:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    8e6c:	stmdbcs	pc, {r0, r3, r4, r7, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    8e70:			; <UNDEFINED> instruction: 0xf045bf98
    8e74:	cfstr32cs	mvfx0, [r0, #-4]
    8e78:	strbthi	pc, [r8], -r0, asr #32	; <UNPREDICTABLE>
    8e7c:	blne	647200 <strspn@plt+0x6457a4>
    8e80:	andcs	r1, r1, sl, lsr sp
    8e84:			; <UNDEFINED> instruction: 0xf7f84479
    8e88:			; <UNDEFINED> instruction: 0xf8dfed6a
    8e8c:			; <UNDEFINED> instruction: 0xf1071b10
    8e90:	andcs	r0, r1, r4, lsl r2
    8e94:			; <UNDEFINED> instruction: 0xf7f84479
    8e98:			; <UNDEFINED> instruction: 0xf8dfed62
    8e9c:			; <UNDEFINED> instruction: 0xf1071b04
    8ea0:	andcs	r0, r1, r4, lsr #4
    8ea4:			; <UNDEFINED> instruction: 0xf7f84479
    8ea8:			; <UNDEFINED> instruction: 0xf8dfed5a
    8eac:			; <UNDEFINED> instruction: 0xf1071af8
    8eb0:	andcs	r0, r1, r4, lsr r2
    8eb4:			; <UNDEFINED> instruction: 0xf7f84479
    8eb8:			; <UNDEFINED> instruction: 0xf8dfed52
    8ebc:			; <UNDEFINED> instruction: 0xf1071aec
    8ec0:	andcs	r0, r1, r4, asr #4
    8ec4:			; <UNDEFINED> instruction: 0xf7f84479
    8ec8:	ldr	lr, [r5, -sl, asr #26]!
    8ecc:			; <UNDEFINED> instruction: 0xf8d869e0
    8ed0:	stmdacs	r1, {ip}
    8ed4:	ldmdbcs	r3, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    8ed8:	ldrbhi	pc, [sp], r0, asr #6	; <UNPREDICTABLE>
    8edc:	bne	ff347260 <strspn@plt+0xff345804>
    8ee0:			; <UNDEFINED> instruction: 0xf8df1dfc
    8ee4:	ldrcc	r5, [r7, -ip, asr #21]
    8ee8:			; <UNDEFINED> instruction: 0xf7f84479
    8eec:	ldrbtmi	lr, [sp], #-3384	; 0xfffff2c8
    8ef0:	svccs	0x0001f814
    8ef4:	andcs	r4, r1, r9, lsr #12
    8ef8:	ldc	7, cr15, [r0, #-992]!	; 0xfffffc20
    8efc:	mvnsle	r4, r7, lsr #5
    8f00:	strcs	r2, [r0, #-10]
    8f04:	stc	7, cr15, [r2, #-992]!	; 0xfffffc20
    8f08:	stmibvs	r5!, {r1, r2, r4, r8, r9, sl, sp, lr, pc}^
    8f0c:	ldrdne	pc, [r0], -r8
    8f10:			; <UNDEFINED> instruction: 0xf0002d00
    8f14:	sfmcs	f0, 1, [r1, #-308]	; 0xfffffecc
    8f18:	ldrbthi	pc, [r2], #0	; <UNPREDICTABLE>
    8f1c:	ldrtmi	r2, [r8], -r6, lsl #26
    8f20:	strbthi	pc, [r8], #0	; <UNPREDICTABLE>
    8f24:	ldrmi	r2, [r5], -r0, lsl #4
    8f28:	stc	7, cr15, [r6], #992	; 0x3e0
    8f2c:	stmibvs	r3!, {r2, r8, r9, sl, sp, lr, pc}^
    8f30:	ldrdne	pc, [r0], -r8
    8f34:	orrle	r2, ip, r1, lsl #22
    8f38:	vmls.i8	d18, d1, d2
    8f3c:	ldmdbvc	r8!, {r0, r1, r2, r3, r7, r8, pc}
    8f40:	ldmdacs	r6!, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    8f44:	ldmdbvc	sl!, {r1, r2, ip, lr, pc}^
    8f48:	andle	r2, r3, r1, ror #20
    8f4c:	blcs	18e7640 <strspn@plt+0x18e5be4>
    8f50:	rsbhi	pc, r9, #65	; 0x41
    8f54:	andle	r2, r4, r1, lsr r9
    8f58:	beq	16472dc <strspn@plt+0x1645880>
    8f5c:			; <UNDEFINED> instruction: 0xf7f84478
    8f60:	bvc	f040e8 <strspn@plt+0xf0268c>
    8f64:	mvneq	pc, #3
    8f68:			; <UNDEFINED> instruction: 0xf0012be0
    8f6c:			; <UNDEFINED> instruction: 0xf8df8170
    8f70:	andcs	r1, r1, r8, asr #20
    8f74:			; <UNDEFINED> instruction: 0xf7f84479
    8f78:			; <UNDEFINED> instruction: 0xf997ecf2
    8f7c:	blcs	14fa4 <strspn@plt+0x13548>
    8f80:	addshi	pc, r0, #268435468	; 0x1000000c
    8f84:	beq	d47308 <strspn@plt+0xd458ac>
    8f88:			; <UNDEFINED> instruction: 0xf7f84478
    8f8c:			; <UNDEFINED> instruction: 0xf8dfec8a
    8f90:	andcs	r1, r1, r0, lsr sl
    8f94:			; <UNDEFINED> instruction: 0xf7f84479
    8f98:	bvc	f04328 <strspn@plt+0xf028cc>
    8f9c:			; <UNDEFINED> instruction: 0xf14007d8
    8fa0:			; <UNDEFINED> instruction: 0xf8df8669
    8fa4:	ldrbtmi	r0, [r8], #-2592	; 0xfffff5e0
    8fa8:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    8fac:			; <UNDEFINED> instruction: 0x07197a3b
    8fb0:	strbhi	pc, [r7], -r0, asr #2	; <UNPREDICTABLE>
    8fb4:	strdcs	r7, [r1], -sl
    8fb8:	bne	34733c <strspn@plt+0x3458e0>
    8fbc:	andeq	pc, pc, #2
    8fc0:			; <UNDEFINED> instruction: 0xf7f84479
    8fc4:	blvc	fff042fc <strspn@plt+0xfff028a0>
    8fc8:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8fcc:			; <UNDEFINED> instruction: 0xf0012b01
    8fd0:	blcs	a977c <strspn@plt+0xa7d20>
    8fd4:	bicshi	pc, pc, r1
    8fd8:	ldmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    8fdc:			; <UNDEFINED> instruction: 0xf7f84478
    8fe0:			; <UNDEFINED> instruction: 0xf8dfec60
    8fe4:	andcs	r1, r1, ip, ror #19
    8fe8:			; <UNDEFINED> instruction: 0xf7f84479
    8fec:	blvc	fef042d4 <strspn@plt+0xfef02878>
    8ff0:	teqeq	ip, #3	; <UNPREDICTABLE>
    8ff4:	blcs	517c4c <strspn@plt+0x5161f0>
    8ff8:	orrshi	pc, sp, r0, lsl #4
    8ffc:			; <UNDEFINED> instruction: 0xf013e8df
    9000:	orrseq	r0, fp, r5, lsl #22
    9004:			; <UNDEFINED> instruction: 0x019b019b
    9008:	orrseq	r0, fp, fp, ror #22
    900c:			; <UNDEFINED> instruction: 0x019b019b
    9010:			; <UNDEFINED> instruction: 0x019b019b
    9014:			; <UNDEFINED> instruction: 0x019b019b
    9018:			; <UNDEFINED> instruction: 0x019b019b
    901c:			; <UNDEFINED> instruction: 0x019b019b
    9020:	orrseq	r0, fp, r5, ror #22
    9024:			; <UNDEFINED> instruction: 0x019b019b
    9028:	stmibvs	r3!, {r0, r1, r5, r7, r9, fp}^
    902c:			; <UNDEFINED> instruction: 0xf8d84638
    9030:	blcs	18d038 <strspn@plt+0x18b5dc>
    9034:	svcge	0x0076f47f
    9038:	strcs	r2, [r0, #-709]	; 0xfffffd3b
    903c:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    9040:	stmibvs	r3!, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    9044:	ldrdne	pc, [r0], -r8
    9048:			; <UNDEFINED> instruction: 0xf0002b01
    904c:	blcs	1a9e7c <strspn@plt+0x1a8420>
    9050:			; <UNDEFINED> instruction: 0xf47f4638
    9054:	sbccs	sl, r4, #412	; 0x19c
    9058:			; <UNDEFINED> instruction: 0xf7ff2500
    905c:			; <UNDEFINED> instruction: 0xe66bfc19
    9060:	ldmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9064:			; <UNDEFINED> instruction: 0xf8df2563
    9068:	ldrbtmi	r0, [r9], #-2416	; 0xfffff690
    906c:			; <UNDEFINED> instruction: 0xf7f84478
    9070:			; <UNDEFINED> instruction: 0xe661ebd8
    9074:			; <UNDEFINED> instruction: 0xf8d869e3
    9078:	blcs	4d080 <strspn@plt+0x4b624>
    907c:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    9080:	vmls.i8	d18, d1, d15
    9084:	ldmdbvc	r9!, {r0, r1, r8, pc}
    9088:	andle	r2, r6, r2, ror r9
    908c:	bcs	1da767c <strspn@plt+0x1da5c20>
    9090:	ldmibvc	fp!, {r0, r1, ip, lr, pc}
    9094:			; <UNDEFINED> instruction: 0xf0412b73
    9098:	bvc	ee9928 <strspn@plt+0xee7ecc>
    909c:			; <UNDEFINED> instruction: 0xf10107da
    90a0:			; <UNDEFINED> instruction: 0xf013804b
    90a4:			; <UNDEFINED> instruction: 0xf0010302
    90a8:			; <UNDEFINED> instruction: 0xf8df803f
    90ac:			; <UNDEFINED> instruction: 0xf1070930
    90b0:			; <UNDEFINED> instruction: 0xf8df0409
    90b4:	ldrcc	r5, [r9, -ip, lsr #18]
    90b8:			; <UNDEFINED> instruction: 0xf7f84478
    90bc:			; <UNDEFINED> instruction: 0xf8dfebf2
    90c0:	andcs	r1, r1, r4, lsr #18
    90c4:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    90c8:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    90cc:	svccs	0x0001f814
    90d0:	andcs	r4, r1, r9, lsr #12
    90d4:	mcrr	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
    90d8:	ldrhle	r4, [r7, #44]!	; 0x2c
    90dc:	stmibvs	r3!, {r4, r8, r9, sl, sp, lr, pc}^
    90e0:	ldrdne	pc, [r0], -r8
    90e4:			; <UNDEFINED> instruction: 0xf47f2b01
    90e8:	stmibcs	sl!, {r2, r4, r5, r7, r9, sl, fp, sp, pc}
    90ec:	adcshi	pc, lr, r1, asr #6
    90f0:	stmdbcs	r5!, {r0, r3, r4, r5, r8, fp, ip, sp, lr}^
    90f4:	ldmdbvc	sl!, {r1, r2, ip, lr, pc}^
    90f8:	andle	r2, r3, r4, ror #20
    90fc:	blcs	1a677f0 <strspn@plt+0x1a65d94>
    9100:	bichi	pc, r0, r1, asr #32
    9104:	bcs	27cf4 <strspn@plt+0x26298>
    9108:	subshi	pc, sl, #1
    910c:	ldmls	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9110:	streq	pc, [fp], #-263	; 0xfffffef9
    9114:	bl	13495c <strspn@plt+0x132f00>
    9118:	ldrbtmi	r0, [r9], #2050	; 0x802
    911c:			; <UNDEFINED> instruction: 0xf8144635
    9120:	strtmi	ip, [r8], -r1, lsl #30
    9124:	eorcs	r4, r1, #78643200	; 0x4b00000
    9128:	strcc	r2, [r2, #-257]	; 0xfffffeff
    912c:	andgt	pc, r0, sp, asr #17
    9130:	bl	ffe47118 <strspn@plt+0xffe456bc>
    9134:	mvnsle	r4, r0, lsr #11
    9138:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    913c:	andcs	r4, r1, r2, lsr r6
    9140:	ldrbtmi	sl, [r9], #-3097	; 0xfffff3e7
    9144:	stc	7, cr15, [sl], {248}	; 0xf8
    9148:	stmdage	r8, {r0, r1, r3, r4, r5, r7, r8, fp, sp, lr}
    914c:	andvs	fp, r3, fp, lsl sl
    9150:	blt	14abd40 <strspn@plt+0x14aa2e4>
    9154:	andls	fp, r5, #536870921	; 0x20000009
    9158:	bl	1547140 <strspn@plt+0x15456e4>
    915c:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9160:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    9164:	andcs	r4, r1, r3, lsl #12
    9168:	bl	ffe47150 <strspn@plt+0xffe456f4>
    916c:	eorscs	r4, sp, #32, 12	; 0x2000000
    9170:			; <UNDEFINED> instruction: 0xf7f82100
    9174:	svcvc	0x003bebe4
    9178:	stmdble	fp, {r0, r8, r9, fp, sp}
    917c:			; <UNDEFINED> instruction: 0xf10d1eb8
    9180:	bl	9b14 <strspn@plt+0x80b8>
    9184:	ldrtmi	r0, [fp], -r3, asr #32
    9188:	movwcc	r7, #12185	; 0x2f99
    918c:			; <UNDEFINED> instruction: 0xf8024298
    9190:	mvnsle	r1, r1, lsl #30
    9194:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9198:	andcs	r4, r1, r2, lsr #12
    919c:			; <UNDEFINED> instruction: 0xf7f84479
    91a0:			; <UNDEFINED> instruction: 0xf897ebde
    91a4:			; <UNDEFINED> instruction: 0xb1aa2059
    91a8:	stmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    91ac:	ldrbeq	pc, [r9, #-263]	; 0xfffffef9	; <UNPREDICTABLE>
    91b0:	stmdbeq	r2, {r0, r2, r8, r9, fp, sp, lr, pc}
    91b4:	ldrbtmi	r4, [sl], #1712	; 0x6b0
    91b8:	svcgt	0x0001f815
    91bc:	ldrbmi	r4, [r3], -r0, asr #12
    91c0:	tstcs	r1, r1, lsr #4
    91c4:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    91c8:	andgt	pc, r0, sp, asr #17
    91cc:	bl	feac71b4 <strspn@plt+0xfeac5758>
    91d0:	mvnsle	r4, r9, lsr #11
    91d4:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    91d8:	andcs	r4, r1, r2, lsr r6
    91dc:			; <UNDEFINED> instruction: 0xf7f84479
    91e0:	eorscs	lr, sp, #194560	; 0x2f800
    91e4:	strtmi	r2, [r0], -r0, lsl #2
    91e8:	bl	fea471d0 <strspn@plt+0xfea45774>
    91ec:	mlscc	sl, r7, r8, pc	; <UNPREDICTABLE>
    91f0:	stmdble	ip, {r0, r8, r9, fp, sp}
    91f4:			; <UNDEFINED> instruction: 0xf10d1eb8
    91f8:	bl	9b8c <strspn@plt+0x8130>
    91fc:	ldrtmi	r0, [fp], -r3, asr #32
    9200:	mlsne	ip, r3, r8, pc	; <UNPREDICTABLE>
    9204:	addsmi	r3, r8, #134217728	; 0x8000000
    9208:	svcne	0x0001f802
    920c:			; <UNDEFINED> instruction: 0xf8dfd1f8
    9210:			; <UNDEFINED> instruction: 0x462217f0
    9214:			; <UNDEFINED> instruction: 0xf8df2001
    9218:	ldrbtmi	r8, [r9], #-2028	; 0xfffff814
    921c:	streq	pc, [r6, #263]!	; 0x107
    9220:	bl	fe747208 <strspn@plt+0xfe7457ac>
    9224:	stmibeq	lr!, {r0, r1, r2, r8, ip, sp, lr, pc}
    9228:			; <UNDEFINED> instruction: 0x463444f8
    922c:	svcgt	0x0001f815
    9230:	strbmi	r4, [r3], -r0, lsr #12
    9234:	tstcs	r1, r1, lsr #4
    9238:			; <UNDEFINED> instruction: 0xf8cd3402
    923c:			; <UNDEFINED> instruction: 0xf7f8c000
    9240:	strmi	lr, [r9, #2930]!	; 0xb72
    9244:			; <UNDEFINED> instruction: 0xf8dfd1f2
    9248:	ldrtmi	r1, [r2], -r0, asr #15
    924c:	ldrbtmi	r2, [r9], #-1
    9250:	bl	fe147238 <strspn@plt+0xfe1457dc>
    9254:			; <UNDEFINED> instruction: 0x07db7abb
    9258:	strhi	pc, [r9, r0, lsl #2]
    925c:	strb	r2, [fp, #-1280]!	; 0xfffffb00
    9260:			; <UNDEFINED> instruction: 0xf8d869e5
    9264:	stccs	0, cr4, [r0, #-0]
    9268:	cmnhi	lr, r0	; <UNPREDICTABLE>
    926c:			; <UNDEFINED> instruction: 0xf0002d01
    9270:	cfstrscs	mvf8, [r5, #-476]	; 0xfffffe24
    9274:	ldrbhi	pc, [pc, #0]!	; 927c <strspn@plt+0x7820>	; <UNPREDICTABLE>
    9278:	strtmi	r2, [r1], -r6, lsl #26
    927c:			; <UNDEFINED> instruction: 0xf47f4638
    9280:	sbccs	sl, r1, #1296	; 0x510
    9284:			; <UNDEFINED> instruction: 0xf7ff2500
    9288:	ldrb	pc, [r5, #-2819]	; 0xfffff4fd	; <UNPREDICTABLE>
    928c:			; <UNDEFINED> instruction: 0xf8d869e3
    9290:	blcs	59298 <strspn@plt+0x5783c>
    9294:	mvnhi	pc, r0
    9298:	strtmi	r2, [r1], -r6, lsl #22
    929c:			; <UNDEFINED> instruction: 0xf47f4638
    92a0:	sbccs	sl, r2, #1040	; 0x410
    92a4:			; <UNDEFINED> instruction: 0xf7ff2500
    92a8:	strb	pc, [r5, #-2803]	; 0xfffff50d	; <UNPREDICTABLE>
    92ac:			; <UNDEFINED> instruction: 0xf8d869e6
    92b0:	cdpcs	0, 0, cr4, cr0, cr0, {0}
    92b4:	msrhi	SPSR_fs, r0
    92b8:			; <UNDEFINED> instruction: 0xf0002e02
    92bc:	mcrcs	4, 0, r8, cr4, cr4, {7}
    92c0:	strhi	pc, [r5], -r0
    92c4:			; <UNDEFINED> instruction: 0xf0002e01
    92c8:	mcrcs	6, 0, r8, cr3, cr7, {3}
    92cc:	strbhi	pc, [r6, r0]!	; <UNPREDICTABLE>
    92d0:			; <UNDEFINED> instruction: 0xf0012e05
    92d4:	mcrcs	0, 0, r8, cr6, cr2, {5}
    92d8:	ldrtmi	r4, [r8], -r1, lsr #12
    92dc:	mcrge	4, 1, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    92e0:	strcs	r2, [r0, #-704]	; 0xfffffd40
    92e4:	blx	ff5472e8 <strspn@plt+0xff54588c>
    92e8:	ldmdahi	fp!, {r1, r2, r5, r8, sl, sp, lr, pc}^
    92ec:	blt	16d37c0 <strspn@plt+0x16d1d64>
    92f0:	strcs	fp, [r0, #-4044]	; 0xfffff034
    92f4:	addslt	r2, r9, #4194304	; 0x400000
    92f8:	svclt	0x00982933
    92fc:	streq	pc, [r1, #-69]	; 0xffffffbb
    9300:			; <UNDEFINED> instruction: 0xf0402d00
    9304:			; <UNDEFINED> instruction: 0xf8df84be
    9308:	ldclne	7, cr1, [sl, #-16]!
    930c:	ldrbtmi	r2, [r9], #-1
    9310:	bl	9472f8 <strspn@plt+0x94589c>
    9314:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    9318:	andseq	pc, r6, #-1073741823	; 0xc0000001
    931c:	ldrbtmi	r2, [r9], #-1
    9320:	bl	747308 <strspn@plt+0x7458ac>
    9324:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    9328:	eoreq	pc, r7, #-1073741823	; 0xc0000001
    932c:	ldrbtmi	r2, [r9], #-1
    9330:	bl	547318 <strspn@plt+0x5458bc>
    9334:			; <UNDEFINED> instruction: 0xf8dfe500
    9338:	ldrbtmi	r0, [r8], #-1760	; 0xfffff920
    933c:	b	fec47324 <strspn@plt+0xfec458c8>
    9340:			; <UNDEFINED> instruction: 0x16d8f8df
    9344:	ldrbtmi	r2, [r9], #-1
    9348:	bl	247330 <strspn@plt+0x2458d4>
    934c:			; <UNDEFINED> instruction: 0xf0037bbb
    9350:	blcs	49f64 <strspn@plt+0x48508>
    9354:	eorshi	pc, ip, r1
    9358:			; <UNDEFINED> instruction: 0xf0012b02
    935c:			; <UNDEFINED> instruction: 0xf8df8032
    9360:	ldrbtmi	r0, [r8], #-1728	; 0xfffff940
    9364:	b	fe74734c <strspn@plt+0xfe7458f0>
    9368:	mulcc	r8, r7, r9
    936c:			; <UNDEFINED> instruction: 0xf6bf2b00
    9370:			; <UNDEFINED> instruction: 0xf8dface3
    9374:	strcs	r0, [r0, #-1712]	; 0xfffff950
    9378:			; <UNDEFINED> instruction: 0xf7f84478
    937c:	bvc	ffe83dcc <strspn@plt+0xffe82370>
    9380:			; <UNDEFINED> instruction: 0xf7ff7ab8
    9384:			; <UNDEFINED> instruction: 0xf8dff9b5
    9388:	ldrbtmi	r0, [r8], #-1696	; 0xfffff960
    938c:	b	fe247374 <strspn@plt+0xfe245918>
    9390:	blvc	e2817c <strspn@plt+0xe26720>
    9394:			; <UNDEFINED> instruction: 0xf9acf7ff
    9398:	stmibvs	r2!, {r1, r2, r3, r6, r7, sl, sp, lr, pc}^
    939c:	ldrdne	pc, [r0], -r8
    93a0:	eorsle	r2, r3, r7, lsl #20
    93a4:			; <UNDEFINED> instruction: 0x461a4638
    93a8:			; <UNDEFINED> instruction: 0xf7f8461d
    93ac:	strb	lr, [r3], #2662	; 0xa66
    93b0:	vmul.p8	d18, d0, d8
    93b4:			; <UNDEFINED> instruction: 0xf8df8585
    93b8:	andcs	r1, r1, r4, ror r6
    93bc:	ldrbtmi	r7, [r9], #-2362	; 0xfffff6c6
    93c0:	b	ff3473a8 <strspn@plt+0xff34594c>
    93c4:			; <UNDEFINED> instruction: 0x1668f8df
    93c8:	andcs	r7, r1, sl, ror r9
    93cc:			; <UNDEFINED> instruction: 0xf7f84479
    93d0:			; <UNDEFINED> instruction: 0xf8dfeac6
    93d4:	ldmibvc	sl!, {r5, r6, r9, sl, ip}
    93d8:	ldrbtmi	r2, [r9], #-1
    93dc:	b	fefc73c4 <strspn@plt+0xfefc5968>
    93e0:			; <UNDEFINED> instruction: 0x1654f8df
    93e4:	strdcs	r1, [r1], -sl
    93e8:			; <UNDEFINED> instruction: 0xf7f84479
    93ec:			; <UNDEFINED> instruction: 0xf8dfeab8
    93f0:	ldclvc	6, cr1, [sl, #304]!	; 0x130
    93f4:	ldrbtmi	r2, [r9], #-1
    93f8:	b	fec473e0 <strspn@plt+0xfec45984>
    93fc:			; <UNDEFINED> instruction: 0x1640f8df
    9400:	andcs	r7, r1, sl, lsr lr
    9404:			; <UNDEFINED> instruction: 0xf7f84479
    9408:	ldr	lr, [r5], #2730	; 0xaaa
    940c:	ldmibcs	r7!, {r3, r4, r5, r6, fp, pc}
    9410:	svclt	0x00ccba41
    9414:	andcs	r2, r1, #0, 4
    9418:	ldmibcs	r7!, {r0, r3, r7, r9, ip, sp, pc}
    941c:			; <UNDEFINED> instruction: 0xf042bf98
    9420:	bcs	9c2c <strspn@plt+0x81d0>
    9424:	strhi	pc, [r3], #-64	; 0xffffffc0
    9428:			; <UNDEFINED> instruction: 0x1618f8df
    942c:	andseq	pc, r8, #-1073741823	; 0xc0000001
    9430:	ldrmi	r2, [sp], -r1
    9434:			; <UNDEFINED> instruction: 0xf7f84479
    9438:			; <UNDEFINED> instruction: 0xf8dfea92
    943c:			; <UNDEFINED> instruction: 0xf107160c
    9440:	andcs	r0, r1, r4, lsr #4
    9444:			; <UNDEFINED> instruction: 0xf7f84479
    9448:			; <UNDEFINED> instruction: 0xf8dfea8a
    944c:			; <UNDEFINED> instruction: 0xf1071600
    9450:	andcs	r0, r1, r8, lsr #4
    9454:			; <UNDEFINED> instruction: 0xf7f84479
    9458:			; <UNDEFINED> instruction: 0xf8dfea82
    945c:			; <UNDEFINED> instruction: 0xf10715f4
    9460:	andcs	r0, r1, sl, lsr #4
    9464:			; <UNDEFINED> instruction: 0xf7f84479
    9468:			; <UNDEFINED> instruction: 0xf8dfea7a
    946c:			; <UNDEFINED> instruction: 0xf10715e8
    9470:	andcs	r0, r1, ip, lsr #4
    9474:			; <UNDEFINED> instruction: 0xf7f84479
    9478:			; <UNDEFINED> instruction: 0xf8dfea72
    947c:			; <UNDEFINED> instruction: 0xf10715dc
    9480:	andcs	r0, r1, r0, lsr r2
    9484:			; <UNDEFINED> instruction: 0xf7f84479
    9488:			; <UNDEFINED> instruction: 0xf8dfea6a
    948c:			; <UNDEFINED> instruction: 0xf10715d0
    9490:	andcs	r0, r1, r4, lsr r2
    9494:			; <UNDEFINED> instruction: 0xf7f84479
    9498:			; <UNDEFINED> instruction: 0xf8dfea62
    949c:			; <UNDEFINED> instruction: 0xf10715c4
    94a0:	andcs	r0, r1, r4, asr r2
    94a4:			; <UNDEFINED> instruction: 0xf7f84479
    94a8:			; <UNDEFINED> instruction: 0xf8dfea5a
    94ac:			; <UNDEFINED> instruction: 0xf10715b8
    94b0:	andcs	r0, r1, ip, asr r2
    94b4:			; <UNDEFINED> instruction: 0xf7f84479
    94b8:			; <UNDEFINED> instruction: 0xf8dfea52
    94bc:			; <UNDEFINED> instruction: 0xf10715ac
    94c0:	andcs	r0, r1, r4, ror #4
    94c4:			; <UNDEFINED> instruction: 0xf7f84479
    94c8:			; <UNDEFINED> instruction: 0xf8dfea4a
    94cc:			; <UNDEFINED> instruction: 0xf10715a0
    94d0:	andcs	r0, r1, ip, ror #4
    94d4:			; <UNDEFINED> instruction: 0xf7f84479
    94d8:			; <UNDEFINED> instruction: 0xf8dfea42
    94dc:			; <UNDEFINED> instruction: 0xf1071594
    94e0:	andcs	r0, r1, r8, ror r2
    94e4:			; <UNDEFINED> instruction: 0xf7f84479
    94e8:			; <UNDEFINED> instruction: 0xf8dfea3a
    94ec:			; <UNDEFINED> instruction: 0xf1071588
    94f0:	andcs	r0, r1, r8, lsl #5
    94f4:			; <UNDEFINED> instruction: 0xf7f84479
    94f8:			; <UNDEFINED> instruction: 0xf8d7ea32
    94fc:			; <UNDEFINED> instruction: 0xf8df20a8
    9500:	andcs	r1, r1, r8, ror r5
    9504:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    9508:	b	a474f0 <strspn@plt+0xa45a94>
    950c:	ldrdcs	pc, [ip], r7	; <UNPREDICTABLE>
    9510:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9514:	blt	491520 <strspn@plt+0x48fac4>
    9518:			; <UNDEFINED> instruction: 0xf7f84479
    951c:			; <UNDEFINED> instruction: 0xf8d7ea20
    9520:			; <UNDEFINED> instruction: 0xf8df20b0
    9524:	andcs	r1, r1, ip, asr r5
    9528:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    952c:	b	5c7514 <strspn@plt+0x5c5ab8>
    9530:	ldrsbtcs	pc, [r4], r7	; <UNPREDICTABLE>
    9534:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9538:	blt	491544 <strspn@plt+0x48fae8>
    953c:			; <UNDEFINED> instruction: 0xf7f84479
    9540:			; <UNDEFINED> instruction: 0xf8d7ea0e
    9544:			; <UNDEFINED> instruction: 0xf8df20b8
    9548:	andcs	r1, r1, r0, asr #10
    954c:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    9550:	b	147538 <strspn@plt+0x145adc>
    9554:	ldrne	pc, [r4, #-2271]!	; 0xfffff721
    9558:	adcseq	pc, ip, #-1073741823	; 0xc0000001
    955c:	ldrbtmi	r2, [r9], #-1
    9560:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9564:	bllt	ffa47568 <strspn@plt+0xffa45b0c>
    9568:	vqrdmlsh.s<illegal width 8>	d18, d0, d3
    956c:			; <UNDEFINED> instruction: 0xf8df847c
    9570:	cfldr32ne	mvfx1, [sl, #-128]!	; 0xffffff80
    9574:	ldrbtmi	r2, [r9], #-1
    9578:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    957c:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    9580:	andeq	pc, ip, #-1073741823	; 0xc0000001
    9584:	ldrbtmi	r2, [r9], #-1
    9588:	stmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    958c:	bllt	ff547590 <strspn@plt+0xff545b34>
    9590:	vqrdmlsh.s<illegal width 8>	d18, d0, d11
    9594:	ldccs	6, cr8, [ip], {114}	; 0x72
    9598:	andeq	pc, r4, #-1073741823	; 0xc0000001
    959c:	ldmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    95a0:	ldrbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    95a4:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    95a8:	ldrbtmi	r2, [r9], #-1
    95ac:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    95b0:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    95b4:	andeq	pc, ip, #-1073741823	; 0xc0000001
    95b8:	ldrbtmi	r2, [r9], #-1
    95bc:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    95c0:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    95c4:	andcs	r4, r1, r2, asr #12
    95c8:			; <UNDEFINED> instruction: 0xf7f84479
    95cc:			; <UNDEFINED> instruction: 0x2c23e9c8
    95d0:	blge	fecc73d4 <strspn@plt+0xfecc5978>
    95d4:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    95d8:	andseq	pc, ip, #-1073741823	; 0xc0000001
    95dc:	ldrbtmi	r2, [r9], #-1
    95e0:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95e4:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    95e8:	eoreq	pc, r0, #-1073741823	; 0xc0000001
    95ec:	ldrbtmi	r2, [r9], #-1
    95f0:	ldmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95f4:			; <UNDEFINED> instruction: 0xf77f2c2b
    95f8:			; <UNDEFINED> instruction: 0xf8dfab9f
    95fc:			; <UNDEFINED> instruction: 0xf10714b0
    9600:	andcs	r0, r1, r4, lsr #4
    9604:			; <UNDEFINED> instruction: 0xf7f84479
    9608:			; <UNDEFINED> instruction: 0x2c33e9aa
    960c:	blge	fe547410 <strspn@plt+0xfe5459b4>
    9610:	ldrne	pc, [ip], #2271	; 0x8df
    9614:	eoreq	pc, ip, #-1073741823	; 0xc0000001
    9618:	ldrbtmi	r2, [r9], #-1
    961c:	ldmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9620:	ldrne	pc, [r0], #2271	; 0x8df
    9624:	eorseq	pc, r0, #-1073741823	; 0xc0000001
    9628:	ldrbtmi	r2, [r9], #-1
    962c:	ldmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9630:			; <UNDEFINED> instruction: 0xf77f2c3b
    9634:			; <UNDEFINED> instruction: 0xf8dfab81
    9638:			; <UNDEFINED> instruction: 0xf1071480
    963c:	andcs	r0, r1, r4, lsr r2
    9640:	ldrbtmi	r4, [r9], #-1589	; 0xfffff9cb
    9644:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9648:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    964c:	eorseq	pc, r8, #-1073741823	; 0xc0000001
    9650:	ldrbtmi	r2, [r9], #-1
    9654:	stmib	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9658:	bllt	1bc765c <strspn@plt+0x1bc5c00>
    965c:			; <UNDEFINED> instruction: 0xf3402c02
    9660:	ldmdbvc	r9!, {r1, r2, r4, r5, r8, r9, sl, pc}
    9664:	andle	r2, r6, r3, ror r9
    9668:	bcs	1de7c58 <strspn@plt+0x1de61fc>
    966c:	ldmibvc	fp!, {r0, r1, ip, lr, pc}
    9670:			; <UNDEFINED> instruction: 0xf0402b72
    9674:	bvc	fef6b394 <strspn@plt+0xfef69938>
    9678:			; <UNDEFINED> instruction: 0xf8df2001
    967c:	bvc	1ece794 <strspn@plt+0x1eccd38>
    9680:	ldrbtmi	r7, [r9], #-2618	; 0xfffff5c6
    9684:			; <UNDEFINED> instruction: 0xf7f89500
    9688:	blvc	1f83c38 <strspn@plt+0x1f821dc>
    968c:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9690:	blvc	ed169c <strspn@plt+0xecfc40>
    9694:	ldrbtmi	r7, [r9], #-2810	; 0xfffff506
    9698:			; <UNDEFINED> instruction: 0xf7f89500
    969c:			; <UNDEFINED> instruction: 0xf8dfe960
    96a0:	andcs	r1, r1, r8, lsr #8
    96a4:			; <UNDEFINED> instruction: 0xf7f84479
    96a8:	blvc	fef03c18 <strspn@plt+0xfef021bc>
    96ac:			; <UNDEFINED> instruction: 0xf10007da
    96b0:			; <UNDEFINED> instruction: 0x079e86b1
    96b4:	strthi	pc, [r5], r0, lsl #2
    96b8:			; <UNDEFINED> instruction: 0xf100075d
    96bc:			; <UNDEFINED> instruction: 0x07188699
    96c0:	strhi	pc, [sp], r0, lsl #2
    96c4:			; <UNDEFINED> instruction: 0xf10006d9
    96c8:	andcs	r8, sl, r4, ror r6
    96cc:	ldmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96d0:	blvc	ffe9bed0 <strspn@plt+0xffe9a474>
    96d4:	ldrbtmi	r2, [r9], #-1
    96d8:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96dc:			; <UNDEFINED> instruction: 0x060cf1b4
    96e0:	stclne	15, cr11, [r6], #288	; 0x120
    96e4:	strdcs	r4, [r1], -sl
    96e8:	ldrbtmi	r1, [r9], #-310	; 0xfffffeca
    96ec:			; <UNDEFINED> instruction: 0xf7f84632
    96f0:			; <UNDEFINED> instruction: 0x2c1be936
    96f4:	ldcge	7, cr15, [r2, #508]!	; 0x1fc
    96f8:	bicshi	pc, r8, #14614528	; 0xdf0000
    96fc:			; <UNDEFINED> instruction: 0xf8df3710
    9700:	ldcge	3, cr9, [r9], #-864	; 0xfffffca0
    9704:	strcs	r4, [r0, #-1272]	; 0xfffffb08
    9708:	movwcs	r4, #1273	; 0x4f9
    970c:	rsccc	pc, r8, sp, lsl #17
    9710:			; <UNDEFINED> instruction: 0x4622683b
    9714:	andcs	r4, r1, r1, asr #12
    9718:	ldrcc	r4, [r0, -r5, lsl #8]
    971c:			; <UNDEFINED> instruction: 0xf7f89339
    9720:			; <UNDEFINED> instruction: 0xf817e91e
    9724:	strbmi	ip, [r9], -r9, lsl #24
    9728:	stccc	8, cr15, [fp], {23}
    972c:			; <UNDEFINED> instruction: 0xf8172001
    9730:			; <UNDEFINED> instruction: 0xf8cd2c0c
    9734:			; <UNDEFINED> instruction: 0xf817c004
    9738:			; <UNDEFINED> instruction: 0xf8cdcc0a
    973c:			; <UNDEFINED> instruction: 0xf7f8c000
    9740:			; <UNDEFINED> instruction: 0xf817e90e
    9744:	stmibmi	r5!, {r1, r2, sl, fp, lr, pc}^
    9748:			; <UNDEFINED> instruction: 0xf8172001
    974c:			; <UNDEFINED> instruction: 0xf8173c07
    9750:	ldrbtmi	r2, [r9], #-3080	; 0xfffff3f8
    9754:	andgt	pc, r0, sp, asr #17
    9758:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    975c:	lfmle	f4, 2, [r4], {174}	; 0xae
    9760:	ldmdbcs	fp, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    9764:	strthi	pc, [ip], r0, asr #6
    9768:	ldmdbcs	r3!, {r0, r3, r4, r5, r8, fp, ip, sp, lr}^
    976c:	ldmdbvc	sl!, {r1, r2, ip, lr, pc}^
    9770:	andle	r2, r3, r5, ror sl
    9774:	blcs	18a7e68 <strspn@plt+0x18a640c>
    9778:	strhi	pc, [fp, -r0, asr #32]
    977c:			; <UNDEFINED> instruction: 0xf04f463b
    9780:			; <UNDEFINED> instruction: 0xf88d0e00
    9784:			; <UNDEFINED> instruction: 0xf10de0f4
    9788:			; <UNDEFINED> instruction: 0xf8530ce4
    978c:	ldcge	15, cr0, [r9], {8}
    9790:	cfmsub32ge	mvax3, mvfx4, mvfx0, mvfx5
    9794:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    9798:			; <UNDEFINED> instruction: 0xf88468db
    979c:	strgt	lr, [pc, #-4]	; 97a0 <strspn@plt+0x7d44>
    97a0:	ldmibvs	sp!, {r1, r5, r6, r9, sl, lr}
    97a4:	stmibmi	lr, {r0, r1, r5, r9, sl, lr}^
    97a8:	eorvs	r2, r5, r1
    97ac:	svcvc	0x003d4479
    97b0:	svcvc	0x007d7035
    97b4:	and	pc, r2, r6, lsl #17
    97b8:			; <UNDEFINED> instruction: 0xf7f87075
    97bc:	stmibmi	r9, {r4, r6, r7, fp, sp, lr, pc}^
    97c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    97c4:	svc	0x00faf7f7
    97c8:			; <UNDEFINED> instruction: 0xf0002800
    97cc:	stmibmi	r6, {r2, r5, r6, r9, sl, pc}^
    97d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    97d4:	svc	0x00f2f7f7
    97d8:			; <UNDEFINED> instruction: 0xf0002800
    97dc:	stmibmi	r3, {r1, r3, r5, r6, r7, r9, sl, pc}^
    97e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    97e4:	svc	0x00eaf7f7
    97e8:			; <UNDEFINED> instruction: 0xf0002800
    97ec:	stmibmi	r0, {r0, r1, r3, r6, r7, r9, sl, pc}^
    97f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    97f4:	svc	0x00e2f7f7
    97f8:			; <UNDEFINED> instruction: 0xf0002800
    97fc:	ldmibmi	sp!, {r2, r3, r4, r5, r7, r9, sl, pc}
    9800:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9804:	svc	0x00daf7f7
    9808:			; <UNDEFINED> instruction: 0xf0012800
    980c:	ldmibmi	sl!, {r0, r4, pc}
    9810:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9814:	svc	0x00d2f7f7
    9818:			; <UNDEFINED> instruction: 0xf0012800
    981c:	ldmibmi	r7!, {r0, r1, pc}
    9820:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9824:	svc	0x00caf7f7
    9828:			; <UNDEFINED> instruction: 0xf0002800
    982c:	ldmibmi	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, pc}
    9830:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9834:	svc	0x00c2f7f7
    9838:			; <UNDEFINED> instruction: 0xf0002800
    983c:	ldmibmi	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, pc}
    9840:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9844:	svc	0x00baf7f7
    9848:			; <UNDEFINED> instruction: 0xf0012800
    984c:	stmibmi	lr!, {r0, r5, pc}
    9850:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9854:	svc	0x00b2f7f7
    9858:			; <UNDEFINED> instruction: 0xf0012800
    985c:	stmibmi	fp!, {r0, r1, r4, pc}
    9860:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9864:	svc	0x00aaf7f7
    9868:			; <UNDEFINED> instruction: 0xf0012800
    986c:	stmibmi	r8!, {r0, r2, pc}
    9870:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9874:	svc	0x00a2f7f7
    9878:			; <UNDEFINED> instruction: 0xf0002800
    987c:	stmibmi	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}
    9880:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9884:	svc	0x009af7f7
    9888:			; <UNDEFINED> instruction: 0xf0002800
    988c:	stmibmi	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, pc}
    9890:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9894:	svc	0x0092f7f7
    9898:			; <UNDEFINED> instruction: 0xf0002800
    989c:	ldmibmi	pc, {r0, r1, r3, r4, r6, r7, r8, r9, sl, pc}	; <UNPREDICTABLE>
    98a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    98a4:	svc	0x008af7f7
    98a8:			; <UNDEFINED> instruction: 0xf0002800
    98ac:	ldmibmi	ip, {r0, r2, r3, r6, r7, r8, r9, sl, pc}
    98b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    98b4:	svc	0x0082f7f7
    98b8:			; <UNDEFINED> instruction: 0xf0002800
    98bc:	ldmibmi	r9, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, pc}
    98c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    98c4:	svc	0x007af7f7
    98c8:			; <UNDEFINED> instruction: 0xf0002800
    98cc:	ldmibmi	r6, {r0, r3, r4, r7, r8, r9, sl, pc}
    98d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    98d4:	svc	0x0072f7f7
    98d8:			; <UNDEFINED> instruction: 0xf0402800
    98dc:	ldmmi	r3, {r0, r1, r3, r7, r8, r9, sl, pc}
    98e0:			; <UNDEFINED> instruction: 0xf7f74478
    98e4:	ldmibmi	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    98e8:	andcs	r4, r1, r2, lsr r6
    98ec:			; <UNDEFINED> instruction: 0xf7f84479
    98f0:	ldrt	lr, [r3], #2102	; 0x836
    98f4:	strcs	r2, [r0, #-707]	; 0xfffffd3d
    98f8:			; <UNDEFINED> instruction: 0xffcaf7fe
    98fc:	blt	747900 <strspn@plt+0x745ea4>
    9900:	vmls.i8	d18, d0, d27
    9904:	ldmdbvc	r9!, {r1, r2, r4, r5, r6, r7, r8, sl, pc}
    9908:	andle	r2, r6, r0, ror r9
    990c:	bcs	1ca7efc <strspn@plt+0x1ca64a0>
    9910:	ldmibvc	fp!, {r0, r1, ip, lr, pc}
    9914:			; <UNDEFINED> instruction: 0xf0402b6d
    9918:	stmibmi	r6, {r0, r1, r2, r3, r4, r5, r6, r9, sl, pc}
    991c:	bvc	e91928 <strspn@plt+0xe8fecc>
    9920:			; <UNDEFINED> instruction: 0xf7f84479
    9924:	stmibmi	r4, {r2, r3, r4, fp, sp, lr, pc}
    9928:	andcs	r7, r1, sl, ror sl
    992c:			; <UNDEFINED> instruction: 0xf7f84479
    9930:			; <UNDEFINED> instruction: 0xf997e816
    9934:	blcs	15968 <strspn@plt+0x13f0c>
    9938:	strbhi	pc, [pc], -r0, asr #5	; <UNPREDICTABLE>
    993c:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
    9940:	andcs	r4, r1, pc, ror r9
    9944:			; <UNDEFINED> instruction: 0xf7f84479
    9948:			; <UNDEFINED> instruction: 0xf997e80a
    994c:	bvc	ffe95980 <strspn@plt+0xffe93f24>
    9950:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    9954:	blvc	eeb23c <strspn@plt+0xee97e0>
    9958:			; <UNDEFINED> instruction: 0xf10007da
    995c:	bmi	1e6ad88 <strspn@plt+0x1e6932c>
    9960:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}^
    9964:	strcs	r2, [r0, #-1]
    9968:			; <UNDEFINED> instruction: 0xf7f74479
    996c:			; <UNDEFINED> instruction: 0xf7ffeff8
    9970:	svclt	0x0000b9e3
    9974:	andeq	sl, r1, sl, lsl #5
    9978:	andeq	r0, r0, r4, lsl #2
    997c:	andeq	sl, r1, lr, ror r2
    9980:	andeq	r0, r0, r4, lsr #2
    9984:	andeq	sl, r1, sl, asr #18
    9988:	muleq	r1, r4, r1
    998c:	andeq	r9, r0, ip, asr #5
    9990:	ldrdeq	r7, [r0], -sl
    9994:			; <UNDEFINED> instruction: 0x00007aba
    9998:	andeq	r9, r0, r0
    999c:	andeq	r9, r0, r8, lsl r0
    99a0:	andeq	r9, r0, ip, lsr #32
    99a4:	andeq	r9, r0, r8, asr #32
    99a8:	andeq	r9, r0, r0, rrx
    99ac:	andeq	r8, r0, r0, asr pc
    99b0:	andeq	r3, r0, r6, ror r2
    99b4:			; <UNDEFINED> instruction: 0x00008bb8
    99b8:	andeq	r8, r0, ip, ror #23
    99bc:	strdeq	r8, [r0], -ip
    99c0:	strdeq	r8, [r0], -ip
    99c4:	andeq	r8, r0, r2, lsl #24
    99c8:	andeq	r8, r0, r4, lsl ip
    99cc:	andeq	r8, r0, r8, lsr ip
    99d0:	andeq	r8, r0, r8, lsr ip
    99d4:	andeq	r9, r0, r2, ror #15
    99d8:	andeq	r8, r0, r8, lsl #31
    99dc:	andeq	r8, r0, r4, ror #25
    99e0:	andeq	r3, r0, r0, lsr #1
    99e4:	andeq	r8, r0, lr, ror #25
    99e8:	andeq	r3, r0, sl, asr #32
    99ec:	andeq	r8, r0, r6, ror #16
    99f0:	andeq	r8, r0, r6, ror #16
    99f4:	andeq	r8, r0, r4, asr r8
    99f8:	andeq	r2, r0, lr, lsr #31
    99fc:	andeq	r8, r0, r0, lsr r8
    9a00:	andeq	r8, r0, sl, lsl r8
    9a04:	andeq	r2, r0, ip, lsr pc
    9a08:	andeq	r8, r0, r6, lsl #16
    9a0c:	andeq	r8, r0, sl, ror ip
    9a10:	andeq	r8, r0, r6, lsl #25
    9a14:	muleq	r0, sl, ip
    9a18:	andeq	r8, r0, r2, ror r9
    9a1c:	andeq	r8, r0, r2, ror r9
    9a20:	andeq	r8, r0, sl, asr #18
    9a24:	andeq	r8, r0, r8, asr r9
    9a28:	andeq	r8, r0, r2, ror r9
    9a2c:	muleq	r0, r2, r1
    9a30:	muleq	r0, ip, r1
    9a34:	andeq	r8, r0, r6, lsr #3
    9a38:	andeq	r8, r0, r0, asr #3
    9a3c:	ldrdeq	r8, [r0], -r2
    9a40:	andeq	r8, r0, r4, ror #3
    9a44:			; <UNDEFINED> instruction: 0x000074bc
    9a48:	ldrdeq	r7, [r0], -r0
    9a4c:	ldrdeq	r7, [r0], -ip
    9a50:	andeq	r7, r0, r4, ror #9
    9a54:	andeq	r7, r0, ip, ror #9
    9a58:	strdeq	r7, [r0], -r0
    9a5c:	strdeq	r7, [r0], -r8
    9a60:	andeq	r7, r0, r4, lsl #10
    9a64:	andeq	r7, r0, r8, lsl #10
    9a68:	andeq	r7, r0, r0, lsl r5
    9a6c:	andeq	r7, r0, r4, lsl r5
    9a70:	andeq	r7, r0, r8, lsl r5
    9a74:	andeq	r7, r0, r0, lsr #10
    9a78:	andeq	r7, r0, sl, lsr #10
    9a7c:	andeq	r7, r0, r0, lsr r5
    9a80:	andeq	r7, r0, r6, lsr r5
    9a84:	andeq	r7, r0, ip, lsr r5
    9a88:	andeq	r7, r0, r2, asr #10
    9a8c:	andeq	r7, r0, r6, asr #10
    9a90:	andeq	r7, r0, r2, lsl #26
    9a94:	andeq	r7, r0, lr, lsl #26
    9a98:	andeq	r7, r0, r6, asr #10
    9a9c:	andeq	r7, r0, lr, asr r5
    9aa0:	andeq	r7, r0, r4, ror r5
    9aa4:	andeq	r7, r0, lr, lsl #11
    9aa8:	andeq	r7, r0, r6, lsr #11
    9aac:			; <UNDEFINED> instruction: 0x000075b0
    9ab0:	andeq	r7, r0, r2, asr #11
    9ab4:	ldrdeq	r7, [r0], -r6
    9ab8:	andeq	r7, r0, r2, ror #11
    9abc:	strdeq	r7, [r0], -r2
    9ac0:			; <UNDEFINED> instruction: 0x00007dba
    9ac4:	andeq	r7, r0, sl, asr #27
    9ac8:	andeq	r7, r0, r0, ror #27
    9acc:	andeq	r7, r0, sl, lsr #28
    9ad0:	andeq	r7, r0, sl, asr #24
    9ad4:	andeq	r7, r0, r4, asr #24
    9ad8:	andeq	r7, r0, r0, asr ip
    9adc:	andeq	r7, r0, r2, lsr #24
    9ae0:	andeq	r7, r0, r4, ror pc
    9ae4:	andeq	r7, r0, sl, lsl #31
    9ae8:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    9aec:	andeq	r7, r0, r2, lsr #31
    9af0:	andeq	r7, r0, lr, lsr #31
    9af4:			; <UNDEFINED> instruction: 0x00007fba
    9af8:	andeq	r7, r0, r6, asr #31
    9afc:	ldrdeq	r7, [r0], -r2
    9b00:	ldrdeq	r7, [r0], -lr
    9b04:	andeq	r7, r0, sl, ror #31
    9b08:	strdeq	r7, [r0], -r6
    9b0c:	andeq	r8, r0, r2
    9b10:	andeq	r8, r0, lr
    9b14:	andeq	r8, r0, sl, lsl r0
    9b18:	andeq	r8, r0, r6, lsr #32
    9b1c:	andeq	r8, r0, r2, lsr r0
    9b20:	andeq	r8, r0, lr, lsr r0
    9b24:	andeq	r8, r0, sl, asr #32
    9b28:	andeq	r8, r0, r6, asr r0
    9b2c:	andeq	r8, r0, r0, asr r0
    9b30:	andeq	r8, r0, ip, rrx
    9b34:	andeq	r7, r0, r4, lsr #26
    9b38:	andeq	r7, r0, r0, asr #26
    9b3c:	andeq	r6, r0, sl, asr #30
    9b40:	andeq	r7, r0, r4, asr sp
    9b44:	andeq	r6, r0, r8, lsr #30
    9b48:	andeq	r7, r0, r0, asr sp
    9b4c:	stcleq	8, cr15, [ip, #-892]	; 0xfffffc84
    9b50:	subscs	r3, r4, #4, 2
    9b54:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    9b58:	mcr	7, 3, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    9b5c:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b60:			; <UNDEFINED> instruction: 0xf3402c02
    9b64:	ldmdbvc	r9!, {r0, r1, r3, r5, r6, r8, sl, pc}
    9b68:	andle	r2, r6, r6, ror #18
    9b6c:	bcs	1de815c <strspn@plt+0x1de6700>
    9b70:	ldmibvc	fp!, {r0, r1, ip, lr, pc}
    9b74:			; <UNDEFINED> instruction: 0xf0402b72
    9b78:	bvc	fef6b124 <strspn@plt+0xfef696c8>
    9b7c:			; <UNDEFINED> instruction: 0xf8df2001
    9b80:	bvc	1ed1008 <strspn@plt+0x1ecf5ac>
    9b84:	ldrbtmi	r7, [r9], #-2618	; 0xfffff5c6
    9b88:			; <UNDEFINED> instruction: 0xf7f79500
    9b8c:	blvc	1f85734 <strspn@plt+0x1f83cd8>
    9b90:	ldcne	8, cr15, [r0, #-892]	; 0xfffffc84
    9b94:	blvc	ed1ba0 <strspn@plt+0xed0144>
    9b98:	ldrbtmi	r7, [r9], #-2810	; 0xfffff506
    9b9c:			; <UNDEFINED> instruction: 0xf7f79500
    9ba0:			; <UNDEFINED> instruction: 0xf1b4eede
    9ba4:	svclt	0x0048060c
    9ba8:			; <UNDEFINED> instruction: 0xf8df1ce6
    9bac:	strdcs	r1, [r1], -ip
    9bb0:	ldrbtmi	r1, [r9], #-310	; 0xfffffeca
    9bb4:			; <UNDEFINED> instruction: 0xf7f74632
    9bb8:	ldccs	14, cr14, [fp], {210}	; 0xd2
    9bbc:	blge	13c79c0 <strspn@plt+0x13c5f64>
    9bc0:	stclhi	8, cr15, [r8], #892	; 0x37c
    9bc4:			; <UNDEFINED> instruction: 0xf8df3710
    9bc8:	ldcge	12, cr9, [r9], #-928	; 0xfffffc60
    9bcc:	strcs	r4, [r0, #-1272]	; 0xfffffb08
    9bd0:	movwcs	r4, #1273	; 0x4f9
    9bd4:	rsccc	pc, r8, sp, lsl #17
    9bd8:			; <UNDEFINED> instruction: 0x4622683b
    9bdc:	andcs	r4, r1, r1, asr #12
    9be0:	ldrcc	r4, [r0, -r5, lsl #8]
    9be4:			; <UNDEFINED> instruction: 0xf7f79339
    9be8:			; <UNDEFINED> instruction: 0xf817eeba
    9bec:	strbmi	ip, [r9], -r9, lsl #24
    9bf0:	stccc	8, cr15, [fp], {23}
    9bf4:			; <UNDEFINED> instruction: 0xf8172001
    9bf8:			; <UNDEFINED> instruction: 0xf8cd2c0c
    9bfc:			; <UNDEFINED> instruction: 0xf817c004
    9c00:			; <UNDEFINED> instruction: 0xf8cdcc0a
    9c04:			; <UNDEFINED> instruction: 0xf7f7c000
    9c08:			; <UNDEFINED> instruction: 0xf817eeaa
    9c0c:			; <UNDEFINED> instruction: 0xf8dfcc06
    9c10:	andcs	r1, r1, r4, lsr #25
    9c14:	stccc	8, cr15, [r7], {23}
    9c18:	stccs	8, cr15, [r8], {23}
    9c1c:			; <UNDEFINED> instruction: 0xf8cd4479
    9c20:			; <UNDEFINED> instruction: 0xf7f7c000
    9c24:	adcmi	lr, lr, #156, 28	; 0x9c0
    9c28:			; <UNDEFINED> instruction: 0xf7ffdcd3
    9c2c:			; <UNDEFINED> instruction: 0xf8dfbb17
    9c30:	smlabbcc	r4, r8, ip, r0
    9c34:			; <UNDEFINED> instruction: 0x461d22bc
    9c38:			; <UNDEFINED> instruction: 0xf7f74478
    9c3c:			; <UNDEFINED> instruction: 0xf7ffedf2
    9c40:	bvc	1eb7e34 <strspn@plt+0x1eb63d8>
    9c44:			; <UNDEFINED> instruction: 0xf8df2001
    9c48:			; <UNDEFINED> instruction: 0xf0021c74
    9c4c:	ldrbtmi	r0, [r9], #-527	; 0xfffffdf1
    9c50:	mcr	7, 4, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    9c54:			; <UNDEFINED> instruction: 0xf0037a7b
    9c58:	blcs	4a89c <strspn@plt+0x48e40>
    9c5c:	orrshi	pc, r4, #0
    9c60:			; <UNDEFINED> instruction: 0xf0002b02
    9c64:			; <UNDEFINED> instruction: 0xf8df838a
    9c68:	ldrbtmi	r0, [r8], #-3160	; 0xfffff3a8
    9c6c:	mrc	7, 0, APSR_nzcv, cr8, cr7, {7}
    9c70:	bllt	1ec7c74 <strspn@plt+0x1ec6218>
    9c74:	mcrreq	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    9c78:			; <UNDEFINED> instruction: 0xf7f74478
    9c7c:			; <UNDEFINED> instruction: 0xf7ffee12
    9c80:			; <UNDEFINED> instruction: 0xf8dfb995
    9c84:	tstcc	r4, r4, asr #24
    9c88:	strcs	r2, [r0, #-568]	; 0xfffffdc8
    9c8c:			; <UNDEFINED> instruction: 0xf7f74478
    9c90:			; <UNDEFINED> instruction: 0xf7ffedc8
    9c94:			; <UNDEFINED> instruction: 0xf8dfb851
    9c98:	strcs	r0, [r0, #-3124]	; 0xfffff3cc
    9c9c:			; <UNDEFINED> instruction: 0xf7f74478
    9ca0:			; <UNDEFINED> instruction: 0xf7ffedc0
    9ca4:	stccs	8, cr11, [r2], {73}	; 0x49
    9ca8:	strhi	pc, [r7, #-832]	; 0xfffffcc0
    9cac:	stmdbcs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr}
    9cb0:	ldrbthi	pc, [fp], #64	; 0x40	; <UNPREDICTABLE>
    9cb4:	ldcne	8, cr15, [r8], {223}	; 0xdf
    9cb8:			; <UNDEFINED> instruction: 0xf8df2001
    9cbc:			; <UNDEFINED> instruction: 0xf1076c18
    9cc0:	ldrbtmi	r0, [r9], #-1033	; 0xfffffbf7
    9cc4:	ldreq	pc, [r9, #-263]	; 0xfffffef9
    9cc8:	mcr	7, 2, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    9ccc:			; <UNDEFINED> instruction: 0xf814447e
    9cd0:	ldrtmi	r2, [r1], -r1, lsl #30
    9cd4:			; <UNDEFINED> instruction: 0xf7f72001
    9cd8:	adcmi	lr, r5, #1056	; 0x420
    9cdc:	strdcs	sp, [sl], -r7
    9ce0:	mrc	7, 1, APSR_nzcv, cr4, cr7, {7}
    9ce4:	blne	ffc48068 <strspn@plt+0xffc4660c>
    9ce8:	ldrbtmi	r2, [r9], #-1
    9cec:	mrc	7, 1, APSR_nzcv, cr6, cr7, {7}
    9cf0:	mlaspl	r1, r7, r8, pc	; <UNPREDICTABLE>
    9cf4:			; <UNDEFINED> instruction: 0xf107b145
    9cf8:	strtmi	r0, [r5], #-1073	; 0xfffffbcf
    9cfc:	svceq	0x0001f814
    9d00:	mcr	7, 1, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    9d04:	mvnsle	r4, r5, lsr #5
    9d08:			; <UNDEFINED> instruction: 0xf7f7200a
    9d0c:			; <UNDEFINED> instruction: 0xf8dfee20
    9d10:	andcs	r1, r1, ip, asr #23
    9d14:			; <UNDEFINED> instruction: 0xf7f74479
    9d18:	ldmdbvc	sl!, {r1, r5, r9, sl, fp, sp, lr, pc}
    9d1c:	vpmax.s8	d18, d0, d2
    9d20:			; <UNDEFINED> instruction: 0xf8df84bb
    9d24:			; <UNDEFINED> instruction: 0x20011bbc
    9d28:			; <UNDEFINED> instruction: 0xf7f74479
    9d2c:			; <UNDEFINED> instruction: 0xf8dfee18
    9d30:			; <UNDEFINED> instruction: 0x20011bb4
    9d34:			; <UNDEFINED> instruction: 0xf7f74479
    9d38:	bvc	ec5588 <strspn@plt+0xec3b2c>
    9d3c:	vpmax.s8	d18, d0, d1
    9d40:			; <UNDEFINED> instruction: 0xf8df849d
    9d44:	andcs	r1, r1, r4, lsr #23
    9d48:			; <UNDEFINED> instruction: 0xf7f74479
    9d4c:			; <UNDEFINED> instruction: 0xf8dfee08
    9d50:	mulcs	r1, ip, fp
    9d54:	ldrbtmi	r7, [r9], #-2554	; 0xfffff606
    9d58:	mcr	7, 0, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    9d5c:	blne	fe4480e0 <strspn@plt+0xfe446684>
    9d60:	ldrbtmi	r2, [r9], #-1
    9d64:	ldcl	7, cr15, [sl, #988]!	; 0x3dc
    9d68:	bcs	68358 <strspn@plt+0x668fc>
    9d6c:	ldrbthi	pc, [ip], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    9d70:	blne	fe0480f4 <strspn@plt+0xfe046698>
    9d74:	ldrbtmi	r2, [r9], #-1
    9d78:	ldcl	7, cr15, [r0, #988]!	; 0x3dc
    9d7c:	mulcs	r6, r7, r9
    9d80:	bcs	28474 <strspn@plt+0x26a18>
    9d84:	strbthi	pc, [fp], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    9d88:	blcs	1b4810c <strspn@plt+0x1b466b0>
    9d8c:			; <UNDEFINED> instruction: 0x0658447a
    9d90:	bicshi	pc, r1, #0, 2
    9d94:	blcc	1948118 <strspn@plt+0x19466bc>
    9d98:			; <UNDEFINED> instruction: 0xf8df447b
    9d9c:	andcs	r1, r1, r4, ror #22
    9da0:			; <UNDEFINED> instruction: 0xf7f74479
    9da4:	ldmibvc	ip!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9da8:	blcc	164812c <strspn@plt+0x16466d0>
    9dac:	vaddl.u8	q9, d4, d1
    9db0:			; <UNDEFINED> instruction: 0xf8df1401
    9db4:	ldrbtmi	r1, [fp], #-2900	; 0xfffff4ac
    9db8:	orreq	lr, r4, #3072	; 0xc00
    9dbc:	ldmdbvs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    9dc0:	stcl	7, cr15, [ip, #988]	; 0x3dc
    9dc4:			; <UNDEFINED> instruction: 0xf0002c02
    9dc8:			; <UNDEFINED> instruction: 0xf8df83a5
    9dcc:	andcs	r1, r1, r0, asr #22
    9dd0:	blvs	f48154 <strspn@plt+0xf466f8>
    9dd4:	ldreq	pc, [pc], #-263	; 9ddc <strspn@plt+0x8380>
    9dd8:			; <UNDEFINED> instruction: 0xf1074479
    9ddc:			; <UNDEFINED> instruction: 0xf7f7052f
    9de0:	ldrbtmi	lr, [lr], #-3518	; 0xfffff242
    9de4:	svccs	0x0001f814
    9de8:	andcs	r4, r1, r1, lsr r6
    9dec:	ldc	7, cr15, [r6, #988]!	; 0x3dc
    9df0:	mvnsle	r4, r5, lsr #5
    9df4:			; <UNDEFINED> instruction: 0xf7f7200a
    9df8:	svcvc	0x0039edaa
    9dfc:			; <UNDEFINED> instruction: 0xf8df2001
    9e00:			; <UNDEFINED> instruction: 0xf0013b14
    9e04:	svcvc	0x00bc010f
    9e08:	mrcvc	4, 7, r4, cr10, cr11, {3}
    9e0c:	orreq	lr, r1, #3072	; 0xc00
    9e10:	blne	148194 <strspn@plt+0x146738>
    9e14:	streq	pc, [r4, #-4]
    9e18:	bvs	16db004 <strspn@plt+0x16d95a8>
    9e1c:	ldc	7, cr15, [lr, #988]	; 0x3dc
    9e20:			; <UNDEFINED> instruction: 0xf1000721
    9e24:			; <UNDEFINED> instruction: 0xf8df838c
    9e28:	ldrbtmi	r2, [sl], #-2804	; 0xfffff50c
    9e2c:			; <UNDEFINED> instruction: 0xf0402d00
    9e30:			; <UNDEFINED> instruction: 0xf8df83e0
    9e34:	ldrbtmi	r3, [fp], #-2796	; 0xfffff514
    9e38:	bne	ffa481bc <strspn@plt+0xffa46760>
    9e3c:	ldrbtmi	r2, [r9], #-1
    9e40:	stc	7, cr15, [ip, #988]	; 0x3dc
    9e44:	mlascs	r0, r7, r8, pc	; <UNPREDICTABLE>
    9e48:	vpmax.s8	d18, d0, d1
    9e4c:			; <UNDEFINED> instruction: 0xf8df83cb
    9e50:	ldrbtmi	r2, [sl], #-2776	; 0xfffff528
    9e54:	bne	ff5481d8 <strspn@plt+0xff54677c>
    9e58:	strcs	r2, [r0, #-1]
    9e5c:			; <UNDEFINED> instruction: 0xf7f74479
    9e60:			; <UNDEFINED> instruction: 0xf7feed7e
    9e64:			; <UNDEFINED> instruction: 0xf8dfbf69
    9e68:	strtmi	r0, [r1], -r8, asr #21
    9e6c:			; <UNDEFINED> instruction: 0xf7f74478
    9e70:			; <UNDEFINED> instruction: 0xf7feecd8
    9e74:	ldccs	15, cr11, [fp], {97}	; 0x61
    9e78:	msrhi	SPSR_fs, #64, 6
    9e7c:	bne	fed48200 <strspn@plt+0xfed467a4>
    9e80:	andcs	r1, r1, sl, lsr sp
    9e84:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    9e88:	stcl	7, cr15, [r8, #-988]!	; 0xfffffc24
    9e8c:	bne	fea48210 <strspn@plt+0xfea467b4>
    9e90:	andseq	pc, r0, #-1073741823	; 0xc0000001
    9e94:	ldrbtmi	r2, [r9], #-1
    9e98:	stcl	7, cr15, [r0, #-988]!	; 0xfffffc24
    9e9c:	svclt	0x004cf7fe
    9ea0:	bne	fe648224 <strspn@plt+0xfe6467c8>
    9ea4:	ldrtmi	r2, [r5], -r1
    9ea8:			; <UNDEFINED> instruction: 0xf7f74479
    9eac:			; <UNDEFINED> instruction: 0xf8dfed58
    9eb0:			; <UNDEFINED> instruction: 0x46421a90
    9eb4:	ldrbtmi	r2, [r9], #-1
    9eb8:	ldcl	7, cr15, [r0, #-988]	; 0xfffffc24
    9ebc:	svclt	0x003cf7fe
    9ec0:	beq	fe048244 <strspn@plt+0xfe0467e8>
    9ec4:			; <UNDEFINED> instruction: 0xf7f74478
    9ec8:			; <UNDEFINED> instruction: 0xf7feecac
    9ecc:	ldccs	15, cr11, [r7], {53}	; 0x35
    9ed0:	ldrhi	pc, [r0], #-832	; 0xfffffcc0
    9ed4:	andcs	r7, r1, ip, lsr r9
    9ed8:	bne	1b4825c <strspn@plt+0x1b46800>
    9edc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    9ee0:	ldc	7, cr15, [ip, #-988]!	; 0xfffffc24
    9ee4:			; <UNDEFINED> instruction: 0x07da797b
    9ee8:	strhi	pc, [r1], #-256	; 0xffffff00
    9eec:			; <UNDEFINED> instruction: 0xf100079b
    9ef0:			; <UNDEFINED> instruction: 0xf8df83fb
    9ef4:	ldrbtmi	r2, [sl], #-2648	; 0xfffff5a8
    9ef8:	bne	154827c <strspn@plt+0x1546820>
    9efc:	ldrbtmi	r2, [r9], #-1
    9f00:	stc	7, cr15, [ip, #-988]!	; 0xfffffc24
    9f04:			; <UNDEFINED> instruction: 0x075e797b
    9f08:	mvnhi	pc, #0, 2
    9f0c:	bcs	1148290 <strspn@plt+0x1146834>
    9f10:			; <UNDEFINED> instruction: 0xf8df447a
    9f14:	andcs	r1, r1, r4, asr #20
    9f18:			; <UNDEFINED> instruction: 0xf7f74479
    9f1c:	ldmdbvc	fp!, {r5, r8, sl, fp, sp, lr, pc}^
    9f20:			; <UNDEFINED> instruction: 0xf10006d8
    9f24:			; <UNDEFINED> instruction: 0xf8df83f2
    9f28:	ldrbtmi	r2, [sl], #-2612	; 0xfffff5cc
    9f2c:	bne	c482b0 <strspn@plt+0xc46854>
    9f30:	ldrbtmi	r2, [r9], #-1
    9f34:	ldc	7, cr15, [r2, #-988]	; 0xfffffc24
    9f38:			; <UNDEFINED> instruction: 0x0699797b
    9f3c:	mvnhi	pc, #0, 2
    9f40:	bcs	8482c4 <strspn@plt+0x846868>
    9f44:			; <UNDEFINED> instruction: 0xf8df447a
    9f48:	andcs	r1, r1, r0, lsr #20
    9f4c:			; <UNDEFINED> instruction: 0xf7f74479
    9f50:	stccs	13, cr14, [r3], {6}
    9f54:	bicshi	pc, ip, #0, 6
    9f58:			; <UNDEFINED> instruction: 0x0759797b
    9f5c:	mcrge	5, 7, pc, cr12, cr14, {3}	; <UNPREDICTABLE>
    9f60:			; <UNDEFINED> instruction: 0x200168ba
    9f64:	bne	1482e8 <strspn@plt+0x14688c>
    9f68:	blt	4b4f90 <strspn@plt+0x4b3534>
    9f6c:	ldrbtmi	sl, [r9], #-3593	; 0xfffff1f7
    9f70:			; <UNDEFINED> instruction: 0xf7f72500
    9f74:			; <UNDEFINED> instruction: 0x463aecf4
    9f78:	svceq	0x000cf852
    9f7c:	ldmdavs	r1, {r0, r1, r5, r9, sl, lr}^
    9f80:	andcs	ip, r1, r3, lsl #6
    9f84:	ldmdavs	r2!, {r0, r1, r5, fp, sp, lr}
    9f88:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9f8c:	blt	4b8800 <strspn@plt+0x4b6da4>
    9f90:			; <UNDEFINED> instruction: 0xf7f74479
    9f94:			; <UNDEFINED> instruction: 0xf857ece4
    9f98:	qadd16mi	r0, r3, r4
    9f9c:	movwgt	r6, #14457	; 0x3879
    9fa0:	stmdavs	r3!, {r0, sp}
    9fa4:			; <UNDEFINED> instruction: 0xf8df6832
    9fa8:	blt	6d06e0 <strspn@plt+0x6cec84>
    9fac:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    9fb0:	ldcl	7, cr15, [r4], {247}	; 0xf7
    9fb4:	mcrlt	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    9fb8:			; <UNDEFINED> instruction: 0xf3402c02
    9fbc:	ldmdbvc	r9!, {r1, r2, r3, r4, r8, r9, pc}
    9fc0:	andle	r2, r6, r8, ror #18
    9fc4:	bcs	1de85b4 <strspn@plt+0x1de6b58>
    9fc8:	ldmibvc	fp!, {r0, r1, ip, lr, pc}
    9fcc:			; <UNDEFINED> instruction: 0xf0402b72
    9fd0:			; <UNDEFINED> instruction: 0xf8df83fd
    9fd4:	andcs	r1, r1, r4, lsr #19
    9fd8:			; <UNDEFINED> instruction: 0xac397a3a
    9fdc:			; <UNDEFINED> instruction: 0xf1074479
    9fe0:			; <UNDEFINED> instruction: 0xf7f70510
    9fe4:	ldmdbhi	sl!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    9fe8:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9fec:	blt	1491ff8 <strspn@plt+0x149059c>
    9ff0:	addslt	r4, r2, #2030043136	; 0x79000000
    9ff4:	ldc	7, cr15, [r2], #988	; 0x3dc
    9ff8:	logeqs	f7, f7
    9ffc:	movwcs	r4, #1700	; 0x6a4
    a000:	smlawbcc	r4, sp, r8, pc	; <UNPREDICTABLE>
    a004:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
    a008:	stcne	8, cr15, [ip], {85}	; 0x55
    a00c:			; <UNDEFINED> instruction: 0xf8554666
    a010:			; <UNDEFINED> instruction: 0xf10c2c08
    a014:			; <UNDEFINED> instruction: 0xf8550c10
    a018:	ldrbmi	r3, [r5, #-3076]!	; 0xfffff3fc
    a01c:	mvnsle	ip, pc, lsl #12
    a020:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a024:	ldmeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    a028:	andcs	r4, r1, r2, lsr #12
    a02c:			; <UNDEFINED> instruction: 0x46264479
    a030:	ldc	7, cr15, [r4], {247}	; 0xf7
    a034:	eorscs	r4, r1, #64, 12	; 0x4000000
    a038:			; <UNDEFINED> instruction: 0xf7f72100
    a03c:	stmiavs	fp!, {r7, sl, fp, sp, lr, pc}^
    a040:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    a044:	strtmi	r6, [r5], -sl, lsr #17
    a048:	strtmi	ip, [r2], -pc, lsl #12
    a04c:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a050:	cdpge	0, 3, cr2, cr10, cr1, {0}
    a054:			; <UNDEFINED> instruction: 0xf7f74479
    a058:	ldmdage	ip!, {r1, r7, sl, fp, sp, lr, pc}
    a05c:	tstcs	r0, r5, lsr r2
    a060:	stcl	7, cr15, [ip], #-988	; 0xfffffc24
    a064:			; <UNDEFINED> instruction: 0xf852463a
    a068:	strtmi	r0, [r3], -r0, ror #30
    a06c:	ldmvs	r2, {r0, r4, r6, fp, sp, lr}
    a070:	strtmi	ip, [r2], -r7, lsl #6
    a074:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a078:	ldrbtmi	r2, [r9], #-1
    a07c:	stcl	7, cr15, [lr], #-988	; 0xfffffc24
    a080:	eorscs	r4, sp, #48, 12	; 0x3000000
    a084:			; <UNDEFINED> instruction: 0xf7f72100
    a088:	mrcvs	12, 7, lr, cr11, cr10, {2}
    a08c:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a090:	andcs	r4, r1, r2, lsr #12
    a094:	teqls	r9, #2030043136	; 0x79000000
    a098:	stcl	7, cr15, [r0], #-988	; 0xfffffc24
    a09c:	eorscs	r4, r1, #64, 12	; 0x4000000
    a0a0:			; <UNDEFINED> instruction: 0xf7f72100
    a0a4:	ldrtmi	lr, [fp], -ip, asr #24
    a0a8:	svceq	0x0070f853
    a0ac:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    a0b0:	strgt	r6, [pc, #-2267]	; 97dd <strspn@plt+0x7d81>
    a0b4:			; <UNDEFINED> instruction: 0xf8df4622
    a0b8:	ldrdcs	r1, [r1], -r8
    a0bc:			; <UNDEFINED> instruction: 0xf7f74479
    a0c0:	ldmdage	fp!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    a0c4:	tstcs	r0, r9, lsr r2
    a0c8:	ldc	7, cr15, [r8], #-988	; 0xfffffc24
    a0cc:			; <UNDEFINED> instruction: 0xf8514639
    a0d0:	qadd8mi	r0, r3, r0
    a0d4:	stmdavs	r9, {r1, r5, r9, sl, lr}^
    a0d8:	andcs	ip, r1, r3, lsl #6
    a0dc:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a0e0:			; <UNDEFINED> instruction: 0xf7f74479
    a0e4:	subcs	lr, r1, #60, 24	; 0x3c00
    a0e8:	strtmi	r2, [r0], -r0, lsl #2
    a0ec:	stc	7, cr15, [r6], #-988	; 0xfffffc24
    a0f0:			; <UNDEFINED> instruction: 0x3098f8b7
    a0f4:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a0f8:	andcs	r4, r1, r2, lsr #12
    a0fc:			; <UNDEFINED> instruction: 0xf8ad4479
    a100:			; <UNDEFINED> instruction: 0xf7f730e4
    a104:	ldrtmi	lr, [r0], -ip, lsr #24
    a108:	tstcs	r0, sp, lsr r2
    a10c:	ldc	7, cr15, [r6], {247}	; 0xf7
    a110:			; <UNDEFINED> instruction: 0x309af8d7
    a114:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a118:	andcs	r4, r1, r2, lsr #12
    a11c:	teqls	r9, #2030043136	; 0x79000000
    a120:	ldc	7, cr15, [ip], {247}	; 0xf7
    a124:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a128:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a12c:	ldrbtmi	r4, [r8], #-1565	; 0xfffff9e3
    a130:	bl	fedc8114 <strspn@plt+0xfedc66b8>
    a134:	mcrlt	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    a138:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a13c:	streq	pc, [r9], #-263	; 0xfffffef9
    a140:	stmdapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a144:	ldrbtmi	r3, [r8], #-1817	; 0xfffff8e7
    a148:	bl	feac812c <strspn@plt+0xfeac66d0>
    a14c:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a150:	ldrbtmi	r2, [sp], #-1
    a154:			; <UNDEFINED> instruction: 0xf7f74479
    a158:			; <UNDEFINED> instruction: 0xf814ec02
    a15c:	strtmi	r2, [r9], -r1, lsl #30
    a160:			; <UNDEFINED> instruction: 0xf7f72001
    a164:	adcmi	lr, r7, #252, 22	; 0x3f000
    a168:			; <UNDEFINED> instruction: 0xf7fed1f7
    a16c:	ldcge	14, cr11, [r9], #-804	; 0xfffffcdc
    a170:	smlabbcs	r0, r0, r2, r2
    a174:			; <UNDEFINED> instruction: 0xf7f74620
    a178:			; <UNDEFINED> instruction: 0xf8dfebe2
    a17c:	andcs	r1, r1, r4, lsr r8
    a180:			; <UNDEFINED> instruction: 0xf7f74479
    a184:			; <UNDEFINED> instruction: 0xf897ebec
    a188:			; <UNDEFINED> instruction: 0xf00330af
    a18c:	blcs	18add0 <strspn@plt+0x189374>
    a190:	stmdage	r4!, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr, pc}^
    a194:			; <UNDEFINED> instruction: 0xf852a202
    a198:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    a19c:	svclt	0x00004710
    a1a0:	andeq	r0, r0, r7, lsr #1
    a1a4:			; <UNDEFINED> instruction: 0xfffff0bd
    a1a8:			; <UNDEFINED> instruction: 0xfffff0bd
    a1ac:			; <UNDEFINED> instruction: 0xfffff0bd
    a1b0:	andeq	r0, r0, pc, lsl #1
    a1b4:	andeq	r0, r0, sp, rrx
    a1b8:	andeq	r0, r0, sp, lsl r0
    a1bc:	ubfxeq	pc, pc, #17, #21
    a1c0:	ldrbtmi	r2, [r8], #-1479	; 0xfffffa39
    a1c4:	bl	1b481a8 <strspn@plt+0x1b4674c>
    a1c8:	adcseq	pc, r3, r7, lsl #2
    a1cc:			; <UNDEFINED> instruction: 0xf7fe4621
    a1d0:			; <UNDEFINED> instruction: 0xf8dffbfb
    a1d4:	strtmi	r1, [r2], -r4, ror #15
    a1d8:	ldrbtmi	r2, [r9], #-1
    a1dc:	bl	fefc81c0 <strspn@plt+0xfefc6764>
    a1e0:			; <UNDEFINED> instruction: 0x079e7abb
    a1e4:	ldmdage	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, sp, lr, pc}
    a1e8:	rsbscs	sl, r8, #3866624	; 0x3b0000
    a1ec:			; <UNDEFINED> instruction: 0xf7f72100
    a1f0:	ldmdbne	fp!, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}^
    a1f4:			; <UNDEFINED> instruction: 0x46225978
    a1f8:	strgt	r6, [r3], #-2137	; 0xfffff7a7
    a1fc:			; <UNDEFINED> instruction: 0xf8df2001
    a200:	ldrbtmi	r1, [r9], #-1980	; 0xfffff844
    a204:	bl	feac81e8 <strspn@plt+0xfeac678c>
    a208:	stmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a20c:	sbfxeq	pc, pc, #17, #17
    a210:			; <UNDEFINED> instruction: 0xf7f74478
    a214:			; <UNDEFINED> instruction: 0xf8d7eb46
    a218:			; <UNDEFINED> instruction: 0xf10720b1
    a21c:	orrcs	r0, r0, #-1073741780	; 0xc000002c
    a220:			; <UNDEFINED> instruction: 0x4620ba12
    a224:	ldreq	pc, [r3, #258]!	; 0x102
    a228:	bl	7c820c <strspn@plt+0x7c67b0>
    a22c:			; <UNDEFINED> instruction: 0xf8dfe7d1
    a230:	ldrbtmi	r0, [r8], #-1940	; 0xfffff86c
    a234:	bl	d48218 <strspn@plt+0xd467bc>
    a238:	adcseq	pc, r7, r7, lsl #2
    a23c:	strbcs	r4, [r7, #1569]	; 0x621
    a240:	blx	ff0c8242 <strspn@plt+0xff0c67e6>
    a244:			; <UNDEFINED> instruction: 0xf8dfe7c5
    a248:	ldrbtmi	r0, [r8], #-1920	; 0xfffff880
    a24c:			; <UNDEFINED> instruction: 0xf8dfe7f2
    a250:	ldrbtmi	r0, [r8], #-1916	; 0xfffff884
    a254:	bl	948238 <strspn@plt+0x9467dc>
    a258:	mrclt	7, 4, APSR_nzcv, cr9, cr14, {7}
    a25c:			; <UNDEFINED> instruction: 0x0770f8df
    a260:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    a264:	b	ff748248 <strspn@plt+0xff7467ec>
    a268:	stcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    a26c:			; <UNDEFINED> instruction: 0x0764f8df
    a270:			; <UNDEFINED> instruction: 0xf7f74478
    a274:			; <UNDEFINED> instruction: 0xf7feead6
    a278:			; <UNDEFINED> instruction: 0xf8dfbff1
    a27c:			; <UNDEFINED> instruction: 0x4621075c
    a280:	ldrbtmi	r4, [r8], #-1589	; 0xfffff9cb
    a284:	b	ff348268 <strspn@plt+0xff34680c>
    a288:	ldcllt	7, cr15, [r6, #-1016]	; 0xfffffc08
    a28c:			; <UNDEFINED> instruction: 0x074cf8df
    a290:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    a294:	b	ff148278 <strspn@plt+0xff14681c>
    a298:	stcllt	7, cr15, [lr, #-1016]	; 0xfffffc08
    a29c:	vqrdmlsh.s<illegal width 8>	d18, d16, d18
    a2a0:	ldrtmi	r8, [lr], -r5, asr #3
    a2a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a2a8:	rsbshi	pc, ip, sp, lsl #17
    a2ac:	stfeqp	f7, [r4], #-52	; 0xffffffcc
    a2b0:	svceq	0x0005f856
    a2b4:			; <UNDEFINED> instruction: 0x4665ac39
    a2b8:	ldmvs	r2!, {r0, r4, r5, r6, fp, sp, lr}
    a2bc:	strgt	r6, [pc, #-2291]	; 99d1 <strspn@plt+0x7f75>
    a2c0:	ldmdbvs	r0!, {r1, r5, r6, r9, sl, lr}
    a2c4:			; <UNDEFINED> instruction: 0xf1076971
    a2c8:	strgt	r0, [r3, #-1566]	; 0xfffff9e2
    a2cc:			; <UNDEFINED> instruction: 0xf8df2001
    a2d0:			; <UNDEFINED> instruction: 0x46251710
    a2d4:			; <UNDEFINED> instruction: 0xf7f74479
    a2d8:			; <UNDEFINED> instruction: 0xf107eb42
    a2dc:			; <UNDEFINED> instruction: 0xf88d0e3e
    a2e0:	ldmdavs	r0!, {r1, r2, r3, r8, pc}
    a2e4:			; <UNDEFINED> instruction: 0xf8563610
    a2e8:	strtmi	r1, [ip], ip, lsl #24
    a2ec:	stccs	8, cr15, [r8], {86}	; 0x56
    a2f0:			; <UNDEFINED> instruction: 0xf8563510
    a2f4:	ldrbmi	r3, [r6, #-3076]!	; 0xfffff3fc
    a2f8:	andeq	lr, pc, ip, lsr #17
    a2fc:	ldmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    a300:	ldmdavs	r1!, {r0, r1, r3, r5, r9, sl, lr}^
    a304:			; <UNDEFINED> instruction: 0xf8df4622
    a308:			; <UNDEFINED> instruction: 0xf04f56dc
    a30c:	movwgt	r0, #14336	; 0x3800
    a310:	ldmdbhi	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
    a314:	strtmi	r2, [lr], -r1
    a318:	ldrtmi	r4, [sp], -r9, lsr #12
    a31c:			; <UNDEFINED> instruction: 0xf7f7801c
    a320:			; <UNDEFINED> instruction: 0xf88deb1e
    a324:			; <UNDEFINED> instruction: 0xf855803c
    a328:			; <UNDEFINED> instruction: 0xf10d0f49
    a32c:	strbtmi	r0, [r4], -r8, lsr #24
    a330:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    a334:	strgt	r6, [pc], #-2283	; a33c <strspn@plt+0x88e0>
    a338:	stmdbvs	r8!, {r1, r5, r6, r9, sl, lr}
    a33c:	ldcge	6, cr4, [r0, #-196]	; 0xffffff3c
    a340:	andcs	r6, r1, r0, lsr #32
    a344:	bl	2c8328 <strspn@plt+0x2c68cc>
    a348:	subshi	pc, r4, sp, lsl #17
    a34c:	svceq	0x005ef857
    a350:	ldmdavs	r9!, {r2, r3, r5, r9, sl, lr}^
    a354:	ldmvs	fp!, {r1, r3, r4, r5, r7, fp, sp, lr}^
    a358:	strtmi	ip, [sl], -pc, lsl #8
    a35c:			; <UNDEFINED> instruction: 0x46316938
    a360:	andcs	r6, r1, r0, lsr #32
    a364:	b	ffec8348 <strspn@plt+0xffec68ec>
    a368:	svclt	0x0078f7fe
    a36c:	b	1448350 <strspn@plt+0x14468f4>
    a370:			; <UNDEFINED> instruction: 0x2674f8df
    a374:			; <UNDEFINED> instruction: 0xf7ff447a
    a378:			; <UNDEFINED> instruction: 0xf8dfbaf4
    a37c:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
    a380:	b	fe3c8364 <strspn@plt+0xfe3c6908>
    a384:	svclt	0x00f0f7fe
    a388:			; <UNDEFINED> instruction: 0x0664f8df
    a38c:			; <UNDEFINED> instruction: 0xf7f74478
    a390:			; <UNDEFINED> instruction: 0xf7feea88
    a394:			; <UNDEFINED> instruction: 0xf8dfbfe9
    a398:	ldrbtmi	r0, [r8], #-1628	; 0xfffff9a4
    a39c:	b	fe048380 <strspn@plt+0xfe046924>
    a3a0:	mrclt	7, 0, APSR_nzcv, cr15, cr14, {7}
    a3a4:			; <UNDEFINED> instruction: 0x0650f8df
    a3a8:			; <UNDEFINED> instruction: 0xf7f74478
    a3ac:			; <UNDEFINED> instruction: 0xf7feea7a
    a3b0:			; <UNDEFINED> instruction: 0xf8dfbe18
    a3b4:	andcs	r1, r1, r8, asr #12
    a3b8:			; <UNDEFINED> instruction: 0xf7f74479
    a3bc:			; <UNDEFINED> instruction: 0xf7ffead0
    a3c0:			; <UNDEFINED> instruction: 0xf8dfb984
    a3c4:	ldrbtmi	r0, [r8], #-1596	; 0xfffff9c4
    a3c8:	b	1ac83ac <strspn@plt+0x1ac6950>
    a3cc:	svclt	0x00ccf7fe
    a3d0:			; <UNDEFINED> instruction: 0x0630f8df
    a3d4:			; <UNDEFINED> instruction: 0xf7f74478
    a3d8:			; <UNDEFINED> instruction: 0xf7feea64
    a3dc:			; <UNDEFINED> instruction: 0xf8dfbfc5
    a3e0:	andcs	r1, r1, r8, lsr #12
    a3e4:			; <UNDEFINED> instruction: 0xf7f74479
    a3e8:	blvc	fef04ed8 <strspn@plt+0xfef0347c>
    a3ec:	stmdblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3f0:			; <UNDEFINED> instruction: 0x1618f8df
    a3f4:	ldrbtmi	r2, [r9], #-1
    a3f8:	b	fec483dc <strspn@plt+0xfec46980>
    a3fc:			; <UNDEFINED> instruction: 0xf7ff7bbb
    a400:			; <UNDEFINED> instruction: 0xf8dfb95e
    a404:	andcs	r1, r1, ip, lsl #12
    a408:			; <UNDEFINED> instruction: 0xf7f74479
    a40c:	blvc	fef04eb4 <strspn@plt+0xfef03458>
    a410:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a414:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a418:	ldrbtmi	r2, [r9], #-1
    a41c:	b	fe7c8400 <strspn@plt+0xfe7c69a4>
    a420:			; <UNDEFINED> instruction: 0xf7ff7bbb
    a424:	tstls	r0, r6, asr #18
    a428:			; <UNDEFINED> instruction: 0xf8df4601
    a42c:	strcs	r0, [r0, #-1516]	; 0xfffffa14
    a430:			; <UNDEFINED> instruction: 0xf7f74478
    a434:			; <UNDEFINED> instruction: 0xf7fee9f6
    a438:	stccs	12, cr11, [sl], #-508	; 0xfffffe04
    a43c:	addshi	pc, r3, r0, asr #6
    a440:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    a444:	andcs	r1, r1, sl, lsr sp
    a448:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    a44c:	b	fe1c8430 <strspn@plt+0xfe1c69d4>
    a450:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    a454:	andseq	pc, r0, #-1073741823	; 0xc0000001
    a458:	ldrbtmi	r2, [r9], #-1
    a45c:	b	1fc8440 <strspn@plt+0x1fc69e4>
    a460:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    a464:	andseq	pc, r7, #-1073741823	; 0xc0000001
    a468:	ldrbtmi	r2, [r9], #-1
    a46c:	b	1dc8450 <strspn@plt+0x1dc69f4>
    a470:	ldrne	pc, [r4, #2271]!	; 0x8df
    a474:	andseq	pc, pc, #-1073741823	; 0xc0000001
    a478:	ldrbtmi	r2, [r9], #-1
    a47c:	b	1bc8460 <strspn@plt+0x1bc6a04>
    a480:	mrrclt	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    a484:			; <UNDEFINED> instruction: 0xf8df79fc
    a488:	strls	r0, [r0], #-1444	; 0xfffffa5c
    a48c:			; <UNDEFINED> instruction: 0xf7f74478
    a490:			; <UNDEFINED> instruction: 0xf7fee9c8
    a494:			; <UNDEFINED> instruction: 0xf8dfbee3
    a498:	ldrbtmi	r0, [r8], #-1432	; 0xfffffa68
    a49c:	b	48480 <strspn@plt+0x46a24>
    a4a0:	blt	8884a4 <strspn@plt+0x886a48>
    a4a4:	strne	pc, [ip, #2271]	; 0x8df
    a4a8:	ldrbtmi	r2, [r9], #-1
    a4ac:	b	15c8490 <strspn@plt+0x15c6a34>
    a4b0:			; <UNDEFINED> instruction: 0x065c7a3b
    a4b4:	andcs	sp, sl, r6, ror r4
    a4b8:	b	124849c <strspn@plt+0x1246a40>
    a4bc:	stcllt	7, cr15, [r7, #-1016]!	; 0xfffffc08
    a4c0:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    a4c4:			; <UNDEFINED> instruction: 0xf7f74478
    a4c8:			; <UNDEFINED> instruction: 0xf7fee9ac
    a4cc:			; <UNDEFINED> instruction: 0xf8dfbec7
    a4d0:	strtmi	r0, [r1], -ip, ror #10
    a4d4:			; <UNDEFINED> instruction: 0xf7f74478
    a4d8:			; <UNDEFINED> instruction: 0xf7fee9a4
    a4dc:	ldmibvc	ip!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}^
    a4e0:			; <UNDEFINED> instruction: 0xf8df2500
    a4e4:	strls	r0, [r0], #-1372	; 0xfffffaa4
    a4e8:			; <UNDEFINED> instruction: 0xf7f74478
    a4ec:			; <UNDEFINED> instruction: 0xf7fee99a
    a4f0:			; <UNDEFINED> instruction: 0xf8dfbc23
    a4f4:	strcs	r0, [r0, #-1360]	; 0xfffffab0
    a4f8:			; <UNDEFINED> instruction: 0xf7f74478
    a4fc:			; <UNDEFINED> instruction: 0xf7fee992
    a500:	ldmibvc	ip!, {r0, r1, r3, r4, sl, fp, ip, sp, pc}^
    a504:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a508:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    a50c:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a510:	mcrlt	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    a514:	mlane	pc, r7, r8, pc	; <UNPREDICTABLE>
    a518:			; <UNDEFINED> instruction: 0xf8972001
    a51c:			; <UNDEFINED> instruction: 0xf897302d
    a520:	tstls	r1, ip, lsr #32
    a524:	mlami	lr, r7, r8, pc	; <UNPREDICTABLE>
    a528:	strne	pc, [r0, #-2271]!	; 0xfffff721
    a52c:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    a530:	b	548514 <strspn@plt+0x546ab8>
    a534:			; <UNDEFINED> instruction: 0xf8dfe461
    a538:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    a53c:			; <UNDEFINED> instruction: 0xf8dfe42d
    a540:	ldrbtmi	r2, [sl], #-1300	; 0xfffffaec
    a544:			; <UNDEFINED> instruction: 0xf8dfe472
    a548:	ldrbtmi	r0, [r8], #-1296	; 0xfffffaf0
    a54c:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a550:	mrclt	7, 7, APSR_nzcv, cr6, cr14, {7}
    a554:	streq	pc, [r4, #-2271]	; 0xfffff721
    a558:	strcs	r4, [r0, #-1569]	; 0xfffff9df
    a55c:			; <UNDEFINED> instruction: 0xf7f74478
    a560:			; <UNDEFINED> instruction: 0xf7fee960
    a564:			; <UNDEFINED> instruction: 0xf8dfbbe9
    a568:			; <UNDEFINED> instruction: 0x462104f8
    a56c:			; <UNDEFINED> instruction: 0xf7f74478
    a570:			; <UNDEFINED> instruction: 0xf7fee958
    a574:			; <UNDEFINED> instruction: 0xf8dfbe73
    a578:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
    a57c:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a580:	ldmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a584:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    a588:			; <UNDEFINED> instruction: 0xf7f74478
    a58c:			; <UNDEFINED> instruction: 0xf7ffe98a
    a590:	ldmibvc	ip!, {r1, r3, r5, r7, r8, fp, ip, sp, pc}^
    a594:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a598:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    a59c:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5a0:	mrclt	7, 2, APSR_nzcv, cr12, cr14, {7}
    a5a4:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    a5a8:	ldrbtmi	r2, [r9], #-1
    a5ac:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5b0:			; <UNDEFINED> instruction: 0xf8dfe781
    a5b4:	ldrbtmi	r0, [r8], #-1216	; 0xfffffb40
    a5b8:	ldmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5bc:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5c0:			; <UNDEFINED> instruction: 0xf7feae10
    a5c4:			; <UNDEFINED> instruction: 0xf8dfbdb9
    a5c8:			; <UNDEFINED> instruction: 0xf00214b0
    a5cc:	andcs	r0, r1, pc, ror r2
    a5d0:			; <UNDEFINED> instruction: 0xf7f74479
    a5d4:			; <UNDEFINED> instruction: 0xf7ffe9c4
    a5d8:			; <UNDEFINED> instruction: 0xf8dfb9be
    a5dc:	ldrbtmi	r2, [sl], #-1184	; 0xfffffb60
    a5e0:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a5e4:	ldrcc	pc, [r8], #2271	; 0x8df
    a5e8:	bl	db7dc <strspn@plt+0xd9d80>
    a5ec:	cdpvs	3, 5, cr0, cr10, cr2, {4}
    a5f0:			; <UNDEFINED> instruction: 0xf8dfe430
    a5f4:	ldrbtmi	r3, [fp], #-1168	; 0xfffffb70
    a5f8:			; <UNDEFINED> instruction: 0xf8dfe41e
    a5fc:	strtmi	r0, [r1], -ip, lsl #9
    a600:			; <UNDEFINED> instruction: 0xf7f74478
    a604:			; <UNDEFINED> instruction: 0xf7fee90e
    a608:			; <UNDEFINED> instruction: 0xf8dfbe29
    a60c:	ldrbtmi	r0, [r8], #-1152	; 0xfffffb80
    a610:	stmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a614:	mrclt	7, 4, APSR_nzcv, cr4, cr14, {7}
    a618:	strcs	r7, [r0, #-2556]	; 0xfffff604
    a61c:	ldrbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a620:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    a624:	ldm	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a628:	bllt	fe1c8628 <strspn@plt+0xfe1c6bcc>
    a62c:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a630:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a634:	ldm	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a638:	mrclt	7, 0, APSR_nzcv, cr0, cr14, {7}
    a63c:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a640:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a644:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a648:	mcrlt	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    a64c:			; <UNDEFINED> instruction: 0xf8df79fc
    a650:	strls	r0, [r0], #-1100	; 0xfffffbb4
    a654:			; <UNDEFINED> instruction: 0xf7f74478
    a658:			; <UNDEFINED> instruction: 0xf7fee8e4
    a65c:			; <UNDEFINED> instruction: 0xf8dfbdff
    a660:	ldrbtmi	r2, [sl], #-1088	; 0xfffffbc0
    a664:	bllt	fe508668 <strspn@plt+0xfe506c0c>
    a668:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a66c:	bl	db860 <strspn@plt+0xd9e04>
    a670:	ldmvs	r8, {r1, r7, r8, r9}^
    a674:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a678:	bllt	fe04867c <strspn@plt+0xfe046c20>
    a67c:	strtcc	pc, [r8], #-2271	; 0xfffff721
    a680:			; <UNDEFINED> instruction: 0xf8df2001
    a684:	ldrbtmi	r1, [fp], #-1064	; 0xfffffbd8
    a688:	orreq	lr, r2, #3072	; 0xc00
    a68c:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    a690:	stmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a694:	bllt	1708698 <strspn@plt+0x1706c3c>
    a698:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    a69c:			; <UNDEFINED> instruction: 0xf853447b
    a6a0:			; <UNDEFINED> instruction: 0xf7f70022
    a6a4:			; <UNDEFINED> instruction: 0xf7ffe8fe
    a6a8:			; <UNDEFINED> instruction: 0xf8dfbb42
    a6ac:	strcs	r0, [r0, #-1032]	; 0xfffffbf8
    a6b0:			; <UNDEFINED> instruction: 0xf7f74478
    a6b4:			; <UNDEFINED> instruction: 0xf7fee8b6
    a6b8:	ldmmi	pc!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    a6bc:	strcs	r4, [r0, #-1569]	; 0xfffff9df
    a6c0:			; <UNDEFINED> instruction: 0xf7f74478
    a6c4:			; <UNDEFINED> instruction: 0xf7fee8ae
    a6c8:	ldmmi	ip!, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, pc}^
    a6cc:			; <UNDEFINED> instruction: 0xf7f74478
    a6d0:			; <UNDEFINED> instruction: 0xf7fee8e8
    a6d4:	ldmmi	sl!, {r0, r2, r4, r5, r9, sl, fp, ip, sp, pc}^
    a6d8:			; <UNDEFINED> instruction: 0xf7f74478
    a6dc:			; <UNDEFINED> instruction: 0xf7fee8e2
    a6e0:	bmi	ffe39fa4 <strspn@plt+0xffe38548>
    a6e4:	ldr	r4, [r4], #-1146	; 0xfffffb86
    a6e8:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
    a6ec:	bmi	ffe03704 <strspn@plt+0xffe01ca8>
    a6f0:	str	r4, [r1], #-1146	; 0xfffffb86
    a6f4:			; <UNDEFINED> instruction: 0x462148f6
    a6f8:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    a6fc:	ldm	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a700:	bllt	6c8700 <strspn@plt+0x6c6ca4>
    a704:	ldrbtmi	r4, [sl], #-2803	; 0xfffff50d
    a708:	bmi	ffd03784 <strspn@plt+0xffd01d28>
    a70c:	str	r4, [sp], #-1146	; 0xfffffb86
    a710:	blge	21bffc <strspn@plt+0x21a5a0>
    a714:	svceq	0x001cf851
    a718:	stmdavs	r9, {r1, r3, r4, r9, sl, lr}^
    a71c:	andcs	ip, r1, r3, lsl #4
    a720:	andcc	lr, r8, #3620864	; 0x374000
    a724:	blt	6dcee0 <strspn@plt+0x6db484>
    a728:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    a72c:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a730:			; <UNDEFINED> instruction: 0xf10749eb
    a734:	andcs	r0, r1, ip, lsr #4
    a738:			; <UNDEFINED> instruction: 0xf7f74479
    a73c:	bvs	1ec4b84 <strspn@plt+0x1ec3128>
    a740:	andcs	r4, r1, r8, ror #19
    a744:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    a748:	stmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a74c:	stmibmi	r6!, {r2, r3, r4, r5, r7, r9, fp, sp, lr}^
    a750:	blt	91275c <strspn@plt+0x910d00>
    a754:	ldrteq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
    a758:	ldmibne	sl!, {r2, r3, r4, r5, sl, lr}
    a75c:			; <UNDEFINED> instruction: 0xf7f74479
    a760:	bvs	ff944b60 <strspn@plt+0xff943104>
    a764:	andcs	r4, r1, r1, ror #19
    a768:	strcc	fp, [r4], #-2596	; 0xfffff5dc
    a76c:	strtmi	r4, [r6], #-1145	; 0xfffffb87
    a770:			; <UNDEFINED> instruction: 0x462219bc
    a774:	ldm	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a778:	stcmi	8, cr15, [r4], {84}	; 0x54
    a77c:	ldrdcs	r4, [r1], -ip
    a780:	strcc	fp, [r4], #-2596	; 0xfffff5dc
    a784:	ldrtmi	r4, [r4], #-1145	; 0xfffffb87
    a788:			; <UNDEFINED> instruction: 0x4622443c
    a78c:	stmia	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a790:	stccc	8, cr15, [r4], {84}	; 0x54
    a794:	ldrmi	fp, [ip], #-2587	; 0xfffff5e5
    a798:	strbeq	r7, [sl, r1, ror #17]
    a79c:	bmi	ff57f840 <strspn@plt+0xff57dde4>
    a7a0:			; <UNDEFINED> instruction: 0x078b447a
    a7a4:	blmi	ff53f82c <strspn@plt+0xff53ddd0>
    a7a8:	smlsldxeq	r4, lr, fp, r4
    a7ac:	ldmmi	r3, {r0, r3, r4, sl, ip, lr, pc}^
    a7b0:	smlsdxeq	ip, r8, r4, r4
    a7b4:	ldmibmi	r2, {r1, r4, sl, ip, lr, pc}^
    a7b8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    a7bc:	andcs	r0, r1, r0, lsl #2
    a7c0:	ldrbtmi	r4, [r9], #-2512	; 0xfffff630
    a7c4:	stmia	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7c8:	bllt	ff1c87cc <strspn@plt+0xff1c6d70>
    a7cc:	stmiami	lr, {r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    a7d0:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    a7d4:	stmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7d8:	stcllt	7, cr15, [r0, #-1016]	; 0xfffffc08
    a7dc:	ldrbtmi	r4, [r9], #-2507	; 0xfffff635
    a7e0:	stmiami	fp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a7e4:			; <UNDEFINED> instruction: 0xe7e44478
    a7e8:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    a7ec:	bmi	ff2c4768 <strspn@plt+0xff2c2d0c>
    a7f0:			; <UNDEFINED> instruction: 0xe7d6447a
    a7f4:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    a7f8:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7fc:	ldmdalt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a800:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
    a804:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a808:	stmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a80c:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
    a810:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a814:	stmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a818:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    a81c:	stmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a820:	stmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a824:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    a828:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a82c:	ldmdalt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a830:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    a834:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a838:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a83c:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
    a840:	stmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a844:	stmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a848:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    a84c:	stmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a850:	stmdalt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a854:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
    a858:	stmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a85c:	stmdalt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a860:	ldrbtmi	r4, [r8], #-2231	; 0xfffff749
    a864:	ldmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a868:	ldmdalt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a86c:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
    a870:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a874:	ldmdalt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a878:	ldrbtmi	r4, [r8], #-2227	; 0xfffff74d
    a87c:	ldmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a880:	ldmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a884:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    a888:	stmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a88c:	stmdalt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a890:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
    a894:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a898:	stmdalt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a89c:	strdeq	r8, [r0], -sl
    a8a0:	andeq	r7, r0, r6, ror #14
    a8a4:	andeq	r7, r0, r6, ror r7
    a8a8:	andeq	r7, r0, r2, lsl #15
    a8ac:	andeq	r7, r0, ip, ror r7
    a8b0:	andeq	r7, r0, r8, lsl #15
    a8b4:	andeq	r7, r0, r8, asr r7
    a8b8:	andeq	r6, r0, r4, lsl #25
    a8bc:	andeq	r7, r0, r6, lsl #31
    a8c0:	andeq	r7, r0, sl, lsr #31
    a8c4:	andeq	r7, r0, r4, asr #30
    a8c8:	andeq	r8, r0, r8, asr #5
    a8cc:	andeq	r8, r0, r0, ror #2
    a8d0:	andeq	r7, r0, lr, lsr #32
    a8d4:	muleq	r0, r8, r4
    a8d8:	andeq	r7, r0, r2, lsl r0
    a8dc:	andeq	r7, r0, r0
    a8e0:	strdeq	r6, [r0], -ip
    a8e4:	andeq	r7, r0, r0
    a8e8:	andeq	r7, r0, r8
    a8ec:	andeq	r7, r0, sl
    a8f0:	andeq	r7, r0, r2, lsl r0
    a8f4:	andeq	r6, r0, lr, lsr #31
    a8f8:	andeq	r6, r0, r4, lsr #20
    a8fc:	andeq	r6, r0, r0, lsr #20
    a900:	andeq	r6, r0, r8, ror #31
    a904:	andeq	r8, r1, sl, lsr #31
    a908:	andeq	r6, r0, ip, ror #31
    a90c:	andeq	r7, r0, r0, lsl r0
    a910:	andeq	r2, r0, r2, lsl #7
    a914:	andeq	r8, r1, r8, asr pc
    a918:	andeq	r6, r0, r4, ror #31
    a91c:	andeq	r6, r0, lr, lsr #19
    a920:			; <UNDEFINED> instruction: 0x000069ba
    a924:	andeq	r6, r0, r6, ror #31
    a928:	andeq	r6, r0, r6, lsr #19
    a92c:	strdeq	r6, [r0], -ip
    a930:	ldrdeq	r7, [r0], -ip
    a934:	andeq	r7, r0, sl, lsr r5
    a938:	andeq	r7, r0, r2, asr r5
    a93c:	andeq	r6, r0, r8, asr #24
    a940:	andeq	r6, r0, r2, ror #24
    a944:	andeq	r7, r0, r4, asr r6
    a948:	andeq	r6, r0, sl, asr #31
    a94c:	andeq	r6, r0, lr, lsl r9
    a950:	andeq	r6, r0, r2, asr #31
    a954:	andeq	r1, r0, ip, asr #11
    a958:			; <UNDEFINED> instruction: 0x00006fbc
    a95c:			; <UNDEFINED> instruction: 0x000015b2
    a960:			; <UNDEFINED> instruction: 0x00006fbe
    a964:	muleq	r0, r8, r5
    a968:			; <UNDEFINED> instruction: 0x00006fbc
    a96c:	andeq	r7, r0, sl, lsr r0
    a970:	andeq	r7, r0, r0, lsr r0
    a974:	andeq	r7, r0, sl, lsr #32
    a978:	andeq	r7, r0, r4, lsl #1
    a97c:	andeq	r7, r0, ip, lsl #1
    a980:	andeq	r7, r0, r0, ror r0
    a984:	andeq	r7, r0, ip, asr r0
    a988:	andeq	r7, r0, r2, asr r0
    a98c:	andeq	r7, r0, r0, asr r0
    a990:	andeq	r7, r0, ip, asr #32
    a994:	andeq	r7, r0, r4, asr #32
    a998:	andeq	r7, r0, r4, asr #32
    a99c:	andeq	r7, r0, ip, lsr r0
    a9a0:	muleq	r0, lr, ip
    a9a4:	andeq	r7, r0, sl, lsr #24
    a9a8:	andeq	r2, r0, r2, lsl r0
    a9ac:	andeq	r7, r0, r0, lsr ip
    a9b0:	strdeq	r7, [r0], -r0
    a9b4:	ldrdeq	r7, [r0], -r6
    a9b8:	andeq	r7, r0, r2, asr #17
    a9bc:			; <UNDEFINED> instruction: 0x000078be
    a9c0:	andeq	r7, r0, r0, lsl #17
    a9c4:	andeq	r7, r0, sl, asr r8
    a9c8:	andeq	r7, r0, lr, lsr r8
    a9cc:	andeq	r7, r0, lr, ror #17
    a9d0:	andeq	r7, r0, lr, ror r8
    a9d4:	strdeq	r7, [r0], -r8
    a9d8:	andeq	r6, r0, r6, lsr r8
    a9dc:	muleq	r0, sl, sl
    a9e0:	strheq	r2, [r0], -r4
    a9e4:	andeq	r2, r0, r8, ror r0
    a9e8:	andeq	r6, r0, ip, lsl #10
    a9ec:	andeq	r7, r0, r2, lsl #17
    a9f0:	andeq	r7, r0, r0, ror #16
    a9f4:	andeq	r7, r0, r6, ror #16
    a9f8:	andeq	r7, r0, r4, asr #16
    a9fc:	andeq	r7, r0, r4, lsr #2
    aa00:	andeq	r7, r0, lr, lsl #15
    aa04:			; <UNDEFINED> instruction: 0x000077b0
    aa08:	andeq	r7, r0, r4, ror #1
    aa0c:	strheq	r7, [r0], -r6
    aa10:	muleq	r0, r8, r0
    aa14:	andeq	r7, r0, r6, ror r0
    aa18:	strdeq	r6, [r0], -r4
    aa1c:	andeq	r6, r0, r2, lsr #27
    aa20:	andeq	r6, r0, r6, lsr #27
    aa24:	andeq	r6, r0, lr, lsr #27
    aa28:			; <UNDEFINED> instruction: 0x00006dba
    aa2c:	muleq	r0, r8, fp
    aa30:			; <UNDEFINED> instruction: 0x000072ba
    aa34:	andeq	r7, r0, sl, lsr #13
    aa38:	andeq	r7, r0, r8, lsr #4
    aa3c:	andeq	r6, r0, r8, lsr pc
    aa40:	andeq	r6, r0, ip, lsr fp
    aa44:	andeq	r7, r0, r8, lsl r1
    aa48:	andeq	r6, r0, sl, lsl fp
    aa4c:	muleq	r0, sl, r8
    aa50:	andeq	r6, r0, r2, lsl #5
    aa54:	andeq	r6, r0, r6, lsl #5
    aa58:	andeq	r7, r0, sl, asr r7
    aa5c:	andeq	r6, r0, ip, lsr #28
    aa60:	andeq	r6, r0, ip, lsr ip
    aa64:	andeq	r7, r0, lr, lsr #4
    aa68:	andeq	r7, r0, r4, lsl #4
    aa6c:	andeq	r6, r0, sl, lsl #21
    aa70:			; <UNDEFINED> instruction: 0x000075be
    aa74:			; <UNDEFINED> instruction: 0x000071ba
    aa78:	ldrdeq	r7, [r0], -r4
    aa7c:	andeq	r6, r0, r2, lsr #5
    aa80:	andeq	r8, r1, r8, ror r7
    aa84:	andeq	r6, r0, lr, ror #3
    aa88:	strdeq	r6, [r0], -r4
    aa8c:	andeq	r7, r0, r6, lsr r6
    aa90:	andeq	r6, r0, r2, lsl #20
    aa94:	andeq	r6, r0, lr, lsr fp
    aa98:	andeq	r6, r0, sl, ror ip
    aa9c:	ldrdeq	r6, [r0], -r0
    aaa0:	andeq	r6, r0, r2, asr r1
    aaa4:	strdeq	r8, [r1], -r4
    aaa8:	ldrdeq	r8, [r1], -sl
    aaac:	andeq	r2, r0, r4, ror #28
    aab0:	andeq	r8, r1, r4, asr #13
    aab4:	andeq	r6, r0, r8, lsl #12
    aab8:	andeq	r6, r0, r8, asr #11
    aabc:			; <UNDEFINED> instruction: 0x000075bc
    aac0:	muleq	r0, ip, r5
    aac4:	strdeq	r0, [r0], -r4
    aac8:	andeq	r6, r0, r2, lsr #2
    aacc:	andeq	r6, r0, r4, lsl r1
    aad0:	andeq	r6, r0, r6, ror r7
    aad4:	ldrdeq	r0, [r0], -r2
    aad8:	andeq	r0, r0, ip, asr #27
    aadc:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    aae0:	strdeq	r6, [r0], -r8
    aae4:	strdeq	r6, [r0], -lr
    aae8:	strdeq	r6, [r0], -ip
    aaec:	andeq	r6, r0, r0, lsl #16
    aaf0:	strdeq	r6, [r0], -r8
    aaf4:	andeq	r6, r0, r8, lsl #1
    aaf8:	muleq	r0, r8, r0
    aafc:	andeq	r6, r0, r8, lsr #1
    ab00:	strheq	r6, [r0], -r8
    ab04:	andeq	r6, r0, sl, asr #15
    ab08:	andeq	r6, r0, r2, asr r8
    ab0c:	andeq	r6, r0, r6, lsl #1
    ab10:	andeq	r6, r0, r8, rrx
    ab14:	andeq	r6, r0, sl, asr #32
    ab18:	andeq	r6, r0, ip, lsr #32
    ab1c:	andeq	r7, r0, lr, asr #2
    ab20:	andeq	r7, r0, r2, lsl r1
    ab24:	andeq	r7, r0, sl
    ab28:	andeq	r6, r0, r2, ror #31
    ab2c:			; <UNDEFINED> instruction: 0x00006fba
    ab30:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    ab34:	strheq	r7, [r0], -sl
    ab38:	muleq	r0, r2, r0
    ab3c:	andeq	r7, r0, sl, rrx
    ab40:	andeq	r7, r0, r2, asr #32
    ab44:	andeq	r7, r0, sl, lsl r0
    ab48:	strdeq	r6, [r0], -r2
    ab4c:	andeq	r6, r0, sl, asr #31
    ab50:	andeq	r6, r0, r2, lsr #31
    ab54:	mvnsmi	lr, #737280	; 0xb4000
    ab58:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    ab5c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    ab60:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    ab64:	mcr	7, 0, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    ab68:	blne	1d9bd64 <strspn@plt+0x1d9a308>
    ab6c:	strhle	r1, [sl], -r6
    ab70:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    ab74:	svccc	0x0004f855
    ab78:	strbmi	r3, [sl], -r1, lsl #8
    ab7c:	ldrtmi	r4, [r8], -r1, asr #12
    ab80:	adcmi	r4, r6, #152, 14	; 0x2600000
    ab84:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ab88:	svclt	0x000083f8
    ab8c:	strheq	r8, [r1], -sl
    ab90:	strheq	r8, [r1], -r0
    ab94:	svclt	0x00004770

Disassembly of section .fini:

0000ab98 <.fini>:
    ab98:	push	{r3, lr}
    ab9c:	pop	{r3, pc}
