
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_hist_purgecmd_fc1a6adc_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	2249b508 	subcs	fp, r9, #8, 10	; 0x2000000
   4:	f8df4b07 			; <UNDEFINED> instruction: 0xf8df4b07
   8:	2101c020 	tstcs	r1, r0, lsr #32
   c:	4807447b 	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
  10:	f8534478 			; <UNDEFINED> instruction: 0xf8534478
  14:	681b300c 	ldmdavs	fp, {r2, r3, ip, sp}
  18:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  1c:	f7ff2002 			; <UNDEFINED> instruction: 0xf7ff2002
  20:	bf00fffe 	svclt	0x0000fffe
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	00000000 	andeq	r0, r0, r0
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	43f0e92d 	mvnsmi	lr, #737280	; 0xb4000
  34:	484d4606 	stmdami	sp, {r1, r2, r9, sl, lr}^
  38:	b08d4b4d 	addlt	r4, sp, sp, asr #22
  3c:	f8df4478 			; <UNDEFINED> instruction: 0xf8df4478
  40:	f10d8134 			; <UNDEFINED> instruction: 0xf10d8134
  44:	460c090c 	strmi	r0, [ip], -ip, lsl #18
  48:	21002220 	tstcs	r0, r0, lsr #4
  4c:	464858c3 	strbmi	r5, [r8], -r3, asr #17
  50:	681b44f8 	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
  54:	f04f930b 			; <UNDEFINED> instruction: 0xf04f930b
  58:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  5c:	f014fffe 			; <UNDEFINED> instruction: 0xf014fffe
  60:	d0280401 	eorle	r0, r8, r1, lsl #8
  64:	46312209 	ldrtmi	r2, [r1], -r9, lsl #4
  68:	f7ff4648 			; <UNDEFINED> instruction: 0xf7ff4648
  6c:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  70:	d16b2800 	cmnle	fp, r0, lsl #16
  74:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  78:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  7c:	dd141e05 	ldcle	14, cr1, [r4, #-20]	; 0xffffffec
  80:	46264b3d 			; <UNDEFINED> instruction: 0x46264b3d
  84:	7003f858 	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
  88:	44206838 	strtmi	r6, [r0], #-2104	; 0xfffff7c8
  8c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  90:	23004601 	movwcs	r4, #1537	; 0x601
  94:	461a4648 	ldrmi	r4, [sl], -r8, asr #12
  98:	96006809 	strls	r6, [r0], -r9, lsl #16
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	d0402800 	suble	r2, r0, r0, lsl #16
  a4:	42a53401 	adcmi	r3, r5, #16777216	; 0x1000000
  a8:	f7ffdcee 			; <UNDEFINED> instruction: 0xf7ffdcee
  ac:	4648fffe 			; <UNDEFINED> instruction: 0x4648fffe
  b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b4:	f7ffe029 			; <UNDEFINED> instruction: 0xf7ffe029
  b8:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
  bc:	1e05fffe 	mcrne	15, 0, pc, cr5, cr14, {7}	; <UNPREDICTABLE>
  c0:	4b2ddd21 	blmi	0xb7754c
  c4:	7003f858 	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
  c8:	3401e002 	strcc	lr, [r1], #-2
  cc:	dd1a42a5 	lfmle	f4, 4, [sl, #-660]	; 0xfffffd6c
  d0:	44206838 	strtmi	r6, [r0], #-2104	; 0xfffff7c8
  d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d8:	78326800 	ldmdavc	r2!, {fp, sp, lr}
  dc:	42917801 	addsmi	r7, r1, #65536	; 0x10000
  e0:	4631d1f3 			; <UNDEFINED> instruction: 0x4631d1f3
  e4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e8:	d1ee2800 	mvnle	r2, r0, lsl #16
  ec:	3d014620 	stccc	6, cr4, [r1, #-128]	; 0xffffff80
  f0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f4:	42a54b21 	adcmi	r4, r5, #33792	; 0x8400
  f8:	2003f858 	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
  fc:	f1036813 			; <UNDEFINED> instruction: 0xf1036813
 100:	601333ff 			; <UNDEFINED> instruction: 0x601333ff
 104:	f7ffdce4 			; <UNDEFINED> instruction: 0xf7ffdce4
 108:	4a1dfffe 	bmi	0x780108
 10c:	447a4b18 	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
 110:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 114:	405a9b0b 	subsmi	r9, sl, fp, lsl #22
 118:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 11c:	4628d123 	strtmi	sp, [r8], -r3, lsr #2
 120:	e8bdb00d 	pop	{r0, r2, r3, ip, sp, pc}
 124:	462083f0 			; <UNDEFINED> instruction: 0x462083f0
 128:	f7ff3d01 			; <UNDEFINED> instruction: 0xf7ff3d01
 12c:	4b13fffe 	blmi	0x50012c
 130:	f85842a5 			; <UNDEFINED> instruction: 0xf85842a5
 134:	68132003 	ldmdavs	r3, {r0, r1, sp}
 138:	33fff103 	mvnscc	pc, #-1073741824	; 0xc0000000
 13c:	dca36013 	stcle	0, cr6, [r3], #76	; 0x4c
 140:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 144:	f7ff4648 			; <UNDEFINED> instruction: 0xf7ff4648
 148:	e7defffe 			; <UNDEFINED> instruction: 0xe7defffe
 14c:	4633480d 	ldrtmi	r4, [r3], -sp, lsl #16
 150:	21014a0d 	tstcs	r1, sp, lsl #20
 154:	35fff04f 	ldrbcc	pc, [pc, #79]!	; 0x1ab	; <UNPREDICTABLE>
 158:	f858447a 			; <UNDEFINED> instruction: 0xf858447a
 15c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 160:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 164:	f7ffe7d1 			; <UNDEFINED> instruction: 0xf7ffe7d1
 168:	bf00fffe 	svclt	0x0000fffe
 16c:	0000012c 	andeq	r0, r0, ip, lsr #2
 170:	00000000 	andeq	r0, r0, r0
 174:	00000120 	andeq	r0, r0, r0, lsr #2
	...
 180:	0000006e 	andeq	r0, r0, lr, rrx
 184:	00000000 	andeq	r0, r0, r0
 188:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	47f0e92d 	ldrbmi	lr, [r0, sp, lsr #18]!
   4:	f8df2700 			; <UNDEFINED> instruction: 0xf8df2700
   8:	b082a0f0 	strdlt	sl, [r2], r0
   c:	460c4605 	strmi	r4, [ip], -r5, lsl #12
  10:	44fa46b8 	ldrbtmi	r4, [sl], #1720	; 0x6b8
  14:	0901f04f 	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
  18:	447e4e38 	ldrbtmi	r4, [lr], #-3640	; 0xfffff1c8
  1c:	46214652 			; <UNDEFINED> instruction: 0x46214652
  20:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  24:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
  28:	2872d00f 	ldmdacs	r2!, {r0, r1, r2, r3, ip, lr, pc}^
  2c:	2874d005 	ldmdacs	r4!, {r0, r2, ip, lr, pc}^
  30:	2866d042 	stmdacs	r6!, {r1, r6, ip, lr, pc}^
  34:	f7ffd03b 			; <UNDEFINED> instruction: 0xf7ffd03b
  38:	4652fffe 	usub8mi	pc, r2, lr	; <UNPREDICTABLE>
  3c:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  40:	f7ff2701 			; <UNDEFINED> instruction: 0xf7ff2701
  44:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
  48:	4b2dd1ef 	blmi	0xb7480c
  4c:	f8d358f3 			; <UNDEFINED> instruction: 0xf8d358f3
  50:	f1b8a000 			; <UNDEFINED> instruction: 0xf1b8a000
  54:	d0340f00 	eorsle	r0, r4, r0, lsl #30
  58:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
  5c:	4681fffe 			; <UNDEFINED> instruction: 0x4681fffe
  60:	d13f2800 	teqle	pc, r0, lsl #16
  64:	050aeba5 	streq	lr, [sl, #-2981]	; 0xfffff45b
  68:	bfc82d00 	svclt	0x00c82d00
  6c:	048aeb04 	streq	lr, [sl], #2820	; 0xb04
  70:	f854dd08 			; <UNDEFINED> instruction: 0xf854dd08
  74:	f1090b04 			; <UNDEFINED> instruction: 0xf1090b04
  78:	46390901 	ldrtmi	r0, [r9], -r1, lsl #18
  7c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  80:	d1f6454d 	mvnsle	r4, sp, asr #10
  84:	f7ff4640 			; <UNDEFINED> instruction: 0xf7ff4640
  88:	b170fffe 	ldrshlt	pc, [r0, #-254]!	; 0xffffff02	; <UNPREDICTABLE>
  8c:	58f34b1d 	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
  90:	f7ff681d 			; <UNDEFINED> instruction: 0xf7ff681d
  94:	4a1cfffe 	bmi	0x740094
  98:	447a4604 	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
  9c:	21014643 	tstcs	r1, r3, asr #12
  a0:	94004628 	strls	r4, [r0], #-1576	; 0xfffff9d8
  a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a8:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  ac:	4b17fffe 	blmi	0x6000ac
  b0:	f8d358f3 			; <UNDEFINED> instruction: 0xf8d358f3
  b4:	e7b18000 	ldr	r8, [r1, r0]!
  b8:	58f34b15 	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
  bc:	9000f8c3 	andls	pc, r0, r3, asr #17
  c0:	4814e7ac 	ldmdami	r4, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
  c4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  c8:	4680fffe 			; <UNDEFINED> instruction: 0x4680fffe
  cc:	d1c32800 	bicle	r2, r3, r0, lsl #16
  d0:	221f4b0c 	andscs	r4, pc, #12, 22	; 0x3000
  d4:	21014810 	tstcs	r1, r0, lsl r8
  d8:	58f34478 	ldmpl	r3!, {r3, r4, r5, r6, sl, lr}^
  dc:	f7ff681b 			; <UNDEFINED> instruction: 0xf7ff681b
  e0:	e7a8fffe 			; <UNDEFINED> instruction: 0xe7a8fffe
  e4:	58f34b07 	ldmpl	r3!, {r0, r1, r2, r8, r9, fp, lr}^
  e8:	f7ff681d 			; <UNDEFINED> instruction: 0xf7ff681d
  ec:	4a0bfffe 	bmi	0x3000ec
  f0:	447a4604 	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
  f4:	bf00e7d2 	svclt	0x0000e7d2
  f8:	000000e2 	andeq	r0, r0, r2, ror #1
  fc:	000000de 	ldrdeq	r0, [r0], -lr
	...
 108:	0000006a 	andeq	r0, r0, sl, rrx
	...
 114:	0000004c 	andeq	r0, r0, ip, asr #32
 118:	0000003c 	andeq	r0, r0, ip, lsr r0
 11c:	00000026 	andeq	r0, r0, r6, lsr #32
