// Seed: 2025118670
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    output tri id_11,
    output tri0 id_12,
    input tri1 id_13
);
  wire id_15;
  assign module_1.type_15 = 0;
  wire id_16;
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor id_6
    , id_10,
    output uwire id_7,
    input tri1 id_8
);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_5,
      id_1,
      id_6,
      id_1,
      id_3,
      id_5,
      id_1
  );
  assign id_3 = id_2;
endmodule
