{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670320295623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670320295628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 03:51:35 2022 " "Processing started: Tue Dec  6 03:51:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670320295628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320295628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinProjFin -c FinProjFin " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinProjFin -c FinProjFin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320295628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670320296070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670320296071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finprojfin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finprojfin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjFin " "Found entity 1: FinProjFin" {  } { { "FinProjFin.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320300929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320300929 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/decoder24.v " "Can't analyze file -- file output_files/decoder24.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670320300930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinProjFin " "Elaborating entity \"FinProjFin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670320301416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sev_bit_mux.bdf 1 1 " "Using design file sev_bit_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sev_bit_mux " "Found entity 1: sev_bit_mux" {  } { { "sev_bit_mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/sev_bit_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320301570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320301570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_bit_mux sev_bit_mux:inst267 " "Elaborating entity \"sev_bit_mux\" for hierarchy \"sev_bit_mux:inst267\"" {  } { { "FinProjFin.bdf" "inst267" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6344 -1184 -896 6464 "inst267" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320301570 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "21mux 21mux.bdf " "Entity \"21mux\" obtained from \"21mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/21mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1670320301678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21mux.bdf 1 1 " "Using design file 21mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320301678 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320301678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux sev_bit_mux:inst267\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"sev_bit_mux:inst267\|21mux:inst\"" {  } { { "sev_bit_mux.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjFin/sev_bit_mux.bdf" { { 8 424 520 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320301678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finprojstep1.bdf 1 1 " "Using design file finprojstep1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep1 " "Found entity 1: FinProjStep1" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320301813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320301813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjStep1 FinProjStep1:inst " "Elaborating entity \"FinProjStep1\" for hierarchy \"FinProjStep1:inst\"" {  } { { "FinProjFin.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 32 288 440 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320301814 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 192 1024 1072 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670320301833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_deg_decoder.v 1 1 " "Using design file seven_deg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_deg_decoder " "Found entity 1: seven_deg_decoder" {  } { { "seven_deg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/seven_deg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320301943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320301943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_deg_decoder FinProjStep1:inst\|seven_deg_decoder:inst1 " "Elaborating entity \"seven_deg_decoder\" for hierarchy \"FinProjStep1:inst\|seven_deg_decoder:inst1\"" {  } { { "finprojstep1.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 264 1144 1264 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320301944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320302637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320302637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator FinProjStep1:inst\|clock_generator:inst2003 " "Elaborating entity \"clock_generator\" for hierarchy \"FinProjStep1:inst\|clock_generator:inst2003\"" {  } { { "finprojstep1.bdf" "inst2003" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojstep1.bdf" { { 744 440 592 808 "inst2003" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320302637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320303554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320303554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"FinProjStep1:inst\|clock_generator:inst2003\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/FinalProject/FinProjFin/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320303554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 MUX41:inst6 " "Elaborating entity \"MUX41\" for hierarchy \"MUX41:inst6\"" {  } { { "FinProjFin.bdf" "inst6" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6720 -1208 -1104 6864 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320303779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX41:inst6 " "Elaborated megafunction instantiation \"MUX41:inst6\"" {  } { { "FinProjFin.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 6720 -1208 -1104 6864 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320303799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.v 1 1 " "Using design file decoder24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320303887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320303887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 decoder24:inst1 " "Elaborating entity \"decoder24\" for hierarchy \"decoder24:inst1\"" {  } { { "FinProjFin.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 1848 -2512 -2376 1960 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320303889 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y decoder24.v(9) " "Verilog HDL Always Construct warning at decoder24.v(9): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670320303942 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] decoder24.v(21) " "Inferred latch for \"y\[0\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320303942 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] decoder24.v(21) " "Inferred latch for \"y\[1\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320303942 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] decoder24.v(21) " "Inferred latch for \"y\[2\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320303942 "|FinProjFin|decoder24:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] decoder24.v(21) " "Inferred latch for \"y\[3\]\" at decoder24.v(21)" {  } { { "decoder24.v" "" { Text "U:/CPRE281/FinalProject/FinProjFin/decoder24.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320303942 "|FinProjFin|decoder24:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "finprojt2.bdf 1 1 " "Using design file finprojt2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjT2 " "Found entity 1: FinProjT2" {  } { { "finprojt2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/finprojt2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320304078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320304078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjT2 FinProjT2:inst28 " "Elaborating entity \"FinProjT2\" for hierarchy \"FinProjT2:inst28\"" {  } { { "FinProjFin.bdf" "inst28" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 208 576 728 400 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320304078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute_decoder.bdf 1 1 " "Using design file minute_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute_decoder " "Found entity 1: minute_decoder" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/minute_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670320304228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670320304228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_decoder minute_decoder:inst29 " "Elaborating entity \"minute_decoder\" for hierarchy \"minute_decoder:inst29\"" {  } { { "FinProjFin.bdf" "inst29" { Schematic "U:/CPRE281/FinalProject/FinProjFin/FinProjFin.bdf" { { 352 816 968 544 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320304229 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjFin/minute_decoder.bdf" { { 400 1288 1336 432 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670320304249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670320305116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670320305808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670320305808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670320306180 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670320306180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670320306180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670320306180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670320306275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 03:51:46 2022 " "Processing ended: Tue Dec  6 03:51:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670320306275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670320306275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670320306275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670320306275 ""}
