Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/vav11/Downloads/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot function_test_behav xil_defaultlib.function_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [C:/Backup/Less Important/My programs/Git/MIREA/Informatics and computing technology/Bachelor/2 course/1 Term/ArchitectureOfTheCalculatingMachinesAndSystems/project_2/project_2.srcs/sources_1/new/dc_func.v:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [C:/Backup/Less Important/My programs/Git/MIREA/Informatics and computing technology/Bachelor/2 course/1 Term/ArchitectureOfTheCalculatingMachinesAndSystems/project_2/project_2.srcs/sources_1/new/conv_func.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in0' [C:/Backup/Less Important/My programs/Git/MIREA/Informatics and computing technology/Bachelor/2 course/1 Term/ArchitectureOfTheCalculatingMachinesAndSystems/project_2/project_2.srcs/sources_1/new/mux_func.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in1' [C:/Backup/Less Important/My programs/Git/MIREA/Informatics and computing technology/Bachelor/2 course/1 Term/ArchitectureOfTheCalculatingMachinesAndSystems/project_2/project_2.srcs/sources_1/new/mux_func.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.mux_func
Compiling module xil_defaultlib.dc
Compiling module xil_defaultlib.dc_func
Compiling module xil_defaultlib.dc(width=5)
Compiling module xil_defaultlib.cd(width=1)
Compiling module xil_defaultlib.conv_func
Compiling module xil_defaultlib.function_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot function_test_behav
