// Seed: 1365731407
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  ;
  wire id_6, id_7, id_8;
  logic id_9;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_4 = 1 ? 1 / id_2 : -1;
endmodule
