
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Thu Apr 23 03:41:51 2020

##### DESIGN INFO #######################################################

Top View:                "FFT_Accel_system"
Constraint File(s):      "E:\Github_Repos\SF2_Eth_FFT\FFT_Accelerator\designer\FFT_Accel_system\synthesis.fdc"




##### SUMMARY ############################################################

Found 11 issues in 7 out of 9 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Accel_system_sb_0/CCC_0/GL0     FFT_Accel_system_sb_0/CCC_0/GL0     |     10.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Board_Buttons[0]
p:Board_Buttons[1]
p:Board_LEDs[0]
p:Board_LEDs[1]
p:Board_LEDs[2]
p:Board_LEDs[3]
p:Board_LEDs[4]
p:Board_LEDs[5]
p:Board_LEDs[6]
p:Board_LEDs[7]
p:COMA_MODE
p:DEVRST_N
p:ETH_NRESET
p:GMII_COL
p:GMII_CRS
p:GMII_MDC
p:GMII_MDIO (bidir end point)
p:GMII_MDIO (bidir start point)
p:GMII_RXD[0]
p:GMII_RXD[1]
p:GMII_RXD[2]
p:GMII_RXD[3]
p:GMII_RXD[4]
p:GMII_RXD[5]
p:GMII_RXD[6]
p:GMII_RXD[7]
p:GMII_RX_DV
p:GMII_RX_ER
p:GMII_TXD[0]
p:GMII_TXD[1]
p:GMII_TXD[2]
p:GMII_TXD[3]
p:GMII_TXD[4]
p:GMII_TXD[5]
p:GMII_TXD[6]
p:GMII_TXD[7]
p:GMII_TX_CLK
p:GMII_TX_EN
p:GMII_TX_ER
p:MDINT
p:REFCLK_SEL[0]
p:REFCLK_SEL[1]
p:USB_UART_RXD
p:USB_UART_TXD


Inapplicable constraints
************************

set_false_path -from [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":12:0:12:0|Timing constraint (from [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":12:0:12:0|collection "[get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]" is empty
set_false_path -from [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] -to [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":11:0:11:0|collection "[get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc FFT_Accel_system_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]" is empty
set_false_path -through [get_nets { FFT_Accel_system_sb_0.CORERESETP_0.CONFIG1_DONE FFT_Accel_system_sb_0.CORERESETP_0.CONFIG2_DONE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PSEL FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PWRITE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":13:0:13:0|Timing constraint (through [get_nets { FFT_Accel_system_sb_0.CORERESETP_0.CONFIG1_DONE FFT_Accel_system_sb_0.CORERESETP_0.CONFIG2_DONE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PSEL FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PWRITE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":13:0:13:0|collection "[get_nets { FFT_Accel_system_sb_0.CORERESETP_0.CONFIG1_DONE FFT_Accel_system_sb_0.CORERESETP_0.CONFIG2_DONE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PSEL FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PWRITE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" is empty
set_false_path -through [get_nets { FFT_Accel_system_sb_0.CORERESETP_0.ddr_settled FFT_Accel_system_sb_0.CORERESETP_0.count_ddr_enable FFT_Accel_system_sb_0.CORERESETP_0.release_sdif*_core FFT_Accel_system_sb_0.CORERESETP_0.count_sdif*_enable }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":10:0:10:0|Timing constraint (through [get_nets { FFT_Accel_system_sb_0.CORERESETP_0.ddr_settled FFT_Accel_system_sb_0.CORERESETP_0.count_ddr_enable FFT_Accel_system_sb_0.CORERESETP_0.release_sdif*_core FFT_Accel_system_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":10:0:10:0|collection "[get_nets { FFT_Accel_system_sb_0.CORERESETP_0.ddr_settled FFT_Accel_system_sb_0.CORERESETP_0.count_ddr_enable FFT_Accel_system_sb_0.CORERESETP_0.release_sdif*_core FFT_Accel_system_sb_0.CORERESETP_0.count_sdif*_enable }]" is empty

Applicable constraints with issues
**********************************

create_generated_clock -name FFT_Accel_system_sb_0/CCC_0/GL0 -multiply_by 20 -divide_by 10 -source [get_pins { FFT_Accel_system_sb_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL0 }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FFT_Accel_system_sb_0/CCC_0/GL0
create_generated_clock -name FFT_Accel_system_sb_0/CCC_0/GL1 -multiply_by 20 -divide_by 8 -source [get_pins { FFT_Accel_system_sb_0.CCC_0.CCC_INST.RCOSC_25_50MHZ }] [get_pins { FFT_Accel_system_sb_0.CCC_0.CCC_INST.GL1 }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FFT_Accel_system_sb_0/CCC_0/GL1
set_false_path -through [get_pins { FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@E::"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":14:0:14:0|Timing constraint (through [get_pins { FFT_Accel_system_sb_0.FFT_Accel_system_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] -to [get_cells { FFT_Accel_system_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]
	@N:MF891:"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":12:0:12:0|expression "[get_cells { FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N_re }]" applies to objects:
		FFT_Accel_system_sb_0.CORERESETP_0.MSS_HPMS_READY_int
set_false_path -through [get_nets { FFT_Accel_system_sb_0.CORERESETP_0.CONFIG1_DONE FFT_Accel_system_sb_0.CORERESETP_0.CONFIG2_DONE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PSEL FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PWRITE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]
	@N:MF891:"e:/github_repos/sf2_eth_fft/fft_accelerator/designer/fft_accel_system/synthesis.fdc":13:0:13:0|expression "[get_nets { FFT_Accel_system_sb_0.CORERESETP_0.CONFIG1_DONE FFT_Accel_system_sb_0.CORERESETP_0.CONFIG2_DONE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PERST_N FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PSEL FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PWRITE FFT_Accel_system_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]" applies to objects:
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[0]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[1]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[2]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[3]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[4]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[5]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[6]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[7]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[8]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[9]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[10]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[11]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[12]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[13]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[14]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[15]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[16]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[17]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[18]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[19]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[20]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[21]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[22]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[23]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[24]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[25]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[26]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[27]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[28]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[29]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[30]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PRDATA[31]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PSEL
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF0_PWRITE
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[0]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[1]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[2]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[3]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[4]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[5]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[6]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[7]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[8]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[9]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[10]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[11]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[12]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[13]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[14]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[15]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[16]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[17]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[18]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[19]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[20]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[21]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[22]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[23]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[24]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[25]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[26]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[27]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[28]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[29]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[30]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PRDATA[31]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PSEL
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF1_PWRITE
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[0]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[1]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[2]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[3]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[4]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[5]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[6]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[7]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[8]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[9]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[10]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[11]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[12]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[13]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[14]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[15]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[16]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[17]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[18]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[19]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[20]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[21]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[22]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[23]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[24]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[25]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[26]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[27]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[28]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[29]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[30]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PRDATA[31]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PSEL
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF2_PWRITE
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[0]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[1]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[2]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[3]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[4]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[5]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[6]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[7]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[8]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[9]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[10]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[11]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[12]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[13]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[14]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[15]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[16]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[17]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[18]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[19]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[20]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[21]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[22]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[23]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[24]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[25]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[26]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[27]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[28]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[29]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[30]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PRDATA[31]
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PSEL
		FFT_Accel_system_sb_0.CORERESETP_0.SDIF3_PWRITE
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_M3_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_RESET_F2M
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF0_PHY_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF1_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF1_PHY_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF2_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF2_PHY_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF3_CORE_RESET
		FFT_Accel_system_sb_0.CORERESETP_0.SOFT_SDIF3_PHY_RESET

Library Report
**************


# End of Constraint Checker Report
