<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>pwm_rgb</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_rgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>066a5bf3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_rgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>066a5bf3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>65544c72</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>36eab1b1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>RGB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pwm_rgb_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_rgb_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0859e36f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pwm_rgb_v1_0_S_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_rgb_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/data/pwm_rgb.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/data/pwm_rgb.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/src/pwm_rgb.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/src/pwm_rgb.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_rgb_v1_0/src/pwm_rgb_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pwm_rgb_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_36eab1b1</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PWM generator for an rgb led</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pwm_rgb_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pwm_rgb_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-09-19T10:20:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ea673b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71322215_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6389a6_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ac3964_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670d21_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3c1cda_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d4bb1c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df5366c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cd4584_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ba2c66_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6cf05c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237504ed_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a8ca3e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268158a5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63710b45_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a35bd6d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33562939_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdcc590_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcc4ce9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c481297_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66405705_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dce092f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a8efbb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e14c78d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8dbe9c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b86845_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7571eb3e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291fd80d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670d9e0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3563370e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d6b756_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ec2eb1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a57e72_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1617ee39_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f8f6d1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447ce12f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eab9b10_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5240a73f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7844fbce_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5a518_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a3800_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5723fc4a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693b0292_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d5f99c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2f447a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d8889_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d33b6a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286be0bc_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185a271b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f54d3f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da4a3ab_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef404d2_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac18d6f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175d6924_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be9beff_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0ffc99_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e058cb5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65612eb1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5104efdf_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1a3622_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c39a5b6_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7521be84_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f5c012_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487c01aa_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a598b0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eecebec_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3440465b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77170e36_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611b5dcf_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fda958_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f82bb9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8a2acb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ab21cb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11792061_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13988778_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148a29bf_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@863421f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfa801d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b79b9d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fd7595_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18244dfa_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a35c23_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba0aa49_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3825b386_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6826a802_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e06daa_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2f5d31_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7609ffa2_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0e0c6d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc18779_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196c8875_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1305db79_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b69725e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142d5853_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0f2722_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2585dce8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba3c10_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfdf1f2_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cce49a7_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1177e05d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7254af_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789e904_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250b8d9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f902380_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa5222c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760ee8a8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc2bd79_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1433e4f1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2d626c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17394990_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d856c18_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732d49ea_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ad5020_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a62e3a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbef7b0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4f75aa_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b60bca_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741726e2_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54eb7631_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac37a6a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fded12_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58603485_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2a56fd_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fd06cc_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adfba6a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@929cf64_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1847cf7d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bcea0a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2911021b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ec4ad6_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7024b1eb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b34eab1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff8e009_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17866eee_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5c410e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fbfb00_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41362644_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f02c763_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d72c612_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e759280_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453d6652_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1375de18_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14985638_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f68f03_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1557f165_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336c8808_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578f053b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d9357e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3290c3_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7969b2ba_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f0da5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5519f9b6_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a028a22_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423822ec_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22015cad_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3daee5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eafb305_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72094156_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b1905d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6868710d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371ffbbf_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292f055c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53834dfb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff2a237_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af5ca6b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6955b121_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510cd7a9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154836fd_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3a45e9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c77749b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb17ab8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442c33a8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e3138b_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b52da77_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad55178_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ccba8c_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0c9907_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5ba3d4_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b181ff0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549c2059_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513a5f5d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340c695a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f7b3f7_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9cbcf_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7748daee_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5f27e0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4830e5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ae06b8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5dabe6_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f82d619_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c80ff29_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60da9d3e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b431d23_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4716aa67_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0bf108_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f10df94_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787f6ef0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3ae8a0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7877470f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ab6ea9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3855f786_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7800b4b9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7546b8_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662a52f1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfd0963_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5670e741_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c780740_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c152ef1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab91ba1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62518cdb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca06ceb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e077c24_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c3a00a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0ce912_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2995e199_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76434cba_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1637e5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b405c0_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f481dc_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419b6cb5_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5395ae5f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9de022_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37343846_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e4a283_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f56ae_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c02d15_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74068927_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2a8c1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5891f46a_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2bdb3d_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4f4def_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32da50cb_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40969723_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/ip_repo/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f162653_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229bd11e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1685aa1f_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ce0c20_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a7bcc1_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8ce9f9_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8710d99_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fdcf2e_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfad412_ARCHIVE_LOCATION">/home/ionel/projects/vivado/zuca/5ev-gpio/repo/local/ip/pwm_rgb_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7c46a31e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="04d16ab8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d33c5c07"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f9a38560"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1447f47d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
