<stg><name>ANN</name>


<trans_list>

<trans id="518" from="1" to="2">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="2" to="156">
<condition id="212">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="3">
<condition id="214">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="3" to="4">
<condition id="215">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="3" to="5">
<condition id="217">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="4" to="3">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="5" to="6">
<condition id="221">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="5" to="80">
<condition id="222">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="6" to="7">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="7" to="8">
<condition id="227">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="7" to="5">
<condition id="306">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="8" to="9">
<condition id="228">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="8" to="21">
<condition id="229">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="9" to="10">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="10" to="11">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="11" to="12">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="12" to="13">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="13" to="14">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="14" to="15">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="15" to="16">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="16" to="17">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="17" to="18">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="18" to="19">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="19" to="20">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="20" to="8">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="21" to="22">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="22" to="23">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="23" to="24">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="24" to="25">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="25" to="26">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="26" to="27">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="27" to="28">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="28" to="29">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="29" to="30">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="30" to="31">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="31" to="32">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="32" to="33">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="33" to="34">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="34" to="35">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="35" to="36">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="36" to="37">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="37" to="38">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="38" to="39">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="39" to="40">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="40" to="41">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="41" to="42">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="42" to="43">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="43" to="44">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="44" to="45">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="45" to="46">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="46" to="47">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="47" to="48">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="48" to="49">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="49" to="50">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="50" to="51">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="51" to="52">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="52" to="53">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="53" to="54">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="54" to="55">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="55" to="56">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="56" to="57">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="57" to="58">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="58" to="59">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="59" to="60">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="60" to="61">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="61" to="62">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="62" to="63">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="63" to="64">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="64" to="65">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="65" to="66">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="66" to="67">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="67" to="68">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="68" to="69">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="69" to="70">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="70" to="71">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="71" to="72">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="72" to="73">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="73" to="74">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="74" to="75">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="75" to="76">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="76" to="77">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="77" to="78">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="78" to="79">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="79" to="7">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="80" to="81">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="81" to="122">
<condition id="311">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="81" to="82">
<condition id="313">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="82" to="83">
<condition id="314">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="82" to="95">
<condition id="315">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="83" to="84">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="84" to="85">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="85" to="86">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="86" to="87">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="87" to="88">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="88" to="89">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="89" to="90">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="90" to="91">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="91" to="92">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="92" to="93">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="93" to="94">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="94" to="82">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="95" to="96">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="96" to="97">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="97" to="98">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="98" to="99">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="99" to="100">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="100" to="101">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="101" to="102">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="102" to="103">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="103" to="104">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="104" to="105">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="105" to="106">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="106" to="107">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="107" to="108">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="108" to="109">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="109" to="110">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="110" to="111">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="111" to="112">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="112" to="113">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="113" to="114">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="114" to="115">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="115" to="116">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="116" to="117">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="117" to="118">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="118" to="119">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="119" to="120">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="120" to="121">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="121" to="81">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="122" to="123">
<condition id="359">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="122" to="156">
<condition id="395">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="123" to="124">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="124" to="125">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="125" to="126">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="126" to="127">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="127" to="128">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="128" to="129">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="129" to="130">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="130" to="131">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="131" to="132">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="132" to="133">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="133" to="134">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="134" to="135">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="135" to="136">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="136" to="137">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="137" to="138">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="138" to="139">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="139" to="140">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="140" to="141">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="141" to="142">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="142" to="143">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="143" to="144">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="144" to="145">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="145" to="146">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="146" to="147">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="147" to="148">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="148" to="149">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="149" to="150">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="150" to="151">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="151" to="152">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="152" to="153">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="153" to="154">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="154" to="155">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="155" to="122">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="156" to="157">
<condition id="397">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="156" to="159">
<condition id="406">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="157" to="156">
<condition id="400">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="157" to="158">
<condition id="398">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="158" to="157">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="159" to="160">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="160" to="156">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %config_addr = getelementptr [6 x i32]* %config_r, i64 0, i64 0

]]></node>
<StgValue><ssdm name="config_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="3">
<![CDATA[
:7  %config_load = load i32* %config_addr, align 4

]]></node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %config_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([5040 x double]* %WandB) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([140 x double]* %uOut) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([35 x double]* %netIn) nounwind, !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([35 x i32]* %netOut) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ANN_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="3">
<![CDATA[
:7  %config_load = load i32* %config_addr, align 4

]]></node>
<StgValue><ssdm name="config_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = icmp eq i32 %config_load, 0

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
:9  %p_numLayer_load = load i32* @p_numLayer, align 4

]]></node>
<StgValue><ssdm name="p_numLayer_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2 = icmp eq i32 %config_load, 2

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = icmp eq i32 %config_load, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_9 = or i1 %tmp_6, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_9, label %._crit_edge.preheader, label %.loopexit6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.preheader:0  %p_layerSize_0_load = load i32* @p_layerSize_0, align 16

]]></node>
<StgValue><ssdm name="p_layerSize_0_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i31 [ %i_4, %1 ], [ 0, %._crit_edge.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:1  %i_cast = zext i31 %i to i32

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %tmp_3 = icmp slt i32 %i_cast, %p_layerSize_0_load

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:3  %i_4 = add i31 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %tmp_3, label %1, label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="31">
<![CDATA[
:0  %tmp_5 = zext i31 %i to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %netIn_addr = getelementptr [35 x double]* %netIn, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="netIn_addr"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="6">
<![CDATA[
:3  %netIn_load = load double* %netIn_addr, align 8

]]></node>
<StgValue><ssdm name="netIn_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %p_uOut_addr = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="p_uOut_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="6">
<![CDATA[
:3  %netIn_load = load double* %netIn_addr, align 8

]]></node>
<StgValue><ssdm name="netIn_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:4  store double %netIn_load, double* %p_uOut_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader16:0  %i_1 = phi i31 [ %i_6, %4 ], [ 1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="31">
<![CDATA[
.preheader16:1  %i_1_cast = zext i31 %i_1 to i32

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16:2  %tmp_8 = icmp slt i32 %i_1_cast, %p_numLayer_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %tmp_8, label %.preheader15.preheader, label %.preheader13.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader15.preheader:3  %tmp_s = add i31 -1, %i_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="9" op_0_bw="31">
<![CDATA[
.preheader15.preheader:4  %tmp_21 = trunc i31 %tmp_s to i9

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="2" op_0_bw="31">
<![CDATA[
.preheader15.preheader:6  %tmp_22 = trunc i31 %tmp_s to i2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:0  %tmp_7 = add nsw i32 -1, %p_numLayer_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="9" op_0_bw="32">
<![CDATA[
.preheader13.preheader:1  %tmp_23 = trunc i32 %tmp_7 to i9

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="2" op_0_bw="32">
<![CDATA[
.preheader13.preheader:3  %tmp_25 = trunc i32 %tmp_7 to i2

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:4  %tmp_11 = add nsw i32 -2, %p_numLayer_load

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="9" op_0_bw="32">
<![CDATA[
.preheader13.preheader:5  %tmp_27 = trunc i32 %tmp_11 to i9

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="2" op_0_bw="32">
<![CDATA[
.preheader13.preheader:7  %tmp_30 = trunc i32 %tmp_11 to i2

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="31">
<![CDATA[
.preheader15.preheader:0  %tmp_12 = trunc i31 %i_1 to i9

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader:1  %tmp_1 = mul i9 35, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="2" op_0_bw="31">
<![CDATA[
.preheader15.preheader:2  %tmp_19 = trunc i31 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader15.preheader:5  %tmp_4 = mul i9 35, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:7  br label %.preheader15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15:0  %j = phi i32 [ %j_3, %3 ], [ 0, %.preheader15.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32">
<![CDATA[
.preheader15:1  %p_layerSize_0_load_1 = load i32* @p_layerSize_0, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_0_load_1"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
.preheader15:2  %p_layerSize_1_load = load i32* @p_layerSize_1, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_1_load"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
.preheader15:3  %p_layerSize_2_load = load i32* @p_layerSize_2, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_2_load"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32">
<![CDATA[
.preheader15:4  %p_layerSize_3_load = load i32* @p_layerSize_3, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_3_load"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader15:5  %tmp_14 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_1, i32 %p_layerSize_1_load, i32 %p_layerSize_2_load, i32 %p_layerSize_3_load, i2 %tmp_19) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15:6  %tmp_15 = icmp slt i32 %j, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15:7  %j_3 = add nsw i32 %j, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:8  br i1 %tmp_15, label %.preheader14.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader14.preheader:0  %tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_1, i32 %p_layerSize_1_load, i32 %p_layerSize_2_load, i32 %p_layerSize_3_load, i2 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="32">
<![CDATA[
.preheader14.preheader:1  %tmp_31 = trunc i32 %j to i9

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader14.preheader:2  %tmp_20 = add i9 %tmp_1, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="9">
<![CDATA[
.preheader14.preheader:3  %tmp_20_cast = sext i9 %tmp_20 to i64

]]></node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14.preheader:4  %p_uOut_addr_2 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_20_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:5  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %i_6 = add i31 %i_1, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader14:0  %k = phi i31 [ %k_1, %2 ], [ 0, %.preheader14.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader14:1  %sum = phi double [ %sum_2, %2 ], [ 0.000000e+00, %.preheader14.preheader ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="31">
<![CDATA[
.preheader14:2  %k_cast = zext i31 %k to i32

]]></node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14:3  %tmp_29 = icmp slt i32 %k_cast, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader14:4  %k_1 = add i31 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:5  br i1 %tmp_29, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="31">
<![CDATA[
:0  %tmp_39 = trunc i31 %k to i9

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_35 = add i9 %tmp_4, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_35_cast = sext i9 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_uOut_addr_1 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_35_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load = load double* %p_uOut_addr_1, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_3 = fadd double %sum, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load = load double* %p_uOut_addr_1, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="239" st_id="10" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="240" st_id="11" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="242" st_id="13" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="243" st_id="14" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_37 = fmul double %p_uOut_load, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_2 = fadd double %sum, %tmp_37

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_2 = fadd double %sum, %tmp_37

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="247" st_id="18" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_2 = fadd double %sum, %tmp_37

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="248" st_id="19" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_2 = fadd double %sum, %tmp_37

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="249" st_id="20" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_2 = fadd double %sum, %tmp_37

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="251" st_id="21" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_3 = fadd double %sum, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_3 = fadd double %sum, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="253" st_id="23" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_3 = fadd double %sum, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="254" st_id="24" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_3 = fadd double %sum, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmp_41_to_int = bitcast double %sum_3 to i64

]]></node>
<StgValue><ssdm name="tmp_41_to_int"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_41_neg = xor i64 %tmp_41_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_41_neg"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="64">
<![CDATA[
:3  %tmp_40 = bitcast i64 %tmp_41_neg to double

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="259" st_id="26" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="260" st_id="27" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="261" st_id="28" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="263" st_id="30" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="264" st_id="31" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="265" st_id="32" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="266" st_id="33" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="267" st_id="34" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="268" st_id="35" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="269" st_id="36" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="270" st_id="37" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="271" st_id="38" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="272" st_id="39" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="273" st_id="40" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="274" st_id="41" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="275" st_id="42" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = call double @llvm.exp.f64(double %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="276" st_id="43" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_42 = fadd double %tmp_41, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="277" st_id="44" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_42 = fadd double %tmp_41, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="278" st_id="45" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_42 = fadd double %tmp_41, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="279" st_id="46" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_42 = fadd double %tmp_41, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="280" st_id="47" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_42 = fadd double %tmp_41, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="281" st_id="48" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="282" st_id="49" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="283" st_id="50" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="284" st_id="51" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="285" st_id="52" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="286" st_id="53" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="287" st_id="54" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="288" st_id="55" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="289" st_id="56" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="290" st_id="57" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="291" st_id="58" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="292" st_id="59" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="293" st_id="60" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="294" st_id="61" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="295" st_id="62" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="296" st_id="63" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="297" st_id="64" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="298" st_id="65" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="299" st_id="66" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="300" st_id="67" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="301" st_id="68" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="302" st_id="69" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="303" st_id="70" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="304" st_id="71" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="305" st_id="72" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="306" st_id="73" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="307" st_id="74" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="308" st_id="75" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="309" st_id="76" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="310" st_id="77" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="311" st_id="78" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_43 = fdiv double 1.000000e+00, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="312" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:7  store double %tmp_43, double* %p_uOut_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="314" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13.preheader:2  %tmp_10 = mul i9 35, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="315" st_id="80" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13.preheader:6  %tmp_13 = mul i9 35, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="316" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:8  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="317" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_2 = phi i32 [ %i_7, %6 ], [ 0, %.preheader13.preheader ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="318" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader13:1  %sumsoft = phi double [ %sumsoft_1, %6 ], [ 0.000000e+00, %.preheader13.preheader ]

]]></node>
<StgValue><ssdm name="sumsoft"/></StgValue>
</operation>

<operation id="319" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:2  %p_layerSize_0_load_2 = load i32* @p_layerSize_0, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_0_load_2"/></StgValue>
</operation>

<operation id="320" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:3  %p_layerSize_1_load_1 = load i32* @p_layerSize_1, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_1_load_1"/></StgValue>
</operation>

<operation id="321" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:4  %p_layerSize_2_load_1 = load i32* @p_layerSize_2, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_2_load_1"/></StgValue>
</operation>

<operation id="322" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32">
<![CDATA[
.preheader13:5  %p_layerSize_3_load_1 = load i32* @p_layerSize_3, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_3_load_1"/></StgValue>
</operation>

<operation id="323" st_id="81" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader13:6  %tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_2, i32 %p_layerSize_1_load_1, i32 %p_layerSize_2_load_1, i32 %p_layerSize_3_load_1, i2 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="324" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:7  %tmp_17 = icmp slt i32 %i_2, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="325" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:8  %i_7 = add nsw i32 %i_2, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="326" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:9  br i1 %tmp_17, label %.preheader12.preheader, label %.preheader11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="81" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader12.preheader:0  %tmp_24 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_2, i32 %p_layerSize_1_load_1, i32 %p_layerSize_2_load_1, i32 %p_layerSize_3_load_1, i2 %tmp_30) nounwind

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="328" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="9" op_0_bw="32">
<![CDATA[
.preheader12.preheader:1  %tmp_33 = trunc i32 %i_2 to i9

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="329" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12.preheader:2  %tmp_26 = add i9 %tmp_10, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="330" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="9">
<![CDATA[
.preheader12.preheader:3  %tmp_26_cast = sext i9 %tmp_26 to i64

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="331" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:4  %p_uOut_addr_4 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_26_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_4"/></StgValue>
</operation>

<operation id="332" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:5  br label %.preheader12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="333" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader12:0  %j_1 = phi i31 [ %j_4, %5 ], [ 0, %.preheader12.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="334" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader12:1  %sum_1 = phi double [ %sum_4, %5 ], [ 0.000000e+00, %.preheader12.preheader ]

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="335" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="31">
<![CDATA[
.preheader12:2  %j_1_cast = zext i31 %j_1 to i32

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="336" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:3  %tmp_32 = icmp slt i32 %j_1_cast, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="337" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader12:4  %j_4 = add i31 %j_1, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="338" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5  br i1 %tmp_32, label %5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="9" op_0_bw="31">
<![CDATA[
:0  %tmp_44 = trunc i31 %j_1 to i9

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="340" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_46 = add i9 %tmp_13, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="341" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_49_cast = sext i9 %tmp_46 to i64

]]></node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="342" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_uOut_addr_3 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_49_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load_1 = load double* %p_uOut_addr_3, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_1"/></StgValue>
</operation>

<operation id="344" st_id="82" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_5 = fadd double %sum_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="345" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load_1 = load double* %p_uOut_addr_3, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="346" st_id="84" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="347" st_id="85" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="348" st_id="86" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="349" st_id="87" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="350" st_id="88" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="351" st_id="89" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_45 = fmul double %p_uOut_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="352" st_id="90" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_4 = fadd double %sum_1, %tmp_45

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="353" st_id="91" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_4 = fadd double %sum_1, %tmp_45

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="354" st_id="92" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_4 = fadd double %sum_1, %tmp_45

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="355" st_id="93" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_4 = fadd double %sum_1, %tmp_45

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="356" st_id="94" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %sum_4 = fadd double %sum_1, %tmp_45

]]></node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="357" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="358" st_id="95" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_5 = fadd double %sum_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="359" st_id="96" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_5 = fadd double %sum_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="360" st_id="97" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_5 = fadd double %sum_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="361" st_id="98" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %sum_5 = fadd double %sum_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="362" st_id="99" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="363" st_id="100" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="364" st_id="101" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="365" st_id="102" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="366" st_id="103" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="367" st_id="104" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="368" st_id="105" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="369" st_id="106" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="370" st_id="107" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="371" st_id="108" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="372" st_id="109" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="373" st_id="110" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="374" st_id="111" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="375" st_id="112" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="376" st_id="113" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="377" st_id="114" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="378" st_id="115" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="379" st_id="116" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_47 = call double @llvm.exp.f64(double %sum_5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="380" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:2  store double %tmp_47, double* %p_uOut_addr_4, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="117" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sumsoft_1 = fadd double %sumsoft, %tmp_47

]]></node>
<StgValue><ssdm name="sumsoft_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="382" st_id="118" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sumsoft_1 = fadd double %sumsoft, %tmp_47

]]></node>
<StgValue><ssdm name="sumsoft_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="383" st_id="119" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sumsoft_1 = fadd double %sumsoft, %tmp_47

]]></node>
<StgValue><ssdm name="sumsoft_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="384" st_id="120" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sumsoft_1 = fadd double %sumsoft, %tmp_47

]]></node>
<StgValue><ssdm name="sumsoft_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="385" st_id="121" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sumsoft_1 = fadd double %sumsoft, %tmp_47

]]></node>
<StgValue><ssdm name="sumsoft_1"/></StgValue>
</operation>

<operation id="386" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="387" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader11:0  %i_3 = phi i31 [ %i_8, %7 ], [ 0, %.preheader13 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="388" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="31">
<![CDATA[
.preheader11:1  %i_3_cast = zext i31 %i_3 to i32

]]></node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="389" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:2  %tmp_28 = icmp slt i32 %i_3_cast, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="390" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader11:3  %i_8 = add i31 %i_3, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="391" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %tmp_28, label %7, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="9" op_0_bw="31">
<![CDATA[
:0  %tmp_34 = trunc i31 %i_3 to i9

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="393" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_36 = add i9 %tmp_10, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="394" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_54_cast = sext i9 %tmp_36 to i64

]]></node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="395" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_uOut_addr_5 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_54_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_5"/></StgValue>
</operation>

<operation id="396" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load_2 = load double* %p_uOut_addr_5, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_2"/></StgValue>
</operation>

<operation id="397" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp, label %.preheader10.preheader, label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32">
<![CDATA[
.preheader10.preheader:0  %max = alloca i32

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="399" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:1  store i32 0, i32* %max

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:2  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="401" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="8">
<![CDATA[
:4  %p_uOut_load_2 = load double* %p_uOut_addr_5, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="402" st_id="124" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="403" st_id="125" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="404" st_id="126" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="405" st_id="127" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="406" st_id="128" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="407" st_id="129" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="408" st_id="130" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="409" st_id="131" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="410" st_id="132" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="411" st_id="133" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="412" st_id="134" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="413" st_id="135" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="414" st_id="136" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="415" st_id="137" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="416" st_id="138" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="417" st_id="139" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="418" st_id="140" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="419" st_id="141" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="420" st_id="142" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="421" st_id="143" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="422" st_id="144" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="423" st_id="145" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="424" st_id="146" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="425" st_id="147" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="426" st_id="148" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="427" st_id="149" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="428" st_id="150" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="429" st_id="151" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="430" st_id="152" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="431" st_id="153" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="432" st_id="154" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_38 = fdiv double %p_uOut_load_2, %sumsoft

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="433" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:6  store double %tmp_38, double* %p_uOut_addr_5, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="435" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_5 = phi i31 [ 0, %8 ], [ %i_10, %.preheader7 ]

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="436" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
.preheader8:1  %phi_mul = phi i37 [ 0, %8 ], [ %next_mul, %.preheader7 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="437" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="9" op_0_bw="37">
<![CDATA[
.preheader8:2  %tmp_48 = trunc i37 %phi_mul to i9

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="438" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
.preheader8:3  %next_mul = add i37 35, %phi_mul

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="439" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="31">
<![CDATA[
.preheader8:4  %i_5_cast = zext i31 %i_5 to i32

]]></node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="440" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8:5  %tmp_49 = icmp slt i32 %i_5_cast, %p_numLayer_load

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="441" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader8:6  %i_10 = add i31 1, %i_5

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="442" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:7  br i1 %tmp_49, label %.preheader7.preheader, label %.loopexit9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="2" op_0_bw="31">
<![CDATA[
.preheader7.preheader:0  %tmp_52 = trunc i31 %i_5 to i2

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="444" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:1  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10:0  %max_1 = phi i32 [ %i_9, %12 ], [ 1, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="446" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32">
<![CDATA[
.preheader10:1  %p_layerSize_0_load_3 = load i32* @p_layerSize_0, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_0_load_3"/></StgValue>
</operation>

<operation id="447" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32">
<![CDATA[
.preheader10:2  %p_layerSize_1_load_2 = load i32* @p_layerSize_1, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_1_load_2"/></StgValue>
</operation>

<operation id="448" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32">
<![CDATA[
.preheader10:3  %p_layerSize_2_load_2 = load i32* @p_layerSize_2, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_2_load_2"/></StgValue>
</operation>

<operation id="449" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32">
<![CDATA[
.preheader10:4  %p_layerSize_3_load_2 = load i32* @p_layerSize_3, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_3_load_2"/></StgValue>
</operation>

<operation id="450" st_id="156" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader10:5  %tmp_50 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_3, i32 %p_layerSize_1_load_2, i32 %p_layerSize_2_load_2, i32 %p_layerSize_3_load_2, i2 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="451" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:6  %tmp_51 = icmp slt i32 %max_1, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="452" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:7  br i1 %tmp_51, label %9, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32">
<![CDATA[
:0  %max_load = load i32* %max

]]></node>
<StgValue><ssdm name="max_load"/></StgValue>
</operation>

<operation id="454" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="9" op_0_bw="32">
<![CDATA[
:2  %tmp_54 = trunc i32 %max_1 to i9

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="455" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_55 = add i9 %tmp_54, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="456" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_57_cast = sext i9 %tmp_55 to i64

]]></node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="457" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %p_uOut_addr_6 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_57_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_6"/></StgValue>
</operation>

<operation id="458" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="8">
<![CDATA[
:6  %p_uOut_load_3 = load double* %p_uOut_addr_6, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_3"/></StgValue>
</operation>

<operation id="459" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="9" op_0_bw="32">
<![CDATA[
:8  %tmp_57 = trunc i32 %max_load to i9

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="460" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_58 = add i9 %tmp_57, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="461" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp_59_cast = sext i9 %tmp_58 to i64

]]></node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="462" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %p_uOut_addr_7 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_59_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_7"/></StgValue>
</operation>

<operation id="463" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="8">
<![CDATA[
:12  %p_uOut_load_4 = load double* %p_uOut_addr_7, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_4"/></StgValue>
</operation>

<operation id="464" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
:0  %max_load_1 = load i32* %max

]]></node>
<StgValue><ssdm name="max_load_1"/></StgValue>
</operation>

<operation id="465" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_60 = sext i32 %max_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="466" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %netOut_addr = getelementptr [35 x i32]* %netOut, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="netOut_addr"/></StgValue>
</operation>

<operation id="467" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 1, i32* %netOut_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9:0  br label %.loopexit6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0">
<![CDATA[
.loopexit6:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="471" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %j_2 = phi i32 [ %j_5, %14 ], [ 0, %.preheader7.preheader ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="472" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:1  %p_layerSize_0_load_4 = load i32* @p_layerSize_0, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_0_load_4"/></StgValue>
</operation>

<operation id="473" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:2  %p_layerSize_1_load_3 = load i32* @p_layerSize_1, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_1_load_3"/></StgValue>
</operation>

<operation id="474" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:3  %p_layerSize_2_load_3 = load i32* @p_layerSize_2, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_2_load_3"/></StgValue>
</operation>

<operation id="475" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:4  %p_layerSize_3_load_3 = load i32* @p_layerSize_3, align 4

]]></node>
<StgValue><ssdm name="p_layerSize_3_load_3"/></StgValue>
</operation>

<operation id="476" st_id="157" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader7:5  %tmp_70 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_layerSize_0_load_4, i32 %p_layerSize_1_load_3, i32 %p_layerSize_2_load_3, i32 %p_layerSize_3_load_3, i2 %tmp_52) nounwind

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="477" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7:6  %tmp_63 = icmp slt i32 %j_2, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="478" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7:7  %j_5 = add nsw i32 %j_2, 1

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="479" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %tmp_63, label %14, label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="9" op_0_bw="32">
<![CDATA[
:0  %tmp_71 = trunc i32 %j_2 to i9

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="481" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_72 = add i9 %tmp_48, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="482" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_75_cast = zext i9 %tmp_72 to i64

]]></node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="483" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %p_uOut_addr_8 = getelementptr [140 x double]* @p_uOut, i64 0, i64 %tmp_75_cast

]]></node>
<StgValue><ssdm name="p_uOut_addr_8"/></StgValue>
</operation>

<operation id="484" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="8">
<![CDATA[
:5  %p_uOut_load_5 = load double* %p_uOut_addr_8, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="485" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %uOut_addr = getelementptr [140 x double]* %uOut, i64 0, i64 %tmp_75_cast

]]></node>
<StgValue><ssdm name="uOut_addr"/></StgValue>
</operation>

<operation id="486" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="8">
<![CDATA[
:5  %p_uOut_load_5 = load double* %p_uOut_addr_8, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_5"/></StgValue>
</operation>

<operation id="487" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
:6  store double %p_uOut_load_5, double* %uOut_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="489" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="8">
<![CDATA[
:6  %p_uOut_load_3 = load double* %p_uOut_addr_6, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_3"/></StgValue>
</operation>

<operation id="490" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="8">
<![CDATA[
:12  %p_uOut_load_4 = load double* %p_uOut_addr_7, align 8

]]></node>
<StgValue><ssdm name="p_uOut_load_4"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="491" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_53 = sext i32 %max_1 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="492" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_56 = sext i32 %max_load to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="493" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="64" op_0_bw="64">
<![CDATA[
:13  %p_uOut_load_3_to_int = bitcast double %p_uOut_load_3 to i64

]]></node>
<StgValue><ssdm name="p_uOut_load_3_to_int"/></StgValue>
</operation>

<operation id="494" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_59 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_uOut_load_3_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="495" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="52" op_0_bw="64">
<![CDATA[
:15  %tmp_61 = trunc i64 %p_uOut_load_3_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="496" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="64" op_0_bw="64">
<![CDATA[
:16  %p_uOut_load_4_to_int = bitcast double %p_uOut_load_4 to i64

]]></node>
<StgValue><ssdm name="p_uOut_load_4_to_int"/></StgValue>
</operation>

<operation id="497" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_62 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_uOut_load_4_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="498" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="52" op_0_bw="64">
<![CDATA[
:18  %tmp_64 = trunc i64 %p_uOut_load_4_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="499" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %notlhs = icmp ne i11 %tmp_59, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="500" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:20  %notrhs = icmp eq i52 %tmp_61, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="501" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_65 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="502" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:22  %notlhs1 = icmp ne i11 %tmp_62, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="503" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:23  %notrhs2 = icmp eq i52 %tmp_64, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="504" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_66 = or i1 %notrhs2, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="505" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_67 = and i1 %tmp_65, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="506" st_id="160" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_68 = fcmp ogt double %p_uOut_load_3, %p_uOut_load_4

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="507" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %tmp_69 = and i1 %tmp_67, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="508" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %tmp_69, label %10, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %netOut_addr_2 = getelementptr [35 x i32]* %netOut, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="netOut_addr_2"/></StgValue>
</operation>

<operation id="510" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 0, i32* %netOut_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %netOut_addr_1 = getelementptr [35 x i32]* %netOut, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="netOut_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1  store i32 0, i32* %netOut_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %max_1, i32* %max

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_9 = add nsw i32 %max_1, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="517" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
