
*** Running vivado
    with args -log ALU1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU1.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ALU1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.348 ; gain = 8.930 ; free physical = 3449 ; free virtual = 11805
Command: synth_design -top ALU1 -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25056
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.969 ; gain = 416.652 ; free physical = 2739 ; free virtual = 11101
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:18]
INFO: [Synth 8-3491] module 'MUX2to1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:4' bound to instance 'Mux1' of component 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX2to1' (0#1) [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:13]
INFO: [Synth 8-3491] module 'MUX2to1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:4' bound to instance 'Mux2' of component 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'Adder' of component 'FullAdder' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/FullAdder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (0#1) [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/FullAdder.vhd:14]
INFO: [Synth 8-3491] module 'MUX4x1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:4' bound to instance 'mux4_1' of component 'MUX4x1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'MUX4x1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:16]
INFO: [Synth 8-3491] module 'MUX2to1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:4' bound to instance 'Mux2x1_0' of component 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:29]
INFO: [Synth 8-3491] module 'MUX2to1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:4' bound to instance 'Mux2x1_1' of component 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:37]
INFO: [Synth 8-3491] module 'MUX2to1' declared at '/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX2to1.vhd:4' bound to instance 'Mux2x1_final' of component 'MUX2to1' [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX4x1' (0#1) [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/MUX4to1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU1' (0#1) [/home/jam/Downloads/ALU/project_1/project_1.srcs/sources_1/new/ALU1.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1844.906 ; gain = 491.590 ; free physical = 2638 ; free virtual = 11001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.719 ; gain = 509.402 ; free physical = 2636 ; free virtual = 10998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.723 ; gain = 517.406 ; free physical = 2636 ; free virtual = 10998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1879.629 ; gain = 526.312 ; free physical = 2623 ; free virtual = 10988
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2429 ; free virtual = 10815
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2428 ; free virtual = 10815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2428 ; free virtual = 10815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |     2|
|2     |LUT6  |     1|
|3     |MUXF7 |     1|
|4     |IBUF  |     7|
|5     |OBUF  |     2|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    13|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.363 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2059.371 ; gain = 706.047 ; free physical = 2160 ; free virtual = 10567
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.371 ; gain = 0.000 ; free physical = 2439 ; free virtual = 10846
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.020 ; gain = 0.000 ; free physical = 2126 ; free virtual = 10601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13871d58
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2144.055 ; gain = 793.707 ; free physical = 2126 ; free virtual = 10600
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1593.312; main = 1464.625; forked = 376.998
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2927.082; main = 2144.023; forked = 990.230
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.031 ; gain = 0.000 ; free physical = 2125 ; free virtual = 10600
INFO: [Common 17-1381] The checkpoint '/home/jam/Downloads/ALU/project_1/project_1.runs/synth_1/ALU1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU1_utilization_synth.rpt -pb ALU1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 09:28:38 2024...
