[Configuration]

EmulatorType: none
Benchmark:  
Schedule: Sun Oct 02 09:59:50 IST 2022

[Main Memory Configuration]
RAM frequency:800.0 MHz
Num Channels: 2
Num Ranks: 2
Num Banks: 8
Row Buffer Policy: OpenPage
Scheduling Policy: RankThenBankRoundRobin
Queuing Structure: PerRank

[Translator Statistics]

Java thread	=	0
Data Read	=	144967 bytes
Number of micro-ops		=	99171
Number of handled CISC instructions	=	80781
Number of PIN CISC instructions	=	90405
Static coverage		=	0.0000 %
Dynamic Coverage	=	89.3546 %


[Timing Statistics]

Total Cycles taken		=	392794

Total IPC		=	         0.2525		in terms of micro-ops
Total IPC		=	         0.2057		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	98193
cycles taken	=	392794 cycles
IPC		=	         0.2500		in terms of micro-ops
IPC		=	         0.2057		in terms of CISC instructions
core frequency	=	3200 MHz
time taken	=	       122.7481 microseconds

number of branches	=	20373
number of mispredicted branches	=	1990
branch predictor accuracy	=	        90.2322 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	29588
Loads		=	20793
Stores		=	8795
LSQ forwardings	=	1445


iTLB[0] Hits	=	78503
iTLB[0] Misses	=	831
iTLB[0] Accesses	=	79334
iTLB[0] Hit-Rate	=	         0.9895
iTLB[0] Miss-Rate	=	         0.0105

dTLB[0] Hits	=	29227
dTLB[0] Misses	=	361
dTLB[0] Accesses	=	29588
dTLB[0] Hit-Rate	=	         0.9878
dTLB[0] Miss-Rate	=	         0.0122

I1[0] Hits	=	74341
I1[0] Misses	=	4987
I1[0] Accesses	=	79328
I1[0] Hit-Rate	=	0.93713444
I1[0] Miss-Rate	=	0.06286557
I1[0] AvgNumEventsInMSHR	=	5.8980
I1[0] AvgNumEventsInMSHREntry	=	5.1150


L1[0] Hits	=	25466
L1[0] Misses	=	1435
L1[0] Accesses	=	26901
L1[0] Hit-Rate	=	0.9466563
L1[0] Miss-Rate	=	0.053343743
L1[0] AvgNumEventsInMSHR	=	1.8112
L1[0] AvgNumEventsInMSHREntry	=	2.2050


L2[0] Hits	=	6809
L2[0] Misses	=	1540
L2[0] Accesses	=	8349
L2[0] Hit-Rate	=	0.81554675
L2[0] Miss-Rate	=	0.18445323
L2[0] AvgNumEventsInMSHR	=	1.8903
L2[0] AvgNumEventsInMSHREntry	=	1.0000

Nothing executed on core 1
Nothing executed on core 2
Nothing executed on core 3
Nothing executed on core 4
Nothing executed on core 5
Nothing executed on core 6
Nothing executed on core 7


[Shared Caches]



L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	0
L3[0] Misses	=	0
L3[0] Accesses	=	0
L3[0] Hit-Rate	=	NaN
L3[0] Miss-Rate	=	NaN
L3[0] AvgNumEventsInMSHR	=	0.0000
L3[0] AvgNumEventsInMSHREntry	=	NaN


L3[0] Hits	=	430
L3[0] Misses	=	1314
L3[0] Accesses	=	1744
L3[0] Hit-Rate	=	0.24655963
L3[0] Miss-Rate	=	0.7534404
L3[0] AvgNumEventsInMSHR	=	1.4005
L3[0] AvgNumEventsInMSHREntry	=	1.0000


[Consolidated Stats For Caches]



L3 Hits	=	430
L3 Misses	=	1314
L3 Accesses	=	1744
L3 Hit-Rate	=	0.24655963
L3 Miss-Rate	=	0.7534404
L3 AvgNumEventsInMSHR	=	1.4005
L3 AvgNumEventsInMSHREntry	=	1.0000


L2 Hits	=	6809
L2 Misses	=	1540
L2 Accesses	=	8349
L2 Hit-Rate	=	0.81554675
L2 Miss-Rate	=	0.18445323
L2 AvgNumEventsInMSHR	=	1.8903
L2 AvgNumEventsInMSHREntry	=	1.0000


L1 Hits	=	25466
L1 Misses	=	1435
L1 Accesses	=	26901
L1 Hit-Rate	=	0.9466563
L1 Miss-Rate	=	0.053343743
L1 AvgNumEventsInMSHR	=	1.8112
L1 AvgNumEventsInMSHREntry	=	2.2050


I1 Hits	=	74341
I1 Misses	=	4987
I1 Accesses	=	79328
I1 Hit-Rate	=	0.93713444
I1 Miss-Rate	=	0.06286557
I1 AvgNumEventsInMSHR	=	5.8980
I1 AvgNumEventsInMSHREntry	=	5.1150


NOC Topology		=	TORUS
NOC Routing Algorithm	=	SIMPLE

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6380586525037615 GB/s

For channel 1:
Average Read Latency: 129.0 cycles = 40.3125 ns
	 Rank 1
		 Bank 1 ::  Reads : 229 | Writes: 0

		 Bank 2 ::  Reads : 10 | Writes: 0

		 Bank 3 ::  Reads : 98 | Writes: 0

		 Bank 4 ::  Reads : 167 | Writes: 0

		 Bank 5 ::  Reads : 3 | Writes: 0

		 Bank 6 ::  Reads : 25 | Writes: 0

		 Bank 7 ::  Reads : 37 | Writes: 0

		 Bank 8 ::  Reads : 270 | Writes: 0

	 Total Reads: 839	 Total Writes: 0
	 Rank 2
		 Bank 1 ::  Reads : 69 | Writes: 0

		 Bank 2 ::  Reads : 131 | Writes: 0

		 Bank 3 ::  Reads : 30 | Writes: 0

		 Bank 4 ::  Reads : 39 | Writes: 0

		 Bank 5 ::  Reads : 53 | Writes: 0

		 Bank 6 ::  Reads : 62 | Writes: 0

		 Bank 7 ::  Reads : 78 | Writes: 0

		 Bank 8 ::  Reads : 13 | Writes: 0

	 Total Reads: 475	 Total Writes: 0

Total Reads and Writes: 84096 Bytes
Total Bandwidth: 0.6380586525037615 GB/s




Directory Access due to ReadMiss	=	242
Directory Access due to WriteMiss	=	271
Directory Access due to WriteHit	=	38
Directory Access due to EvictionFromCoherentCache	=	41
Directory Access due to EvictionFromSharedCache	=	0
Directory Hits	=	79
Directory Misses	=	513
Directory Hit-Rate	=	         0.1334
Directory Miss-Rate	=	         0.8666

[Simulator Time]
Time Taken		=	0 : 2 minutes
Instructions per Second	=	        42.7093 KIPS		in terms of micro-ops
Instructions per Second	=	        34.7894 KIPS		in terms of CISC instructions



[ LeakageEnergy   DynamicEnergy   TotalEnergy   NumDynamicAcc  ComponentName] : 


     42893.1048	     27220.3203	     70113.4251	          80144	core[0].iCache
      2145.7354	      5445.4906	      7591.2260	          80165	core[0].iTLB
     42893.1048	      9310.9635	     52204.0683	          27414	core[0].dCache
      2145.7354	      2034.3915	      4180.1270	          29949	core[0].dTLB
      6991.7332	      3919.7652	     10911.4984	          40746	core[0].pipeline.bPred
     23489.0812	      3407.2971	     26896.3783	          98193	core[0].pipeline.decode
      1767.5730	      2074.2000	      3841.7730	         138280	core[0].pipeline.rename.Int.RAT
       628.4704	       830.8240	      1459.2944	          97744	core[0].pipeline.rename.Int.FreeList
      2396.0434	      2905.0240	      5301.0674	              0	core[0].pipeline.rename.Int
       667.7498	         0.5070	       668.2568	             39	core[0].pipeline.rename.Float.RAT
      1178.3820	         0.3510	      1178.7330	             78	core[0].pipeline.rename.Float.FreeList
      1846.1318	         0.8580	      1846.9898	              0	core[0].pipeline.rename.Float
      4242.1752	      2905.8820	      7148.0572	              0	core[0].pipeline.rename
     12490.8492	      5103.9300	     17594.7792	          29588	core[0].pipeline.LSQ
      4242.1752	     10705.0944	     14947.2696	         187152	core[0].pipeline.intRegFile
      2945.9550	         1.6146	      2947.5696	             78	core[0].pipeline.floatRegFile
      1806.8524	      3683.3238	      5490.1762	         259389	core[0].pipeline.InstrWindow
      2278.2052	      8683.3648	     10961.5700	         285637	core[0].pipeline.ROB
     21289.4348	     14522.9630	     35812.3978	          44590	core[0].pipeline.FuncUnit.intALU
     25688.7276	         0.0000	     25688.7276	              0	core[0].pipeline.FuncUnit.floatALU
     10644.7174	     34899.4064	     45544.1238	          53576	core[0].pipeline.FuncUnit.complexALU
      9387.7766	     29092.8576	     38480.6342	          48912	core[0].pipeline.resultsBroadcastBus
    125497.6830	    116925.4989	    242423.1819	              0	core[0].pipeline.total
    215575.3634	    160936.6648	    376512.0283	              0	core[0].total


    215575.3634	    160936.6648	    376512.0283	              0	coreEnergy.total


     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	         0.0000	     74316.6248	              0	L3[0]
     74316.6248	      1864.2872	     76180.9120	           3058	L3[0]


    594532.9984	      1864.2872	    596397.2856	              0	sharedCacheEnergy.total


      2867.3962	         0.0000	      2867.3962	              0	MainMemoryDRAMController[0]
      2867.3962	         0.0000	      2867.3962	              0	MainMemoryDRAMController[1]

      5734.7924	         0.0000	      5734.7924	              0	mainMemoryControllerEnergy.total
     42893.1048	       201.0432	     43094.1480	            592	Coherence[0]


     42893.1048	       201.0432	     43094.1480	              0	coherenceEnergy.total


   1669738.0308	    205952.2168	   1875690.2477	              0	TotalEnergy
[Qemu translation cache]
Hit-rate = 94.64509 %