Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Fri Dec  7 06:23:32 2018
| Host         : saba-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file main_project_top_timing_summary_routed.rpt -pb main_project_top_timing_summary_routed.pb -rpx main_project_top_timing_summary_routed.rpx -warn_on_violation
| Design       : main_project_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 141 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_1 (HIGH)

 There are 141 register/latch pins with no clock driven by root clock pin: OV7670_PCLK_2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.365        0.000                      0                 2304        0.127        0.000                      0                 2304        3.000        0.000                       0                   432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
GCLK_100              {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK_100                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        5.365        0.000                      0                  667        0.143        0.000                      0                  667        9.500        0.000                       0                   385  
  clk_out3_clk_wiz_0       34.622        0.000                      0                  107        0.166        0.000                      0                  107       19.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        6.406        0.000                      0                 1554        0.127        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK_100
  To Clock:  GCLK_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 4.766ns (33.770%)  route 9.347ns (66.230%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         2.019    -0.592    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.290 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.065     2.355    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X90Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.479 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.479    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X90Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     2.693 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.693    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X90Y74         MUXF8 (Prop_muxf8_I1_O)      0.088     2.781 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.141     4.922    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.319     5.241 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          1.073     6.314    frame_pixel_cam_2[6]
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.438 r  gray_scale_cam_2[3]_i_85/O
                         net (fo=1, routed)           0.000     6.438    gray_scale_cam_2[3]_i_85_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.839 r  gray_scale_cam_2_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.839    gray_scale_cam_2_reg[3]_i_52_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.173 r  gray_scale_cam_2_reg[3]_i_20/O[1]
                         net (fo=6, routed)           0.714     7.886    gray_scale_cam_2_reg[3]_i_20_n_6
    SLICE_X54Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     8.615 r  gray_scale_cam_2_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.615    gray_scale_cam_2_reg[3]_i_11_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.854 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=13, routed)          0.646     9.500    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.301     9.801 r  gray_scale_cam_2[3]_i_60/O
                         net (fo=2, routed)           0.656    10.458    gray_scale_cam_2[3]_i_60_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.582 r  gray_scale_cam_2[3]_i_63/O
                         net (fo=1, routed)           0.000    10.582    gray_scale_cam_2[3]_i_63_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.983 r  gray_scale_cam_2_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.983    gray_scale_cam_2_reg[3]_i_27_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  gray_scale_cam_2_reg[3]_i_14/CO[3]
                         net (fo=5, routed)           0.790    11.887    gray_scale_cam_2_reg[3]_i_14_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.011 f  gray_scale_cam_2[3]_i_10/O
                         net (fo=1, routed)           0.479    12.489    gray_scale_cam_2[3]_i_10_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.613 r  gray_scale_cam_2[3]_i_4/O
                         net (fo=2, routed)           0.784    13.397    gray_scale_cam_2[3]_i_4_n_0
    SLICE_X59Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.521 r  gray_scale_cam_2[2]_i_1/O
                         net (fo=1, routed)           0.000    13.521    gray_scale_cam_2[2]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  gray_scale_cam_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.550    18.477    clk_50_internal
    SLICE_X59Y42         FDRE                                         r  gray_scale_cam_2_reg[2]/C
                         clock pessimism              0.462    18.939    
                         clock uncertainty           -0.084    18.855    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.031    18.886    gray_scale_cam_2_reg[2]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.908ns  (logic 4.766ns (34.267%)  route 9.142ns (65.733%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         2.019    -0.592    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.290 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.065     2.355    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X90Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.479 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.479    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X90Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     2.693 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.693    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X90Y74         MUXF8 (Prop_muxf8_I1_O)      0.088     2.781 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.141     4.922    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.319     5.241 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          1.073     6.314    frame_pixel_cam_2[6]
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.438 r  gray_scale_cam_2[3]_i_85/O
                         net (fo=1, routed)           0.000     6.438    gray_scale_cam_2[3]_i_85_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.839 r  gray_scale_cam_2_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.839    gray_scale_cam_2_reg[3]_i_52_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.173 r  gray_scale_cam_2_reg[3]_i_20/O[1]
                         net (fo=6, routed)           0.714     7.886    gray_scale_cam_2_reg[3]_i_20_n_6
    SLICE_X54Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     8.615 r  gray_scale_cam_2_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.615    gray_scale_cam_2_reg[3]_i_11_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.854 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=13, routed)          0.646     9.500    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.301     9.801 r  gray_scale_cam_2[3]_i_60/O
                         net (fo=2, routed)           0.656    10.458    gray_scale_cam_2[3]_i_60_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.582 r  gray_scale_cam_2[3]_i_63/O
                         net (fo=1, routed)           0.000    10.582    gray_scale_cam_2[3]_i_63_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.983 r  gray_scale_cam_2_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.983    gray_scale_cam_2_reg[3]_i_27_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 f  gray_scale_cam_2_reg[3]_i_14/CO[3]
                         net (fo=5, routed)           0.801    11.897    gray_scale_cam_2_reg[3]_i_14_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.021 r  gray_scale_cam_2[1]_i_2/O
                         net (fo=4, routed)           0.461    12.482    gray_scale_cam_2[1]_i_2_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.606 r  gray_scale_cam_2[3]_i_3/O
                         net (fo=2, routed)           0.586    13.192    gray_scale_cam_2[3]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124    13.316 r  gray_scale_cam_2[3]_i_2/O
                         net (fo=1, routed)           0.000    13.316    gray_scale_cam_2[3]_i_2_n_0
    SLICE_X59Y42         FDRE                                         r  gray_scale_cam_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.550    18.477    clk_50_internal
    SLICE_X59Y42         FDRE                                         r  gray_scale_cam_2_reg[3]/C
                         clock pessimism              0.462    18.939    
                         clock uncertainty           -0.084    18.855    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)        0.029    18.884    gray_scale_cam_2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.196ns  (logic 4.125ns (29.057%)  route 10.071ns (70.943%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          3.035     2.527    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.651    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X9Y16          MUXF7 (Prop_muxf7_I0_O)      0.238     2.889 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.889    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X9Y16          MUXF8 (Prop_muxf8_I0_O)      0.104     2.993 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.990     4.983    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.316     5.299 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.948     6.247    doutb[6]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.371 r  gray_scale_cam_1[3]_i_60/O
                         net (fo=1, routed)           0.000     6.371    gray_scale_cam_1[3]_i_60_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  gray_scale_cam_1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.921    gray_scale_cam_1_reg[3]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.143 r  gray_scale_cam_1_reg[3]_i_13/O[0]
                         net (fo=6, routed)           0.596     7.740    gray_scale_cam_1_reg[3]_i_13_n_7
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.039 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.039    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  gray_scale_cam_1_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.440    gray_scale_cam_1_reg[3]_i_12_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  gray_scale_cam_1_reg[3]_i_6/O[0]
                         net (fo=21, routed)          1.041     9.703    gray_scale_cam_1_reg[3]_i_6_n_7
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.299    10.002 r  gray_scale_cam_1[3]_i_30/O
                         net (fo=2, routed)           0.538    10.539    gray_scale_cam_1[3]_i_30_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.937 r  gray_scale_cam_1_reg[3]_i_15/CO[3]
                         net (fo=5, routed)           0.818    11.756    gray_scale_cam_1_reg[3]_i_15_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  gray_scale_cam_1[3]_i_10/O
                         net (fo=1, routed)           0.451    12.331    gray_scale_cam_1[3]_i_10_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.455 r  gray_scale_cam_1[3]_i_5/O
                         net (fo=2, routed)           0.653    13.108    gray_scale_cam_1[3]_i_5_n_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.124    13.232 r  gray_scale_cam_1[2]_i_1/O
                         net (fo=1, routed)           0.000    13.232    gray_scale_cam_1[2]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  gray_scale_cam_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.546    18.473    clk_50_internal
    SLICE_X59Y35         FDRE                                         r  gray_scale_cam_1_reg[2]/C
                         clock pessimism              0.476    18.949    
                         clock uncertainty           -0.084    18.865    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)        0.031    18.896    gray_scale_cam_1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.732ns  (logic 4.766ns (34.706%)  route 8.966ns (65.294%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         2.019    -0.592    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.290 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.065     2.355    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X90Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.479 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.479    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X90Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     2.693 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.693    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X90Y74         MUXF8 (Prop_muxf8_I1_O)      0.088     2.781 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.141     4.922    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.319     5.241 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          1.073     6.314    frame_pixel_cam_2[6]
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.438 r  gray_scale_cam_2[3]_i_85/O
                         net (fo=1, routed)           0.000     6.438    gray_scale_cam_2[3]_i_85_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.839 r  gray_scale_cam_2_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.839    gray_scale_cam_2_reg[3]_i_52_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.173 r  gray_scale_cam_2_reg[3]_i_20/O[1]
                         net (fo=6, routed)           0.714     7.886    gray_scale_cam_2_reg[3]_i_20_n_6
    SLICE_X54Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     8.615 r  gray_scale_cam_2_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.615    gray_scale_cam_2_reg[3]_i_11_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.854 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=13, routed)          0.646     9.500    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.301     9.801 r  gray_scale_cam_2[3]_i_60/O
                         net (fo=2, routed)           0.656    10.458    gray_scale_cam_2[3]_i_60_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.582 r  gray_scale_cam_2[3]_i_63/O
                         net (fo=1, routed)           0.000    10.582    gray_scale_cam_2[3]_i_63_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.983 r  gray_scale_cam_2_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.983    gray_scale_cam_2_reg[3]_i_27_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 f  gray_scale_cam_2_reg[3]_i_14/CO[3]
                         net (fo=5, routed)           0.801    11.897    gray_scale_cam_2_reg[3]_i_14_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.021 r  gray_scale_cam_2[1]_i_2/O
                         net (fo=4, routed)           0.438    12.459    gray_scale_cam_2[1]_i_2_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.583 r  gray_scale_cam_2[1]_i_6/O
                         net (fo=1, routed)           0.433    13.016    gray_scale_cam_2[1]_i_6_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.140 r  gray_scale_cam_2[1]_i_1/O
                         net (fo=1, routed)           0.000    13.140    gray_scale_cam_2[1]_i_1_n_0
    SLICE_X57Y43         FDRE                                         r  gray_scale_cam_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.551    18.478    clk_50_internal
    SLICE_X57Y43         FDRE                                         r  gray_scale_cam_2_reg[1]/C
                         clock pessimism              0.462    18.940    
                         clock uncertainty           -0.084    18.856    
    SLICE_X57Y43         FDRE (Setup_fdre_C_D)        0.029    18.885    gray_scale_cam_2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.003ns  (logic 4.125ns (29.458%)  route 9.878ns (70.542%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          3.035     2.527    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.651    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X9Y16          MUXF7 (Prop_muxf7_I0_O)      0.238     2.889 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.889    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X9Y16          MUXF8 (Prop_muxf8_I0_O)      0.104     2.993 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.990     4.983    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.316     5.299 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.948     6.247    doutb[6]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.371 r  gray_scale_cam_1[3]_i_60/O
                         net (fo=1, routed)           0.000     6.371    gray_scale_cam_1[3]_i_60_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  gray_scale_cam_1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.921    gray_scale_cam_1_reg[3]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.143 r  gray_scale_cam_1_reg[3]_i_13/O[0]
                         net (fo=6, routed)           0.596     7.740    gray_scale_cam_1_reg[3]_i_13_n_7
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.039 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.039    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  gray_scale_cam_1_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.440    gray_scale_cam_1_reg[3]_i_12_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  gray_scale_cam_1_reg[3]_i_6/O[0]
                         net (fo=21, routed)          1.041     9.703    gray_scale_cam_1_reg[3]_i_6_n_7
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.299    10.002 r  gray_scale_cam_1[3]_i_30/O
                         net (fo=2, routed)           0.538    10.539    gray_scale_cam_1[3]_i_30_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.937 f  gray_scale_cam_1_reg[3]_i_15/CO[3]
                         net (fo=5, routed)           0.830    11.767    gray_scale_cam_1_reg[3]_i_15_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  gray_scale_cam_1[1]_i_2/O
                         net (fo=4, routed)           0.489    12.380    gray_scale_cam_1[1]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.504 r  gray_scale_cam_1[3]_i_4/O
                         net (fo=2, routed)           0.410    12.914    gray_scale_cam_1[3]_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  gray_scale_cam_1[3]_i_2/O
                         net (fo=1, routed)           0.000    13.038    gray_scale_cam_1[3]_i_2_n_0
    SLICE_X59Y35         FDRE                                         r  gray_scale_cam_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.546    18.473    clk_50_internal
    SLICE_X59Y35         FDRE                                         r  gray_scale_cam_1_reg[3]/C
                         clock pessimism              0.476    18.949    
                         clock uncertainty           -0.084    18.865    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)        0.029    18.894    gray_scale_cam_1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.722ns  (logic 4.125ns (30.060%)  route 9.597ns (69.939%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          3.035     2.527    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.651    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X9Y16          MUXF7 (Prop_muxf7_I0_O)      0.238     2.889 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.889    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X9Y16          MUXF8 (Prop_muxf8_I0_O)      0.104     2.993 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.990     4.983    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.316     5.299 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.948     6.247    doutb[6]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.371 r  gray_scale_cam_1[3]_i_60/O
                         net (fo=1, routed)           0.000     6.371    gray_scale_cam_1[3]_i_60_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  gray_scale_cam_1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.921    gray_scale_cam_1_reg[3]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.143 r  gray_scale_cam_1_reg[3]_i_13/O[0]
                         net (fo=6, routed)           0.596     7.740    gray_scale_cam_1_reg[3]_i_13_n_7
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.039 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.039    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  gray_scale_cam_1_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.440    gray_scale_cam_1_reg[3]_i_12_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  gray_scale_cam_1_reg[3]_i_6/O[0]
                         net (fo=21, routed)          1.041     9.703    gray_scale_cam_1_reg[3]_i_6_n_7
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.299    10.002 r  gray_scale_cam_1[3]_i_30/O
                         net (fo=2, routed)           0.538    10.539    gray_scale_cam_1[3]_i_30_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.937 f  gray_scale_cam_1_reg[3]_i_15/CO[3]
                         net (fo=5, routed)           0.830    11.767    gray_scale_cam_1_reg[3]_i_15_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  gray_scale_cam_1[1]_i_2/O
                         net (fo=4, routed)           0.460    12.351    gray_scale_cam_1[1]_i_2_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.475 r  gray_scale_cam_1[1]_i_6/O
                         net (fo=1, routed)           0.159    12.634    gray_scale_cam_1[1]_i_6_n_0
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.758 r  gray_scale_cam_1[1]_i_1/O
                         net (fo=1, routed)           0.000    12.758    gray_scale_cam_1[1]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  gray_scale_cam_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.547    18.474    clk_50_internal
    SLICE_X60Y34         FDRE                                         r  gray_scale_cam_1_reg[1]/C
                         clock pessimism              0.476    18.950    
                         clock uncertainty           -0.084    18.866    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)        0.031    18.897    gray_scale_cam_1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.201ns  (logic 4.642ns (35.163%)  route 8.559ns (64.837%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         2.019    -0.592    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.290 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.065     2.355    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12[4]
    SLICE_X90Y74         LUT6 (Prop_lut6_I1_O)        0.124     2.479 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.479    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_n_0
    SLICE_X90Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     2.693 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     2.693    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_9_n_0
    SLICE_X90Y74         MUXF8 (Prop_muxf8_I1_O)      0.088     2.781 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.141     4.922    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.319     5.241 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          1.073     6.314    frame_pixel_cam_2[6]
    SLICE_X55Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.438 r  gray_scale_cam_2[3]_i_85/O
                         net (fo=1, routed)           0.000     6.438    gray_scale_cam_2[3]_i_85_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.839 r  gray_scale_cam_2_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.839    gray_scale_cam_2_reg[3]_i_52_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.173 r  gray_scale_cam_2_reg[3]_i_20/O[1]
                         net (fo=6, routed)           0.714     7.886    gray_scale_cam_2_reg[3]_i_20_n_6
    SLICE_X54Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     8.615 r  gray_scale_cam_2_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.615    gray_scale_cam_2_reg[3]_i_11_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.854 r  gray_scale_cam_2_reg[3]_i_5/O[2]
                         net (fo=13, routed)          0.646     9.500    gray_scale_cam_2_reg[3]_i_5_n_5
    SLICE_X57Y42         LUT2 (Prop_lut2_I0_O)        0.301     9.801 r  gray_scale_cam_2[3]_i_60/O
                         net (fo=2, routed)           0.656    10.458    gray_scale_cam_2[3]_i_60_n_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I0_O)        0.124    10.582 r  gray_scale_cam_2[3]_i_63/O
                         net (fo=1, routed)           0.000    10.582    gray_scale_cam_2[3]_i_63_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.983 r  gray_scale_cam_2_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.983    gray_scale_cam_2_reg[3]_i_27_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 f  gray_scale_cam_2_reg[3]_i_14/CO[3]
                         net (fo=5, routed)           0.801    11.897    gray_scale_cam_2_reg[3]_i_14_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.021 r  gray_scale_cam_2[1]_i_2/O
                         net (fo=4, routed)           0.464    12.485    gray_scale_cam_2[1]_i_2_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.609 r  gray_scale_cam_2[0]_i_1/O
                         net (fo=1, routed)           0.000    12.609    gray_scale_cam_2[0]_i_1_n_0
    SLICE_X59Y43         FDRE                                         r  gray_scale_cam_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.551    18.478    clk_50_internal
    SLICE_X59Y43         FDRE                                         r  gray_scale_cam_2_reg[0]/C
                         clock pessimism              0.462    18.940    
                         clock uncertainty           -0.084    18.856    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.029    18.885    gray_scale_cam_2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gray_scale_cam_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.447ns  (logic 4.001ns (29.754%)  route 9.446ns (70.246%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          3.035     2.527    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.651 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.651    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X9Y16          MUXF7 (Prop_muxf7_I0_O)      0.238     2.889 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.889    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X9Y16          MUXF8 (Prop_muxf8_I0_O)      0.104     2.993 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.990     4.983    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.316     5.299 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=12, routed)          0.948     6.247    doutb[6]
    SLICE_X55Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.371 r  gray_scale_cam_1[3]_i_60/O
                         net (fo=1, routed)           0.000     6.371    gray_scale_cam_1[3]_i_60_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.921 r  gray_scale_cam_1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.921    gray_scale_cam_1_reg[3]_i_21_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.143 r  gray_scale_cam_1_reg[3]_i_13/O[0]
                         net (fo=6, routed)           0.596     7.740    gray_scale_cam_1_reg[3]_i_13_n_7
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.299     8.039 r  gray_scale_cam_1[3]_i_22/O
                         net (fo=1, routed)           0.000     8.039    gray_scale_cam_1[3]_i_22_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.440 r  gray_scale_cam_1_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.440    gray_scale_cam_1_reg[3]_i_12_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.662 r  gray_scale_cam_1_reg[3]_i_6/O[0]
                         net (fo=21, routed)          1.041     9.703    gray_scale_cam_1_reg[3]_i_6_n_7
    SLICE_X60Y32         LUT5 (Prop_lut5_I0_O)        0.299    10.002 r  gray_scale_cam_1[3]_i_30/O
                         net (fo=2, routed)           0.538    10.539    gray_scale_cam_1[3]_i_30_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.937 f  gray_scale_cam_1_reg[3]_i_15/CO[3]
                         net (fo=5, routed)           0.830    11.767    gray_scale_cam_1_reg[3]_i_15_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.891 r  gray_scale_cam_1[1]_i_2/O
                         net (fo=4, routed)           0.467    12.358    gray_scale_cam_1[1]_i_2_n_0
    SLICE_X60Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.482 r  gray_scale_cam_1[0]_i_1/O
                         net (fo=1, routed)           0.000    12.482    gray_scale_cam_1[0]_i_1_n_0
    SLICE_X60Y34         FDRE                                         r  gray_scale_cam_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.547    18.474    clk_50_internal
    SLICE_X60Y34         FDRE                                         r  gray_scale_cam_1_reg[0]/C
                         clock pessimism              0.476    18.950    
                         clock uncertainty           -0.084    18.866    
    SLICE_X60Y34         FDRE (Setup_fdre_C_D)        0.029    18.895    gray_scale_cam_1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.970ns (19.264%)  route 8.256ns (80.736%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          2.976     2.468    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.592 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.592    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I1_O)      0.247     2.839 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.839    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X8Y15          MUXF8 (Prop_muxf8_I0_O)      0.098     2.937 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           2.454     5.390    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I3_O)        0.319     5.709 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=9, routed)           1.542     7.252    doutb[4]
    SLICE_X55Y38         LUT4 (Prop_lut4_I1_O)        0.152     7.404 f  vga_green[3]_i_6/O
                         net (fo=1, routed)           0.436     7.840    vga_green[3]_i_6_n_0
    SLICE_X55Y38         LUT5 (Prop_lut5_I0_O)        0.326     8.166 r  vga_green[3]_i_5/O
                         net (fo=1, routed)           0.263     8.429    Inst_VGA/SW[0]_1
    SLICE_X55Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.553 r  Inst_VGA/vga_green[3]_i_2/O
                         net (fo=1, routed)           0.585     9.138    Inst_VGA/vga_green[3]_i_2_n_0
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.124     9.262 r  Inst_VGA/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.262    Inst_VGA_n_4
    SLICE_X59Y38         FDRE                                         r  vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.548    18.475    clk_50_internal
    SLICE_X59Y38         FDRE                                         r  vga_green_reg[3]/C
                         clock pessimism              0.476    18.951    
                         clock uncertainty           -0.084    18.867    
    SLICE_X59Y38         FDRE (Setup_fdre_C_D)        0.029    18.896    vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             10.021ns  (required time - arrival time)
  Source:                 memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 1.568ns (15.847%)  route 8.326ns (84.153%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.647    -0.965    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          3.120     2.611    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.735 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.735    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_12_n_0
    SLICE_X10Y15         MUXF7 (Prop_muxf7_I0_O)      0.209     2.944 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.944    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_7_n_0
    SLICE_X10Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     3.032 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.188     5.220    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I3_O)        0.319     5.539 f  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.578     7.116    doutb[2]
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.240 r  vga_blue[3]_i_6/O
                         net (fo=1, routed)           0.648     7.888    Inst_VGA/bbstub_doutb[2]_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.012 r  Inst_VGA/vga_blue[3]_i_2/O
                         net (fo=1, routed)           0.794     8.806    Inst_VGA/vga_blue[3]_i_2_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  Inst_VGA/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     8.930    Inst_VGA_n_12
    SLICE_X62Y39         FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.551    18.478    clk_50_internal
    SLICE_X62Y39         FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.476    18.954    
                         clock uncertainty           -0.084    18.870    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.081    18.951    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 10.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.611    -0.568    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X105Y42        FDSE                                         r  cam2/controller/Inst_i2c_sender/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y42        FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  cam2/controller/Inst_i2c_sender/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.336    cam2/controller/Inst_i2c_sender/busy_sr_reg_n_0_[16]
    SLICE_X104Y42        LUT2 (Prop_lut2_I0_O)        0.045    -0.291 r  cam2/controller/Inst_i2c_sender/busy_sr[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.291    cam2/controller/Inst_i2c_sender/busy_sr[17]_i_1__0_n_0
    SLICE_X104Y42        FDSE                                         r  cam2/controller/Inst_i2c_sender/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.881    -0.804    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X104Y42        FDSE                                         r  cam2/controller/Inst_i2c_sender/busy_sr_reg[17]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X104Y42        FDSE (Hold_fdse_C_D)         0.121    -0.434    cam2/controller/Inst_i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/busy_sr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.638    -0.541    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y41        FDSE                                         r  cam1/controller/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y41        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  cam1/controller/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.114    -0.285    cam1/controller/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X108Y41        LUT2 (Prop_lut2_I0_O)        0.045    -0.240 r  cam1/controller/Inst_i2c_sender/busy_sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    cam1/controller/Inst_i2c_sender/busy_sr[2]_i_1_n_0
    SLICE_X108Y41        FDSE                                         r  cam1/controller/Inst_i2c_sender/busy_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.909    -0.776    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y41        FDSE                                         r  cam1/controller/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X108Y41        FDSE (Hold_fdse_C_D)         0.121    -0.407    cam1/controller/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.639    -0.540    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X107Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.126    -0.272    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X108Y43        LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  cam2/controller/Inst_i2c_sender/data_sr[27]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    cam2/controller/Inst_i2c_sender/data_sr[27]_i_1__0_n_0
    SLICE_X108Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.910    -0.775    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X108Y43        FDRE (Hold_fdre_C_D)         0.121    -0.403    cam2/controller/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.639    -0.540    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  cam2/controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.294    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X109Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.910    -0.775    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X109Y43        FDRE (Hold_fdre_C_D)         0.057    -0.470    cam2/controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.637    -0.542    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X106Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y38        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  cam1/controller/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.120    -0.281    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X107Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.908    -0.777    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X107Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X107Y38        FDRE (Hold_fdre_C_D)         0.070    -0.459    cam1/controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.639    -0.540    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.100    -0.276    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X107Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.910    -0.775    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X107Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.070    -0.454    cam2/controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.639    -0.540    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.286    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X109Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.910    -0.775    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y43        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X109Y43        FDRE (Hold_fdre_C_D)         0.075    -0.465    cam2/controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.637    -0.542    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  cam1/controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.266    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X109Y39        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.908    -0.777    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y39        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X109Y39        FDRE (Hold_fdre_C_D)         0.070    -0.456    cam1/controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cam2/controller/Inst_i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam2/controller/Inst_i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.639    -0.540    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  cam2/controller/Inst_i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.139    -0.260    cam2/controller/Inst_i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.045    -0.215 r  cam2/controller/Inst_i2c_sender/data_sr[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    cam2/controller/Inst_i2c_sender/data_sr[22]_i_1__0_n_0
    SLICE_X108Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.910    -0.775    cam2/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y44        FDRE                                         r  cam2/controller/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.121    -0.406    cam2/controller/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cam1/controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam1/controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.637    -0.542    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X109Y39        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  cam1/controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.145    -0.255    cam1/controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X108Y38        LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  cam1/controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    cam1/controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X108Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.908    -0.777    cam1/controller/Inst_i2c_sender/clk_out2
    SLICE_X108Y38        FDRE                                         r  cam1/controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.251    -0.526    
    SLICE_X108Y38        FDRE (Hold_fdre_C_D)         0.121    -0.405    cam1/controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y7      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y4      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y11     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y20     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y9      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y7      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y12     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y21     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y10     memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y8      memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y44    cam1/btn_debounce/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y46    cam1/btn_debounce/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y46    cam1/btn_debounce/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y47    cam1/btn_debounce/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y47    cam1/btn_debounce/c_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y47    cam1/btn_debounce/c_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y47    cam1/btn_debounce/c_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y48    cam1/btn_debounce/c_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y48    cam1/btn_debounce/c_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y48    cam1/btn_debounce/c_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X70Y30     memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_164_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y44    cam1/btn_debounce/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y46    cam1/btn_debounce/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y46    cam1/btn_debounce/c_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X94Y55     memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_178_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y44    cam1/btn_debounce/c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y44    cam1/btn_debounce/c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y44    cam1/btn_debounce/c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y45    cam1/btn_debounce/c_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X112Y45    cam1/btn_debounce/c_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.622ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.271ns (26.337%)  route 3.555ns (73.663%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 38.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.807     3.862    Inst_VGA/Vcnt
    SLICE_X51Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.471    38.398    Inst_VGA/CLK
    SLICE_X51Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
                         clock pessimism              0.611    39.008    
                         clock uncertainty           -0.095    38.914    
    SLICE_X51Y32         FDRE (Setup_fdre_C_R)       -0.429    38.485    Inst_VGA/Vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 34.622    

Slack (MET) :             34.808ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.271ns (27.956%)  route 3.275ns (72.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.527     3.583    Inst_VGA/Vcnt
    SLICE_X50Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X50Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X50Y33         FDRE (Setup_fdre_C_R)       -0.524    38.391    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 34.808    

Slack (MET) :             34.808ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.271ns (27.956%)  route 3.275ns (72.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.527     3.583    Inst_VGA/Vcnt
    SLICE_X50Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X50Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X50Y33         FDRE (Setup_fdre_C_R)       -0.524    38.391    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 34.808    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.271ns (27.486%)  route 3.353ns (72.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     3.661    Inst_VGA/Vcnt
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.271ns (27.486%)  route 3.353ns (72.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     3.661    Inst_VGA/Vcnt
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.825ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.271ns (27.486%)  route 3.353ns (72.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     3.661    Inst_VGA/Vcnt
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                 34.825    

Slack (MET) :             34.884ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/activeArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.395ns (27.755%)  route 3.631ns (72.245%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 38.400 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.883     3.939    Inst_VGA/Vcnt
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  Inst_VGA/activeArea_i_1/O
                         net (fo=1, routed)           0.000     4.063    Inst_VGA/activeArea_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.473    38.400    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/C
                         clock pessimism              0.611    39.010    
                         clock uncertainty           -0.095    38.916    
    SLICE_X52Y34         FDRE (Setup_fdre_C_D)        0.031    38.947    Inst_VGA/activeArea_reg
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                 34.884    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.271ns (27.956%)  route 3.275ns (72.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.527     3.583    Inst_VGA/Vcnt
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X51Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.271ns (27.956%)  route 3.275ns (72.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.527     3.583    Inst_VGA/Vcnt
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X51Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.271ns (27.956%)  route 3.275ns (72.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 38.399 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.648    -0.964    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=7, routed)           0.947     0.461    Inst_VGA/Hcnt_reg__0[2]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.321     0.782 r  Inst_VGA/Hcnt[9]_i_3/O
                         net (fo=1, routed)           0.286     1.068    Inst_VGA/Hcnt[9]_i_3_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.348     1.416 r  Inst_VGA/Hcnt[9]_i_1/O
                         net (fo=22, routed)          1.516     2.932    Inst_VGA/eqOp
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.056 r  Inst_VGA/Vcnt[9]_i_1/O
                         net (fo=11, routed)          0.527     3.583    Inst_VGA/Vcnt
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.472    38.399    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.611    39.009    
                         clock uncertainty           -0.095    38.915    
    SLICE_X51Y33         FDRE (Setup_fdre_C_R)       -0.429    38.486    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                 34.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X51Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Inst_VGA/Hcnt_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.371    Inst_VGA/Hcnt_reg__0[3]
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.326 r  Inst_VGA/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    Inst_VGA/plusOp[4]
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.818    -0.867    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[4]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.121    -0.493    Inst_VGA/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.551    -0.628    Inst_VGA/CLK
    SLICE_X50Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  Inst_VGA/Vcnt_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.391    Inst_VGA/Vcnt_reg__0[4]
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    Inst_VGA/plusOp__0[5]
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.816    -0.869    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.092    -0.523    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X51Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.312    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.046    -0.266 r  Inst_VGA/Hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Inst_VGA/plusOp[2]
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.818    -0.867    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.131    -0.483    Inst_VGA/Hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/activeArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.856%)  route 0.147ns (44.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.551    -0.628    Inst_VGA/CLK
    SLICE_X52Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Inst_VGA/Vcnt_reg[9]/Q
                         net (fo=4, routed)           0.147    -0.340    Inst_VGA/Vcnt_reg__0[9]
    SLICE_X52Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  Inst_VGA/activeArea_i_1/O
                         net (fo=1, routed)           0.000    -0.295    Inst_VGA/activeArea_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.817    -0.868    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.092    -0.521    Inst_VGA/activeArea_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X51Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Inst_VGA/Hcnt_reg[0]/Q
                         net (fo=9, routed)           0.173    -0.312    Inst_VGA/Hcnt_reg__0[0]
    SLICE_X50Y35         LUT2 (Prop_lut2_I0_O)        0.045    -0.267 r  Inst_VGA/Hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Inst_VGA/plusOp[1]
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.818    -0.867    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.120    -0.494    Inst_VGA/Hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.551    -0.628    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=8, routed)           0.148    -0.338    Inst_VGA/Vcnt_reg__0[5]
    SLICE_X52Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  Inst_VGA/Vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Inst_VGA/Vsync_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.817    -0.868    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/Vsync_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.092    -0.521    Inst_VGA/Vsync_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X50Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Inst_VGA/Hcnt_reg[1]/Q
                         net (fo=8, routed)           0.126    -0.336    Inst_VGA/Hcnt_reg__0[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  Inst_VGA/Hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    Inst_VGA/plusOp[3]
    SLICE_X51Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.818    -0.867    Inst_VGA/CLK
    SLICE_X51Y35         FDRE                                         r  Inst_VGA/Hcnt_reg[3]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.091    -0.523    Inst_VGA/Hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.571%)  route 0.171ns (47.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.550    -0.629    Inst_VGA/CLK
    SLICE_X51Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=9, routed)           0.171    -0.317    Inst_VGA/Vcnt_reg__0[0]
    SLICE_X51Y33         LUT3 (Prop_lut3_I1_O)        0.048    -0.269 r  Inst_VGA/Vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    Inst_VGA/plusOp__0[2]
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.816    -0.869    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[2]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.107    -0.507    Inst_VGA/Vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.887%)  route 0.140ns (40.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X50Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.463 f  Inst_VGA/Hcnt_reg[7]/Q
                         net (fo=6, routed)           0.140    -0.323    Inst_VGA/Hcnt_reg__0[7]
    SLICE_X52Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.278 r  Inst_VGA/Hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.278    Inst_VGA/Hsync_i_1_n_0
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.817    -0.868    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/Hsync_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X52Y34         FDRE (Hold_fdre_C_D)         0.091    -0.522    Inst_VGA/Hsync_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.550    -0.629    Inst_VGA/CLK
    SLICE_X51Y32         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=9, routed)           0.171    -0.317    Inst_VGA/Vcnt_reg__0[0]
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  Inst_VGA/Vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    Inst_VGA/plusOp__0[1]
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.816    -0.869    Inst_VGA/CLK
    SLICE_X51Y33         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
                         clock pessimism              0.255    -0.614    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.091    -0.523    Inst_VGA/Vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clock_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y38     Inst_Address_Generator/val_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y40     Inst_Address_Generator/val_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y40     Inst_Address_Generator/val_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y41     Inst_Address_Generator/val_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y41     Inst_Address_Generator/val_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y41     Inst_Address_Generator/val_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y41     Inst_Address_Generator/val_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y42     Inst_Address_Generator/val_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     Inst_Address_Generator/val_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     Inst_Address_Generator/val_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     Inst_Address_Generator/val_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y39     Inst_Address_Generator/val_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y40     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y41     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y41     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y41     Inst_Address_Generator/val_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y41     Inst_Address_Generator/val_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y42     Inst_Address_Generator/val_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y42     Inst_Address_Generator/val_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y38     Inst_Address_Generator/val_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.729ns  (logic 0.642ns (5.044%)  route 12.087ns (94.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        10.961    10.592    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.716 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           1.126    11.842    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.690    18.617    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.905    
                         clock uncertainty           -0.215    18.690    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.247    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.247    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 0.518ns (4.123%)  route 12.045ns (95.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 18.580 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=108, routed)        12.045    11.675    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y3          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.654    18.580    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.288    18.868    
                         clock uncertainty           -0.215    18.654    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    18.088    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.088    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.678ns  (logic 0.642ns (5.064%)  route 12.036ns (94.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 18.619 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.162    10.793    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.917 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.874    11.791    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0
    RAMB36_X2Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.692    18.619    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.907    
                         clock uncertainty           -0.215    18.692    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.249    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.249    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.570ns  (logic 0.518ns (4.121%)  route 12.052ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        12.052    11.682    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.749    18.676    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.288    18.964    
                         clock uncertainty           -0.215    18.749    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    18.183    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.183    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.472ns  (logic 0.642ns (5.148%)  route 11.830ns (94.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 f  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.487    11.117    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X54Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.241 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.343    11.584    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X3Y15         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.558    18.484    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.772    
                         clock uncertainty           -0.215    18.558    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.115    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.182ns  (logic 0.518ns (4.252%)  route 11.664ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.664    11.295    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB18_X3Y28         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.564    18.490    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.288    18.778    
                         clock uncertainty           -0.215    18.564    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    17.998    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.182ns  (logic 0.518ns (4.252%)  route 11.664ns (95.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.664    11.295    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB18_X3Y29         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.564    18.490    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y29         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.288    18.778    
                         clock uncertainty           -0.215    18.564    
    RAMB18_X3Y29         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    17.998    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.225ns  (logic 0.518ns (4.237%)  route 11.707ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=108, routed)        11.707    11.337    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y4          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.649    18.575    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.288    18.863    
                         clock uncertainty           -0.215    18.649    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    18.083    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.188ns  (logic 0.642ns (5.268%)  route 11.546ns (94.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.203    10.834    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.958 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18/O
                         net (fo=1, routed)           0.343    11.300    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.573    18.499    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.787    
                         clock uncertainty           -0.215    18.573    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.130    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.182ns  (logic 0.642ns (5.270%)  route 11.540ns (94.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          1.724    -0.888    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  Inst_Address_Generator/val_reg[13]/Q
                         net (fo=111, routed)        11.198    10.828    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29/O
                         net (fo=1, routed)           0.343    11.294    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         1.575    18.501    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.215    18.575    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.132    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.132    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  6.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.602%)  route 0.718ns (81.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=109, routed)         0.718     0.281    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.885    -0.799    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.215    -0.029    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.154    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.164ns (16.638%)  route 0.822ns (83.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=109, routed)         0.822     0.385    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.906    -0.778    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.223    
                         clock uncertainty            0.215    -0.008    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.175    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_VGA/activeArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.231ns (25.879%)  route 0.662ns (74.121%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Inst_VGA/activeArea_reg/Q
                         net (fo=38, routed)          0.444    -0.041    Inst_VGA/activeArea
    SLICE_X56Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.004 r  Inst_VGA/vga_green[2]_i_3/O
                         net (fo=1, routed)           0.217     0.221    Inst_VGA/vga_green[2]_i_3_n_0
    SLICE_X58Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.266 r  Inst_VGA/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    Inst_VGA_n_5
    SLICE_X58Y38         FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.848    -0.837    clk_50_internal
    SLICE_X58Y38         FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.215    -0.067    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.121     0.054    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.867%)  route 0.808ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[4]/Q
                         net (fo=109, routed)         0.808     0.372    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.885    -0.799    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.215    -0.029    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.154    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.164ns (16.779%)  route 0.813ns (83.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y38         FDRE                                         r  Inst_Address_Generator/val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[3]/Q
                         net (fo=109, routed)         0.813     0.377    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y16         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.889    -0.795    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y16         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB18_X3Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.158    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.659%)  route 0.670ns (80.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.579    -0.600    Inst_Address_Generator/clk_out3
    SLICE_X54Y41         FDRE                                         r  Inst_Address_Generator/val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  Inst_Address_Generator/val_reg[12]/Q
                         net (fo=112, routed)         0.670     0.235    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X56Y59         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.848    -0.837    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y59         FDRE                                         r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.215    -0.067    
    SLICE_X56Y59         FDRE (Hold_fdre_C_D)         0.066    -0.001    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.506%)  route 0.830ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=109, routed)         0.830     0.393    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.888    -0.796    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.215    -0.026    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.157    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.164ns (16.456%)  route 0.833ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[7]/Q
                         net (fo=109, routed)         0.833     0.396    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y17         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.889    -0.795    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y17         RAMB18E1                                     r  memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.240    
                         clock uncertainty            0.215    -0.025    
    RAMB18_X3Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.158    memory_block_cam_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.164ns (16.498%)  route 0.830ns (83.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.578    -0.601    Inst_Address_Generator/clk_out3
    SLICE_X54Y39         FDRE                                         r  Inst_Address_Generator/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  Inst_Address_Generator/val_reg[5]/Q
                         net (fo=109, routed)         0.830     0.393    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.885    -0.799    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y14         RAMB18E1                                     r  memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.215    -0.029    
    RAMB18_X3Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.154    memory_block_cam_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_VGA/activeArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.231ns (24.873%)  route 0.698ns (75.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clock_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clock_inst/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clock_inst/inst/clkout3_buf/O
                         net (fo=41, routed)          0.552    -0.627    Inst_VGA/CLK
    SLICE_X52Y34         FDRE                                         r  Inst_VGA/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Inst_VGA/activeArea_reg/Q
                         net (fo=38, routed)          0.485    -0.001    Inst_VGA/activeArea
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.044 f  Inst_VGA/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.213     0.257    Inst_VGA/vga_green[1]_i_2_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.302 r  Inst_VGA/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    Inst_VGA_n_6
    SLICE_X58Y38         FDRE                                         r  vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clock_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clock_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clock_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clock_inst/inst/clkout2_buf/O
                         net (fo=383, routed)         0.848    -0.837    clk_50_internal
    SLICE_X58Y38         FDRE                                         r  vga_green_reg[1]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.215    -0.067    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.120     0.053    vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.249    





