{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@362:381@HdlStmProcess", "  end\nend\n\n// Load the SDO parallel data into the SDO shift register. In case of a custom\n// data width, additional bit shifting must done at load.\nalways @(posedge clk) begin\n  if ((inst_d1 != CMD_TRANSFER) && (!sdo_enabled)) begin\n    data_sdo_shift <= {DATA_WIDTH{SDO_DEFAULT}};\n  end else if (transfer_active == 1'b1 && trigger_tx == 1'b1) begin\n    if (first_bit == 1'b1)\n      data_sdo_shift <= sdo_data << left_aligned;\n    else\n      data_sdo_shift <= {data_sdo_shift[(DATA_WIDTH-2):0], 1'b0};\n  end\nend\n\nassign sdo_int_s = data_sdo_shift[DATA_WIDTH-1];\n\n// In case of an interface with high clock rate (SCLK > 50MHz), one of the\n// next SCLK edge must be used to flop the SDI line, to compensate the overall\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[368, "  if ((inst_d1 != CMD_TRANSFER) && (!sdo_enabled)) begin\n"]], "Add": [[368, "  if ((inst_d1 == CMD_TRANSFER) && (!sdo_enabled)) begin\n"]]}}