
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Thu Nov 10 04:57:58 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              1284           6  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared               866           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    228           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    360           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 DebugCore_JCLK           50.000       {0 25}         Declared               149           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     102.062 MHz         20.000          9.798         10.202
 top|pclk_mod_in              1.000 MHz     110.730 MHz       1000.000          9.031        990.969
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     161.108 MHz         13.461          6.207          7.254
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     403.551 MHz          2.692          2.478          0.214
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     136.761 MHz         10.000          7.312          2.688
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     140.984 MHz         20.000          7.093         12.907
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
 DebugCore_JCLK              20.000 MHz     125.376 MHz         50.000          7.976         42.024
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.202       0.000              0           2847
 top|pclk_mod_in        top|pclk_mod_in            990.969       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     7.254       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.675     -33.478             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.214       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.064      -0.064              1             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.688       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.830     -26.573             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.907       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.412       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.531       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.654       0.000              0            505
 DebugCore_CAPTURE      DebugCore_JCLK              19.695       0.000              0             94
 DebugCore_JCLK         DebugCore_CAPTURE           46.501       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.115       0.000              0           2847
 top|pclk_mod_in        top|pclk_mod_in              0.127       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.207       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.087       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.413       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.097       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.111       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.223       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.325       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.136       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.798       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.364       0.000              0            505
 DebugCore_CAPTURE      DebugCore_JCLK              24.705       0.000              0             94
 DebugCore_JCLK         DebugCore_CAPTURE            0.410       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.365       0.000              0            253
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.676     -86.580             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.503       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.134       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.337       0.000              0            253
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.107       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.501       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.666       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1284
 top|pclk_mod_in                                   499.102       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 DebugCore_JCLK                                     24.102       0.000              0            149
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.413       0.000              0           2847
 top|pclk_mod_in        top|pclk_mod_in            992.810       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.640       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.045     -25.176             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.831       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.605       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.467       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.172     -19.972             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    14.794       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.832       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.243       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.992       0.000              0            505
 DebugCore_CAPTURE      DebugCore_JCLK              21.046       0.000              0             94
 DebugCore_JCLK         DebugCore_CAPTURE           46.914       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.164       0.000              0           2847
 top|pclk_mod_in        top|pclk_mod_in              0.172       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.272       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.178       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.357       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.124       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.168       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.255       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.288       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.331       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.695       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.317       0.000              0            505
 DebugCore_CAPTURE      DebugCore_JCLK              24.909       0.000              0             94
 DebugCore_JCLK         DebugCore_CAPTURE            0.625       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.029       0.000              0            253
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.068     -65.748             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.022       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.776       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.361       0.000              0            253
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.174       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.468       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.584       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           1284
 top|pclk_mod_in                                   499.447       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.177       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.840       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 DebugCore_JCLK                                     24.447       0.000              0            149
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ29/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.640
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.812       4.376         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.261       4.637 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.740       6.377         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.284       6.661 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        1.187       7.848         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.166       8.014 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        1.240       9.254         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.209       9.463 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.262       9.725         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.165       9.890 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.573      10.463         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.209      10.672 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.261      10.933         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.282      11.215 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.627      11.842         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.216      12.058 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.679      13.737         fifo_led/u_WS2812/N7958
 CLMA_126_200/M0                                                           r       fifo_led/u_WS2812/RZ29/opit_0_inv/D

 Data arrival time                                                  13.737         Logic Levels: 7  
                                                                                   Logic: 1.792ns(19.143%), Route: 7.569ns(80.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.492      23.640         sys_clk_g        
 CLMA_126_200/CLK                                                          r       fifo_led/u_WS2812/RZ29/opit_0_inv/CLK
 clock pessimism                                         0.416      24.056                          
 clock uncertainty                                      -0.050      24.006                          

 Setup time                                             -0.067      23.939                          

 Data required time                                                 23.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.939                          
 Data arrival time                                                  13.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.202                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ26/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.812       4.376         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.261       4.637 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.740       6.377         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.284       6.661 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        1.187       7.848         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.166       8.014 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        1.240       9.254         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.209       9.463 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.262       9.725         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.165       9.890 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.573      10.463         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.209      10.672 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.261      10.933         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.282      11.215 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.627      11.842         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.216      12.058 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.628      13.686         fifo_led/u_WS2812/N7958
 CLMS_126_193/M0                                                           r       fifo_led/u_WS2812/RZ26/opit_0_inv/D

 Data arrival time                                                  13.686         Logic Levels: 7  
                                                                                   Logic: 1.792ns(19.248%), Route: 7.518ns(80.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.482      23.630         sys_clk_g        
 CLMS_126_193/CLK                                                          r       fifo_led/u_WS2812/RZ26/opit_0_inv/CLK
 clock pessimism                                         0.416      24.046                          
 clock uncertainty                                      -0.050      23.996                          

 Setup time                                             -0.067      23.929                          

 Data required time                                                 23.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.929                          
 Data arrival time                                                  13.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.243                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ33/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.650
  Launch Clock Delay      :  4.376
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.812       4.376         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.261       4.637 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.740       6.377         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.284       6.661 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        1.187       7.848         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.166       8.014 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        1.240       9.254         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.209       9.463 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.262       9.725         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.165       9.890 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.573      10.463         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.209      10.672 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.261      10.933         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.282      11.215 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.627      11.842         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.216      12.058 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.552      13.610         fifo_led/u_WS2812/N7958
 CLMS_126_209/M2                                                           r       fifo_led/u_WS2812/RZ33/opit_0_inv/D

 Data arrival time                                                  13.610         Logic Levels: 7  
                                                                                   Logic: 1.792ns(19.407%), Route: 7.442ns(80.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.502      23.650         sys_clk_g        
 CLMS_126_209/CLK                                                          r       fifo_led/u_WS2812/RZ33/opit_0_inv/CLK
 clock pessimism                                         0.416      24.066                          
 clock uncertainty                                      -0.050      24.016                          

 Setup time                                             -0.067      23.949                          

 Data required time                                                 23.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.949                          
 Data arrival time                                                  13.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.339                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[171]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[38][3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.709
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.561       3.709         sys_clk_g        
 CLMA_70_244/CLK                                                           r       fifo_led/u_data_tx/data0[171]/opit_0_inv/CLK

 CLMA_70_244/Q1                    tco                   0.218       3.927 f       fifo_led/u_data_tx/data0[171]/opit_0_inv/Q
                                   net (fanout=1)        0.256       4.183         fifo_led/data0 [171]
 CLMS_66_249/CD                                                            f       fifo_led/u_WS2812/RGB[38][3]/opit_0/D

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.992%), Route: 0.256ns(54.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.887       4.451         sys_clk_g        
 CLMS_66_249/CLK                                                           r       fifo_led/u_WS2812/RGB[38][3]/opit_0/CLK
 clock pessimism                                        -0.416       4.035                          
 clock uncertainty                                       0.000       4.035                          

 Hold time                                               0.033       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[303]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[22][7]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.441
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.585       3.733         sys_clk_g        
 CLMA_78_248/CLK                                                           r       fifo_led/u_data_tx/data0[303]/opit_0_inv/CLK

 CLMA_78_248/Q0                    tco                   0.218       3.951 f       fifo_led/u_data_tx/data0[303]/opit_0_inv/Q
                                   net (fanout=1)        0.261       4.212         fifo_led/data0 [303]
 CLMA_82_245/AD                                                            f       fifo_led/u_WS2812/RGB[22][7]/opit_0/D

 Data arrival time                                                   4.212         Logic Levels: 0  
                                                                                   Logic: 0.218ns(45.511%), Route: 0.261ns(54.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.877       4.441         sys_clk_g        
 CLMA_82_245/CLK                                                           r       fifo_led/u_WS2812/RGB[22][7]/opit_0/CLK
 clock pessimism                                        -0.416       4.025                          
 clock uncertainty                                       0.000       4.025                          

 Hold time                                               0.033       4.058                          

 Data required time                                                  4.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.058                          
 Data arrival time                                                   4.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.440
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.552       3.700         sys_clk_g        
 CLMA_90_269/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK

 CLMA_90_269/Q2                    tco                   0.218       3.918 f       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/Q
                                   net (fanout=1)        0.311       4.229         u_CORES/u_debug_core_0/TRIG0_ff[0] [17]
 CLMA_82_265/CD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D

 Data arrival time                                                   4.229         Logic Levels: 0  
                                                                                   Logic: 0.218ns(41.210%), Route: 0.311ns(58.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.876       4.440         sys_clk_g        
 CLMA_82_265/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.024                          
 clock uncertainty                                       0.000       4.024                          

 Hold time                                               0.033       4.057                          

 Data required time                                                  4.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.057                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  3.947
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.815       3.947         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.261       4.208 r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.751       5.959         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    2.182       8.141 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.573       8.714         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.169       8.883 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.769       9.652         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.165       9.817 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.598      10.415         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.169      10.584 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.261      10.845         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.164      11.009 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.446      11.455         block_mean_cal/u_block_mean/_N5371
 CLMA_106_248/Y0                   td                    0.214      11.669 r       block_mean_cal/u_block_mean/N984[4]/gateop_perm/Z
                                   net (fanout=2)        1.062      12.731         block_mean_cal/block_mean [4]
 DRM_122_248/ADB0[9]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                  12.731         Logic Levels: 6  
                                                                                   Logic: 3.324ns(37.842%), Route: 5.460ns(62.158%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.549    1003.332         pclk_mod_in_g    
 DRM_122_248/CLKB[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.349    1003.681                          
 clock uncertainty                                      -0.050    1003.631                          

 Setup time                                              0.069    1003.700                          

 Data required time                                               1003.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.700                          
 Data arrival time                                                  12.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.969                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  3.947
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.815       3.947         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.261       4.208 r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.751       5.959         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    2.182       8.141 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.573       8.714         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.169       8.883 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.769       9.652         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.165       9.817 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.598      10.415         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.169      10.584 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.261      10.845         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.164      11.009 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.664      11.673         block_mean_cal/u_block_mean/_N5371
 CLMA_114_240/Y0                   td                    0.164      11.837 r       block_mean_cal/u_block_mean/N984[3]/gateop_perm/Z
                                   net (fanout=2)        0.885      12.722         block_mean_cal/block_mean [3]
 DRM_122_248/ADB0[8]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                  12.722         Logic Levels: 6  
                                                                                   Logic: 3.274ns(37.311%), Route: 5.501ns(62.689%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.549    1003.332         pclk_mod_in_g    
 DRM_122_248/CLKB[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.349    1003.681                          
 clock uncertainty                                      -0.050    1003.631                          

 Setup time                                              0.069    1003.700                          

 Data required time                                               1003.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.700                          
 Data arrival time                                                  12.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.978                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.327
  Launch Clock Delay      :  3.947
  Clock Pessimism Removal :  0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.815       3.947         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.261       4.208 r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.751       5.959         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    2.182       8.141 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.573       8.714         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.169       8.883 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.769       9.652         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.165       9.817 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.598      10.415         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.169      10.584 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.261      10.845         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.164      11.009 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.783      11.792         block_mean_cal/u_block_mean/_N5371
 CLMA_114_240/Y2                   td                    0.165      11.957 r       block_mean_cal/u_block_mean/N984[2]/gateop_perm/Z
                                   net (fanout=2)        0.772      12.729         block_mean_cal/block_mean [2]
 DRM_122_248/ADA0[7]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]

 Data arrival time                                                  12.729         Logic Levels: 6  
                                                                                   Logic: 3.275ns(37.292%), Route: 5.507ns(62.708%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.544    1003.327         pclk_mod_in_g    
 DRM_122_248/CLKA[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.349    1003.676                          
 clock uncertainty                                      -0.050    1003.626                          

 Setup time                                              0.136    1003.762                          

 Data required time                                               1003.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.762                          
 Data arrival time                                                  12.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.033                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/D
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.991
  Launch Clock Delay      :  3.332
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.549       3.332         pclk_mod_in_g    
 CLMA_106_120/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/CLK

 CLMA_106_120/Q0                   tco                   0.218       3.550 f       block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.252       3.802         block_mean_cal/u_rgb_to_gray/gray_temp_1 [7]
 CLMA_106_124/CD                                                           f       block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/D

 Data arrival time                                                   3.802         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.383%), Route: 0.252ns(53.617%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.859       3.991         pclk_mod_in_g    
 CLMA_106_124/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/CLK
 clock pessimism                                        -0.349       3.642                          
 clock uncertainty                                       0.000       3.642                          

 Hold time                                               0.033       3.675                          

 Data required time                                                  3.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.675                          
 Data arrival time                                                   3.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.994
  Launch Clock Delay      :  3.324
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.541       3.324         pclk_mod_in_g    
 CLMA_126_240/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_126_240/Q2                   tco                   0.218       3.542 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.454       3.996         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [2]
 DRM_122_248/ADA1[5]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.996         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.440%), Route: 0.454ns(67.560%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.862       3.994         pclk_mod_in_g    
 DRM_122_248/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.349       3.645                          
 clock uncertainty                                       0.000       3.645                          

 Hold time                                               0.185       3.830                          

 Data required time                                                  3.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.830                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.994
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  -0.349
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.546       3.329         pclk_mod_in_g    
 CLMA_126_244/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_126_244/Q1                   tco                   0.218       3.547 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.451       3.998         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [5]
 DRM_122_248/ADA1[8]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.998         Logic Levels: 0  
                                                                                   Logic: 0.218ns(32.586%), Route: 0.451ns(67.414%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.862       3.994         pclk_mod_in_g    
 DRM_122_248/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.349       3.645                          
 clock uncertainty                                       0.000       3.645                          

 Hold time                                               0.185       3.830                          

 Data required time                                                  3.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.830                          
 Data arrival time                                                   3.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  7.428
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.858       7.428         video_clk        
 CLMA_106_265/CLK                                                          r       dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_106_265/Q2                   tco                   0.261       7.689 r       dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.913       8.602         dvi_encoder_m0/encb/n0q_m [1]
 CLMA_106_288/Y1                   td                    0.520       9.122 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.481       9.603         _N2              
 CLMS_114_289/Y0                   td                    0.164       9.767 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.439      10.206         dvi_encoder_m0/encb/decision2
 CLMA_114_284/Y1                   td                    0.169      10.375 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.451      10.826         dvi_encoder_m0/encb/nb9 [1]
                                                         0.387      11.213 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000      11.213         dvi_encoder_m0/encb/_N3111
 CLMA_114_296/Y3                   td                    0.380      11.593 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.428      12.021         dvi_encoder_m0/encb/nb6 [3]
 CLMA_114_304/COUT                 td                    0.431      12.452 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.452         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMA_114_312/Y0                   td                    0.198      12.650 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.595      13.245         dvi_encoder_m0/encb/nb5 [4]
 CLMA_118_296/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.245         Logic Levels: 6  
                                                                                   Logic: 2.510ns(43.149%), Route: 3.307ns(56.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.497      19.593         video_clk        
 CLMA_118_296/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.189      20.782                          
 clock uncertainty                                      -0.150      20.632                          

 Setup time                                             -0.133      20.499                          

 Data required time                                                 20.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.499                          
 Data arrival time                                                  13.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.254                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.179
  Launch Clock Delay      :  7.452
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.882       7.452         video_clk        
 CLMS_94_253/CLK                                                           r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_94_253/Q2                    tco                   0.261       7.713 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.736       8.449         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_94_237/Y1                    td                    0.524       8.973 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.431       9.404         _N5              
 CLMS_102_237/Y0                   td                    0.164       9.568 r       dvi_encoder_m0/encg/N95/gateop_perm/Z
                                   net (fanout=12)       0.299       9.867         dvi_encoder_m0/encg/decision2
 CLMA_98_241/Y0                    td                    0.282      10.149 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.428      10.577         dvi_encoder_m0/encg/nb9 [1]
 CLMA_106_240/Y1                   td                    0.382      10.959 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Y1
                                   net (fanout=1)        0.425      11.384         dvi_encoder_m0/encg/nb6 [1]
                                                         0.382      11.766 r       dvi_encoder_m0/encg/N243_5.fsub_1/gateop_A2/Cout
                                                         0.000      11.766         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [2]
 CLMS_102_241/Y3                   td                    0.380      12.146 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.878      13.024         dvi_encoder_m0/encg/nb5 [3]
 CLMA_106_241/A4                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.024         Logic Levels: 5  
                                                                                   Logic: 2.375ns(42.624%), Route: 3.197ns(57.376%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.544      19.640         video_clk        
 CLMA_106_241/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.575                          
 clock uncertainty                                      -0.150      20.425                          

 Setup time                                             -0.130      20.295                          

 Data required time                                                 20.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.295                          
 Data arrival time                                                  13.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.271                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.149
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.814       7.384         video_clk        
 CLMA_106_209/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_106_209/Q1                   tco                   0.261       7.645 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.777       8.422         dvi_encoder_m0/encr/n1q_m [1]
 CLMA_106_208/Y1                   td                    0.524       8.946 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.452       9.398         _N8              
 CLMS_102_201/Y1                   td                    0.377       9.775 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.430      10.205         dvi_encoder_m0/encr/decision2
 CLMS_102_205/Y0                   td                    0.164      10.369 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.425      10.794         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.181 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.181         dvi_encoder_m0/encr/_N3161
 CLMS_94_205/Y3                    td                    0.380      11.561 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.420      11.981         dvi_encoder_m0/encr/nb6 [3]
 CLMA_94_200/COUT                  td                    0.431      12.412 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.412         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_94_204/Y0                    td                    0.198      12.610 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.578      13.188         dvi_encoder_m0/encr/nb5 [4]
 CLMS_94_209/B4                                                            r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.188         Logic Levels: 6  
                                                                                   Logic: 2.722ns(46.899%), Route: 3.082ns(53.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.514      19.610         video_clk        
 CLMS_94_209/CLK                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.186      20.796                          
 clock uncertainty                                      -0.150      20.646                          

 Setup time                                             -0.133      20.513                          

 Data required time                                                 20.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.513                          
 Data arrival time                                                  13.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.325                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.444
  Launch Clock Delay      :  6.179
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.544       6.179         video_clk        
 CLMA_54_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_54_240/Q0                    tco                   0.218       6.397 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.331       6.728         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8]
 DRM_62_248/ADB0[11]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.709%), Route: 0.331ns(60.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.874       7.444         video_clk        
 DRM_62_248/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.935       6.509                          
 clock uncertainty                                       0.000       6.509                          

 Hold time                                               0.012       6.521                          

 Data required time                                                  6.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.521                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.444
  Launch Clock Delay      :  6.169
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.534       6.169         video_clk        
 CLMA_54_232/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_54_232/Q2                    tco                   0.219       6.388 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.462       6.850         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2]
 DRM_62_248/ADB0[5]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[5]

 Data arrival time                                                   6.850         Logic Levels: 0  
                                                                                   Logic: 0.219ns(32.159%), Route: 0.462ns(67.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.874       7.444         video_clk        
 DRM_62_248/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.935       6.509                          
 clock uncertainty                                       0.000       6.509                          

 Hold time                                               0.070       6.579                          

 Data required time                                                  6.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.579                          
 Data arrival time                                                   6.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.452
  Launch Clock Delay      :  6.212
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.577       6.212         video_clk        
 CLMA_82_253/CLK                                                           r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_253/Q0                    tco                   0.218       6.430 f       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       6.791         vout_data[21]    
 CLMA_94_252/M2                                                            f       dvi_encoder_m0/encg/din_q[5]/opit_0/D

 Data arrival time                                                   6.791         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.651%), Route: 0.361ns(62.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.882       7.452         video_clk        
 CLMA_94_252/CLK                                                           r       dvi_encoder_m0/encg/din_q[5]/opit_0/CLK
 clock pessimism                                        -0.935       6.517                          
 clock uncertainty                                       0.000       6.517                          

 Hold time                                              -0.016       6.501                          

 Data required time                                                  6.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.501                          
 Data arrival time                                                   6.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.154
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.823    9147.396         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261    9147.657 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.641    9149.298         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
 CLMS_46_225/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                9149.298         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.722%), Route: 1.641ns(86.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.519    9146.173         video_clk        
 CLMS_46_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.667    9146.840                          
 clock uncertainty                                      -0.150    9146.690                          

 Setup time                                             -0.067    9146.623                          

 Data required time                                               9146.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.623                          
 Data arrival time                                                9149.298                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.168
  Launch Clock Delay      :  7.416
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.843    9147.416         ntclkbufg_3      
 CLMS_38_237/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_38_237/Q0                    tco                   0.261    9147.677 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.487    9149.164         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9]
 CLMA_38_236/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                9149.164         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.931%), Route: 1.487ns(85.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.533    9146.187         video_clk        
 CLMA_38_236/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.667    9146.854                          
 clock uncertainty                                      -0.150    9146.704                          

 Setup time                                             -0.067    9146.637                          

 Data required time                                               9146.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.637                          
 Data arrival time                                                9149.164                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.527                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.598  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.155
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.847    9147.420         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.261    9147.681 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.493    9149.174         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9149.174         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.880%), Route: 1.493ns(85.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.520    9146.174         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.667    9146.841                          
 clock uncertainty                                      -0.150    9146.691                          

 Setup time                                             -0.026    9146.665                          

 Data required time                                               9146.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.665                          
 Data arrival time                                                9149.174                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.509                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.583  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.425
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537    9496.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218    9496.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.629    9497.022         frame_read_write_m0/read_fifo_aclr
 DRM_62_228/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.022         Logic Levels: 0  
                                                                                   Logic: 0.218ns(25.738%), Route: 0.629ns(74.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.855    9497.430         video_clk        
 DRM_62_228/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.763                          
 clock uncertainty                                       0.150    9496.913                          

 Hold time                                               0.022    9496.935                          

 Data required time                                               9496.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.935                          
 Data arrival time                                                9497.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.087                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  6.152
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.514    9496.152         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_46_221/Q3                    tco                   0.218    9496.370 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.709    9497.079         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMS_46_217/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9497.079         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.517%), Route: 0.709ns(76.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.818    9497.393         video_clk        
 CLMS_46_217/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.667    9496.726                          
 clock uncertainty                                       0.150    9496.876                          

 Hold time                                              -0.016    9496.860                          

 Data required time                                               9496.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.860                          
 Data arrival time                                                9497.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.173
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.535    9496.173         ntclkbufg_3      
 CLMA_42_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_42_240/Q0                    tco                   0.218    9496.391 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.716    9497.107         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_42_241/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9497.107         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.340%), Route: 0.716ns(76.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.845    9497.420         video_clk        
 CLMA_42_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.667    9496.753                          
 clock uncertainty                                       0.150    9496.903                          

 Hold time                                              -0.016    9496.887                          

 Data required time                                               9496.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.887                          
 Data arrival time                                                9497.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.837       7.405         video_clk5x      
 CLMS_114_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMS_114_277/Q3                   tco                   0.261       7.666 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.440       8.106         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_277/Y3                   td                    0.169       8.275 r       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        1.259       9.534         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   9.534         Logic Levels: 1  
                                                                                   Logic: 0.430ns(20.197%), Route: 1.699ns(79.803%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540       8.865         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.054                          
 clock uncertainty                                      -0.150       9.904                          

 Setup time                                             -0.156       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                   9.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.837       7.405         video_clk5x      
 CLMA_114_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK

 CLMA_114_276/Q0                   tco                   0.261       7.666 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.263       7.929         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_114_276/Y1                   td                    0.169       8.098 r       dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop_perm/Z
                                   net (fanout=1)        1.247       9.345         dvi_encoder_m0/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   9.345         Logic Levels: 1  
                                                                                   Logic: 0.430ns(22.165%), Route: 1.510ns(77.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540       8.865         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.054                          
 clock uncertainty                                      -0.150       9.904                          

 Setup time                                             -0.156       9.748                          

 Data required time                                                  9.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.748                          
 Data arrival time                                                   9.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.188
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.807       7.375         video_clk5x      
 CLMA_114_316/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/CLK

 CLMA_114_316/Q0                   tco                   0.261       7.636 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.262       7.898         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l [0]
 CLMA_114_316/Y2                   td                    0.165       8.063 r       dvi_encoder_m0/serdes_4b_10to1_m0/N68/gateop_perm/Z
                                   net (fanout=1)        1.176       9.239         dvi_encoder_m0/serdes_4b_10to1_m0/N68
 IOL_151_349/TX_DATA[1]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[1]

 Data arrival time                                                   9.239         Logic Levels: 1  
                                                                                   Logic: 0.426ns(22.854%), Route: 1.438ns(77.146%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555       8.880         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.069                          
 clock uncertainty                                      -0.150       9.919                          

 Setup time                                             -0.156       9.763                          

 Data required time                                                  9.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.763                          
 Data arrival time                                                   9.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.524                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.396
  Launch Clock Delay      :  6.158
  Clock Pessimism Removal :  -1.211
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.525       6.158         video_clk5x      
 CLMA_106_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_106_281/Q2                   tco                   0.218       6.376 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.255       6.631         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_106_289/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.089%), Route: 0.255ns(53.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.828       7.396         video_clk5x      
 CLMA_106_289/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -1.211       6.185                          
 clock uncertainty                                       0.000       6.185                          

 Hold time                                               0.033       6.218                          

 Data required time                                                  6.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.218                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.153
  Clock Pessimism Removal :  -1.211
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520       6.153         video_clk5x      
 CLMA_106_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_106_285/Q2                   tco                   0.218       6.371 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.235       6.606         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_106_281/M2                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   6.606         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.124%), Route: 0.235ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.838       7.406         video_clk5x      
 CLMA_106_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -1.211       6.195                          
 clock uncertainty                                       0.000       6.195                          

 Hold time                                              -0.016       6.179                          

 Data required time                                                  6.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.179                          
 Data arrival time                                                   6.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.401
  Launch Clock Delay      :  6.158
  Clock Pessimism Removal :  -1.211
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.525       6.158         video_clk5x      
 CLMA_106_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMA_106_281/Q0                   tco                   0.218       6.376 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.235       6.611         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_106_284/M0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   6.611         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.124%), Route: 0.235ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.833       7.401         video_clk5x      
 CLMA_106_284/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -1.211       6.190                          
 clock uncertainty                                       0.000       6.190                          

 Hold time                                              -0.016       6.174                          

 Data required time                                                  6.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.174                          
 Data arrival time                                                   6.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.437                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.171
  Launch Clock Delay      :  7.424
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.854      34.346         video_clk        
 CLMA_98_272/CLK                                                           r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_272/Q3                    tco                   0.261      34.607 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.512      36.119         dvi_encoder_m0/blue [7]
 CLMA_102_272/D2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.119         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.721%), Route: 1.512ns(85.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.538      35.783         video_clk5x      
 CLMA_102_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.549                          
 clock uncertainty                                      -0.150      36.399                          

 Setup time                                             -0.344      36.055                          

 Data required time                                                 36.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.055                          
 Data arrival time                                                  36.119                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.064                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.494  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.168
  Launch Clock Delay      :  7.428
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.858      34.350         video_clk        
 CLMA_106_264/CLK                                                          r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_264/Q1                   tco                   0.261      34.611 r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.529      36.140         dvi_encoder_m0/red [9]
 CLMA_106_272/B1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                  36.140         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.581%), Route: 1.529ns(85.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.535      35.780         video_clk5x      
 CLMA_106_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.546                          
 clock uncertainty                                      -0.150      36.396                          

 Setup time                                             -0.240      36.156                          

 Data required time                                                 36.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.156                          
 Data arrival time                                                  36.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.016                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.143
  Launch Clock Delay      :  7.389
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.819      34.311         video_clk        
 CLMA_138_316/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_138_316/Q0                   tco                   0.261      34.572 r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.109      35.681         dvi_encoder_m0/blue [1]
 CLMA_142_316/A2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.681         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.051%), Route: 1.109ns(80.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.510      35.755         video_clk5x      
 CLMA_142_316/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.521                          
 clock uncertainty                                      -0.150      36.371                          

 Setup time                                             -0.353      36.018                          

 Data required time                                                 36.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.018                          
 Data arrival time                                                  35.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.191
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.556       6.191         video_clk        
 CLMA_98_260/CLK                                                           r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_260/Q0                    tco                   0.218       6.409 f       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.408       6.817         dvi_encoder_m0/red [5]
 CLMS_102_273/D4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.817         Logic Levels: 0  
                                                                                   Logic: 0.218ns(34.824%), Route: 0.408ns(65.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.851       7.419         video_clk5x      
 CLMS_102_273/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.653                          
 clock uncertainty                                       0.150       6.803                          

 Hold time                                              -0.083       6.720                          

 Data required time                                                  6.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.720                          
 Data arrival time                                                   6.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.097                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.485  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.411
  Launch Clock Delay      :  6.160
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.525       6.160         video_clk        
 CLMA_106_280/CLK                                                          r       dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_280/Q3                   tco                   0.218       6.378 f       dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.484       6.862         dvi_encoder_m0/green [3]
 CLMA_106_276/B1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.862         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.054%), Route: 0.484ns(68.946%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.843       7.411         video_clk5x      
 CLMA_106_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.645                          
 clock uncertainty                                       0.150       6.795                          

 Hold time                                              -0.167       6.628                          

 Data required time                                                  6.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.628                          
 Data arrival time                                                   6.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.477  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.424
  Launch Clock Delay      :  6.181
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.546       6.181         video_clk        
 CLMA_98_269/CLK                                                           r       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_269/Q0                    tco                   0.218       6.399 f       dvi_encoder_m0/encg/dout[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.554       6.953         dvi_encoder_m0/red [4]
 CLMS_102_269/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.953         Logic Levels: 0  
                                                                                   Logic: 0.218ns(28.238%), Route: 0.554ns(71.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.856       7.424         video_clk5x      
 CLMS_102_269/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.658                          
 clock uncertainty                                       0.150       6.808                          

 Hold time                                              -0.125       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   6.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.138
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.757      10.158         s00_axi_wready   
 CLMS_66_73/Y3                     td                    0.169      10.327 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.847      11.174         u_aq_axi_master/N5
                                                         0.276      11.450 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.450         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2913
 CLMA_78_44/COUT                   td                    0.097      11.547 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.547         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2915
                                                         0.060      11.607 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.607         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2917
 CLMA_78_48/Y3                     td                    0.380      11.987 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.743      12.730         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMS_78_53/Y1                     td                    0.169      12.899 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.679      13.578         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_86_49/COUT                   td                    0.427      14.005 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.005         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.059      14.064 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      14.064         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  14.064         Logic Levels: 5  
                                                                                   Logic: 2.605ns(39.285%), Route: 4.026ns(60.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.500      16.138         ntclkbufg_3      
 CLMS_86_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.935      17.073                          
 clock uncertainty                                      -0.150      16.923                          

 Setup time                                             -0.171      16.752                          

 Data required time                                                 16.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.752                          
 Data arrival time                                                  14.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.135
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.757      10.158         s00_axi_wready   
 CLMS_66_73/Y3                     td                    0.169      10.327 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.847      11.174         u_aq_axi_master/N5
                                                         0.276      11.450 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.450         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2913
 CLMA_78_44/Y3                     td                    0.380      11.830 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.505      12.335         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3]
 CLMA_70_45/Y0                     td                    0.164      12.499 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm/Z
                                   net (fanout=2)        0.674      13.173         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.615 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.615         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
 CLMA_90_48/COUT                   td                    0.095      13.710 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.710         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMA_90_52/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.710         Logic Levels: 4  
                                                                                   Logic: 2.494ns(39.732%), Route: 3.783ns(60.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.497      16.135         ntclkbufg_3      
 CLMA_90_52/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.070                          
 clock uncertainty                                      -0.150      16.920                          

 Setup time                                             -0.171      16.749                          

 Data required time                                                 16.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.749                          
 Data arrival time                                                  13.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.757      10.158         s00_axi_wready   
 CLMS_66_73/Y3                     td                    0.169      10.327 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.847      11.174         u_aq_axi_master/N5
                                                         0.276      11.450 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.450         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2913
 CLMA_78_44/Y3                     td                    0.380      11.830 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.505      12.335         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [3]
 CLMA_70_45/Y0                     td                    0.164      12.499 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[3]/gateop_perm/Z
                                   net (fanout=2)        0.674      13.173         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.615 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.615         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  13.615         Logic Levels: 3  
                                                                                   Logic: 2.399ns(38.806%), Route: 3.783ns(61.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.502      16.140         ntclkbufg_3      
 CLMA_90_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.935      17.075                          
 clock uncertainty                                      -0.150      16.925                          

 Setup time                                             -0.164      16.761                          

 Data required time                                                 16.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.761                          
 Data arrival time                                                  13.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q3                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.359       6.739         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   6.739         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.782%), Route: 0.359ns(62.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.130       6.628                          

 Data required time                                                  6.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.628                          
 Data arrival time                                                   6.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q1                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.360       6.740         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.740         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.716%), Route: 0.360ns(62.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.128       6.626                          

 Data required time                                                  6.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.626                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.162
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.524       6.162         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q2                    tco                   0.218       6.380 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.360       6.740         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.740         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.716%), Route: 0.360ns(62.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.116       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.126                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.139
  Launch Clock Delay      :  7.380
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.810     357.366         video_clk        
 CLMA_42_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_42_213/Q1                    tco                   0.261     357.627 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.792     359.419         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_42_212/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 359.419         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.713%), Route: 1.792ns(87.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.501     356.139         ntclkbufg_3      
 CLMA_42_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.667     356.806                          
 clock uncertainty                                      -0.150     356.656                          

 Setup time                                             -0.067     356.589                          

 Data required time                                                356.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.589                          
 Data arrival time                                                 359.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.830                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.569  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.142
  Launch Clock Delay      :  7.378
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.808     357.364         video_clk        
 CLMS_46_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_209/Q0                    tco                   0.261     357.625 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.327     358.952         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_46_213/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                 358.952         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.436%), Route: 1.327ns(83.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.504     356.142         ntclkbufg_3      
 CLMS_46_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.667     356.809                          
 clock uncertainty                                      -0.150     356.659                          

 Setup time                                             -0.067     356.592                          

 Data required time                                                356.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.592                          
 Data arrival time                                                 358.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.360                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.181
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.853     357.409         video_clk        
 CLMA_38_124/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.261     357.670 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.283     358.953         read_req         
 CLMS_38_125/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 358.953         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.904%), Route: 1.283ns(83.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.543     356.181         ntclkbufg_3      
 CLMS_38_125/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.667     356.848                          
 clock uncertainty                                      -0.150     356.698                          

 Setup time                                             -0.067     356.631                          

 Data required time                                                356.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.631                          
 Data arrival time                                                 358.953                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.322                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.528       6.163         video_clk        
 CLMS_46_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_46_233/Q3                    tco                   0.218       6.381 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.715       7.096         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_46_229/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                   7.096         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.365%), Route: 0.715ns(76.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.833       7.406         ntclkbufg_3      
 CLMS_46_229/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.667       6.739                          
 clock uncertainty                                       0.150       6.889                          

 Hold time                                              -0.016       6.873                          

 Data required time                                                  6.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.873                          
 Data arrival time                                                   7.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.389
  Launch Clock Delay      :  6.142
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.507       6.142         video_clk        
 CLMA_50_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.218       6.360 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.740       7.100         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_50_213/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   7.100         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.756%), Route: 0.740ns(77.244%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.816       7.389         ntclkbufg_3      
 CLMA_50_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.667       6.722                          
 clock uncertainty                                       0.150       6.872                          

 Hold time                                              -0.016       6.856                          

 Data required time                                                  6.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.856                          
 Data arrival time                                                   7.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.429
  Launch Clock Delay      :  6.181
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.546       6.181         video_clk        
 CLMA_50_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_50_245/Q0                    tco                   0.218       6.399 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.742       7.141         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_50_244/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   7.141         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.708%), Route: 0.742ns(77.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.856       7.429         ntclkbufg_3      
 CLMA_50_244/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.667       6.762                          
 clock uncertainty                                       0.150       6.912                          

 Hold time                                              -0.016       6.896                          

 Data required time                                                  6.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.896                          
 Data arrival time                                                   7.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_26_56/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.484       8.107         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_68/Y0                     td                    0.387       8.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       8.755         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.169       8.924 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.588       9.512         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_76/Y2                     td                    0.284       9.796 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        1.290      11.086         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  11.086         Logic Levels: 3  
                                                                                   Logic: 1.101ns(29.565%), Route: 2.623ns(70.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -3.218      23.993                          

 Data required time                                                 23.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.993                          
 Data arrival time                                                  11.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.907                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_26_56/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.484       8.107         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_68/Y0                     td                    0.387       8.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       8.755         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.169       8.924 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.430       9.354         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_69/Y0                     td                    0.282       9.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]_3/gateop_perm/Z
                                   net (fanout=40)       0.730      10.366         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7289
 CLMA_42_48/Y0                     td                    0.383      10.749 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/gateop_perm/Z
                                   net (fanout=1)        1.009      11.758         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  11.758         Logic Levels: 4  
                                                                                   Logic: 1.482ns(33.712%), Route: 2.914ns(66.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -2.033      25.178                          

 Data required time                                                 25.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.178                          
 Data arrival time                                                  11.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/CLK

 CLMA_26_56/Q0                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[0]/opit_0_inv_A2Q20/Q0
                                   net (fanout=146)      0.484       8.107         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [0]
 CLMA_30_68/Y0                     td                    0.387       8.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.261       8.755         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.169       8.924 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.430       9.354         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_69/Y0                     td                    0.282       9.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]_3/gateop_perm/Z
                                   net (fanout=40)       0.753      10.389         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7289
 CLMS_46_53/Y0                     td                    0.383      10.772 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[7]/gateop_perm/Z
                                   net (fanout=1)        1.171      11.943         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  11.943         Logic Levels: 4  
                                                                                   Logic: 1.482ns(32.351%), Route: 3.099ns(67.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -1.805      25.406                          

 Data required time                                                 25.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.406                          
 Data arrival time                                                  11.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.362
  Launch Clock Delay      :  6.118
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       6.118         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMS_26_189/Q2                    tco                   0.218       6.336 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.141       6.477         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMS_26_189/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   6.477         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.119                          
 clock uncertainty                                       0.000       6.119                          

 Hold time                                               0.033       6.152                          

 Data required time                                                  6.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.152                          
 Data arrival time                                                   6.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.362
  Launch Clock Delay      :  6.118
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       6.118         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMS_26_189/Q1                    tco                   0.219       6.337 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.134       6.471         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0]
 CLMS_26_189/M3                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   6.471         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.119                          
 clock uncertainty                                       0.000       6.119                          

 Hold time                                              -0.012       6.107                          

 Data required time                                                  6.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.107                          
 Data arrival time                                                   6.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.129
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.494       6.129         ntclkbufg_2      
 CLMA_38_164/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_38_164/Q1                    tco                   0.219       6.348 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.134       6.482         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3]
 CLMA_38_164/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.803       7.373         ntclkbufg_2      
 CLMA_38_164/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.130                          
 clock uncertainty                                       0.000       6.130                          

 Hold time                                              -0.012       6.118                          

 Data required time                                                  6.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.118                          
 Data arrival time                                                   6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.162
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.238      23.546         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/Y0                    td                    0.164      23.710 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.379      24.089         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_144/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.089         Logic Levels: 1  
                                                                                   Logic: 1.568ns(49.231%), Route: 1.617ns(50.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.527      26.162         ntclkbufg_2      
 CLMA_26_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.928                          
 clock uncertainty                                      -0.150      26.778                          

 Setup time                                             -0.277      26.501                          

 Data required time                                                 26.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.501                          
 Data arrival time                                                  24.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.412                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.157
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      22.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.684      23.908         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_96/C3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  23.908         Logic Levels: 0  
                                                                                   Logic: 1.320ns(43.941%), Route: 1.684ns(56.059%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.522      26.157         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.923                          
 clock uncertainty                                      -0.150      26.773                          

 Setup time                                             -0.351      26.422                          

 Data required time                                                 26.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.422                          
 Data arrival time                                                  23.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.157
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      22.224 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.859      24.083         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_96/B4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.083         Logic Levels: 0  
                                                                                   Logic: 1.320ns(41.522%), Route: 1.859ns(58.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.522      26.157         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.923                          
 clock uncertainty                                      -0.150      26.773                          

 Setup time                                             -0.133      26.640                          

 Data required time                                                 26.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.640                          
 Data arrival time                                                  24.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.407
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.881      26.846         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_144/A4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.846         Logic Levels: 0  
                                                                                   Logic: 1.053ns(54.447%), Route: 0.881ns(45.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837      27.407         ntclkbufg_2      
 CLMA_26_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.641                          
 clock uncertainty                                       0.150      26.791                          

 Hold time                                              -0.081      26.710                          

 Data required time                                                 26.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.710                          
 Data arrival time                                                  26.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.724  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.895      26.860         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.860         Logic Levels: 0  
                                                                                   Logic: 1.053ns(54.055%), Route: 0.895ns(45.945%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832      27.402         ntclkbufg_2      
 CLMS_26_149/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.636                          
 clock uncertainty                                       0.150      26.786                          

 Hold time                                              -0.083      26.703                          

 Data required time                                                 26.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.703                          
 Data arrival time                                                  26.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.724  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.402
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.070      25.982 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.214      27.196         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_97/M1                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  27.196         Logic Levels: 0  
                                                                                   Logic: 1.070ns(46.848%), Route: 1.214ns(53.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832      27.402         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.766      26.636                          
 clock uncertainty                                       0.150      26.786                          

 Hold time                                              -0.016      26.770                          

 Data required time                                                 26.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.770                          
 Data arrival time                                                  27.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.407
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.261       7.668 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.761       8.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.429         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.538%), Route: 0.761ns(74.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.568       9.960                          

 Data required time                                                  9.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.960                          
 Data arrival time                                                   8.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.729  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.407
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q0                    tco                   0.261       7.668 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.740       8.408         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.408         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.074%), Route: 0.740ns(73.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.564       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                   8.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.734  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_2      
 CLMA_26_140/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_140/Q0                    tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.420       9.093         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   9.093         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.526%), Route: 1.420ns(84.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.147      10.675                          

 Data required time                                                 10.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.675                          
 Data arrival time                                                   9.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.157
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.522       6.157         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q2                     tco                   0.218       6.375 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.392       6.767         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.738%), Route: 0.392ns(64.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_2      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_109/Q3                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.506       6.896         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.896         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.110%), Route: 0.506ns(69.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.674       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_2      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q0                    tco                   0.218       6.390 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.604       6.994         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.994         Logic Levels: 0  
                                                                                   Logic: 0.218ns(26.521%), Route: 0.604ns(73.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.683       5.971                          

 Data required time                                                  5.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.971                          
 Data arrival time                                                   6.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.799       3.885         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.261       4.146 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.733       4.879         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_292/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.879         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.258%), Route: 0.733ns(73.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.500      28.089         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.820                          
 clock uncertainty                                      -0.050      28.770                          

 Setup time                                             -0.237      28.533                          

 Data required time                                                 28.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.533                          
 Data arrival time                                                   4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.799       3.885         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.261       4.146 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.590       4.736         u_CORES/u_jtag_hub/data_ctrl
 CLMS_54_301/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.736         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.670%), Route: 0.590ns(69.330%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.493      28.082         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.813                          
 clock uncertainty                                      -0.050      28.763                          

 Setup time                                             -0.227      28.536                          

 Data required time                                                 28.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.536                          
 Data arrival time                                                   4.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  3.885
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.799       3.885         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.261       4.146 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.470       4.616         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_292/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.616         Logic Levels: 0  
                                                                                   Logic: 0.261ns(35.705%), Route: 0.470ns(64.295%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589      26.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.500      28.089         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.820                          
 clock uncertainty                                      -0.050      28.770                          

 Setup time                                             -0.340      28.430                          

 Data required time                                                 28.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.430                          
 Data arrival time                                                   4.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.928
  Launch Clock Delay      :  3.224
  Clock Pessimism Removal :  -0.703
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.529       3.224         ntclkbufg_1      
 CLMA_66_284/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK

 CLMA_66_284/Q1                    tco                   0.219       3.443 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.134       3.577         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1
 CLMA_66_284/M0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.842       3.928         ntclkbufg_1      
 CLMA_66_284/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
 clock pessimism                                        -0.703       3.225                          
 clock uncertainty                                       0.000       3.225                          

 Hold time                                              -0.012       3.213                          

 Data required time                                                  3.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.213                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.901
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.702
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.503       3.198         ntclkbufg_1      
 CLMA_50_297/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMA_50_297/Q1                    tco                   0.219       3.417 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.139       3.556         u_CORES/shift_d  
 CLMA_50_297/M0                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.173%), Route: 0.139ns(38.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.815       3.901         ntclkbufg_1      
 CLMA_50_297/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.702       3.199                          
 clock uncertainty                                       0.000       3.199                          

 Hold time                                              -0.012       3.187                          

 Data required time                                                  3.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.187                          
 Data arrival time                                                   3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695       1.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.523       3.218         ntclkbufg_1      
 CLMA_58_284/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK

 CLMA_58_284/Q0                    tco                   0.218       3.436 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/Q
                                   net (fanout=6)        0.141       3.577         u_CORES/u_debug_core_0/conf_reg_rbo [4]
 CLMA_58_285/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.836       3.922         ntclkbufg_1      
 CLMA_58_285/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.667       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                              -0.081       3.174                          

 Data required time                                                  3.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.174                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.725  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.818      28.986         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.325      29.311 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.779      30.090         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.284      30.374 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.262      30.636         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.164      30.800 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.617      31.417         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.214      31.631 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.581      32.212         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.387      32.599 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.784      33.383         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_264/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.383         Logic Levels: 4  
                                                                                   Logic: 1.374ns(31.249%), Route: 3.023ns(68.751%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.566      53.261         ntclkbufg_1      
 CLMA_78_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.261                          
 clock uncertainty                                      -0.050      53.211                          

 Setup time                                             -0.133      53.078                          

 Data required time                                                 53.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.078                          
 Data arrival time                                                  33.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.725  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.261
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.818      28.986         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.325      29.311 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.779      30.090         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.284      30.374 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.262      30.636         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.164      30.800 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.617      31.417         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.214      31.631 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.581      32.212         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.387      32.599 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.784      33.383         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_264/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.383         Logic Levels: 4  
                                                                                   Logic: 1.374ns(31.249%), Route: 3.023ns(68.751%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.566      53.261         ntclkbufg_1      
 CLMA_78_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.261                          
 clock uncertainty                                      -0.050      53.211                          

 Setup time                                             -0.132      53.079                          

 Data required time                                                 53.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.079                          
 Data arrival time                                                  33.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.740  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.246
  Launch Clock Delay      :  3.986
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168      27.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.818      28.986         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.325      29.311 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.779      30.090         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.284      30.374 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.262      30.636         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.164      30.800 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.617      31.417         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.214      31.631 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.581      32.212         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.387      32.599 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.653      33.252         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_276/B1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  33.252         Logic Levels: 4  
                                                                                   Logic: 1.374ns(32.208%), Route: 2.892ns(67.792%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.695      51.695         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.695 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.551      53.246         ntclkbufg_1      
 CLMA_78_276/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.246                          
 clock uncertainty                                      -0.050      53.196                          

 Setup time                                             -0.240      52.956                          

 Data required time                                                 52.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.956                          
 Data arrival time                                                  33.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.704                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.907
  Launch Clock Delay      :  3.291
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.509      28.291         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_296/Q3                    tco                   0.218      28.509 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.137      28.646         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_58_297/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.646         Logic Levels: 0  
                                                                                   Logic: 0.218ns(61.408%), Route: 0.137ns(38.592%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.821       3.907         ntclkbufg_1      
 CLMA_58_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.907                          
 clock uncertainty                                       0.050       3.957                          

 Hold time                                              -0.016       3.941                          

 Data required time                                                  3.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.941                          
 Data arrival time                                                  28.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.616  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.912
  Launch Clock Delay      :  3.296
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.514      28.296         ntclkbufg_0      
 CLMA_58_292/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_58_292/Q0                    tco                   0.218      28.514 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=5)        0.141      28.655         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_58_293/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.655         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.826       3.912         ntclkbufg_1      
 CLMA_58_293/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.912                          
 clock uncertainty                                       0.050       3.962                          

 Hold time                                              -0.084       3.878                          

 Data required time                                                  3.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.878                          
 Data arrival time                                                  28.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.909
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782      26.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.506      28.288         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_54_297/Q3                    tco                   0.218      28.506 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=7)        0.235      28.741         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_54_293/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.741         Logic Levels: 0  
                                                                                   Logic: 0.218ns(48.124%), Route: 0.235ns(51.876%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.086       2.086         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.823       3.909         ntclkbufg_1      
 CLMS_54_293/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.909                          
 clock uncertainty                                       0.050       3.959                          

 Hold time                                              -0.016       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  28.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.401  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.291
  Launch Clock Delay      :  3.692
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.787      78.692         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q1                    tco                   0.241      78.933 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.775      81.708         u_CORES/id_o [2] 
 CLMA_58_296/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  81.708         Logic Levels: 0  
                                                                                   Logic: 0.241ns(7.991%), Route: 2.775ns(92.009%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.509     128.291         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.291                          
 clock uncertainty                                      -0.050     128.241                          

 Setup time                                             -0.032     128.209                          

 Data required time                                                128.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.209                          
 Data arrival time                                                  81.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.288
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.780      78.685         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_301/Q0                    tco                   0.241      78.926 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.643      81.569         u_CORES/id_o [4] 
 CLMS_54_297/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  81.569         Logic Levels: 0  
                                                                                   Logic: 0.241ns(8.356%), Route: 2.643ns(91.644%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.506     128.288         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.288                          
 clock uncertainty                                      -0.050     128.238                          

 Setup time                                             -0.067     128.171                          

 Data required time                                                128.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.171                          
 Data arrival time                                                  81.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.291
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.905      76.905         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.905 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.780      78.685         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_301/Q0                    tco                   0.241      78.926 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.479      81.405         u_CORES/id_o [4] 
 CLMA_58_296/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  81.405         Logic Levels: 0  
                                                                                   Logic: 0.241ns(8.860%), Route: 2.479ns(91.140%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.782     126.782         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.782 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.509     128.291         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.291                          
 clock uncertainty                                      -0.050     128.241                          

 Setup time                                             -0.067     128.174                          

 Data required time                                                128.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.174                          
 Data arrival time                                                  81.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.500     128.089         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q2                    tco                   0.203     128.292 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.187     129.479         u_CORES/id_o [3] 
 CLMS_54_297/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 129.479         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.604%), Route: 1.187ns(85.396%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.818     128.986         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.986                          
 clock uncertainty                                       0.050     129.036                          

 Hold time                                               0.033     129.069                          

 Data required time                                                129.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.069                          
 Data arrival time                                                 129.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.900  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.500     128.089         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q2                    tco                   0.204     128.293 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.200     129.493         u_CORES/id_o [3] 
 CLMA_58_296/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.493         Logic Levels: 0  
                                                                                   Logic: 0.204ns(14.530%), Route: 1.200ns(85.470%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.821     128.989         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.989                          
 clock uncertainty                                       0.050     129.039                          

 Hold time                                              -0.012     129.027                          

 Data required time                                                129.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.027                          
 Data arrival time                                                 129.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.900  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.589     126.589         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.589 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.500     128.089         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q0                    tco                   0.203     128.292 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.426     129.718         u_CORES/conf_sel [0]
 CLMA_58_296/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.718         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.462%), Route: 1.426ns(87.538%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.168     127.168         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.821     128.989         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.989                          
 clock uncertainty                                       0.050     129.039                          

 Hold time                                              -0.016     129.023                          

 Data required time                                                129.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.023                          
 Data arrival time                                                 129.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.677
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.854       4.418         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.261       4.679 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.722       6.401         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.162%), Route: 1.722ns(86.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.529      23.677         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.093                          
 clock uncertainty                                      -0.050      24.043                          

 Recovery time                                          -0.277      23.766                          

 Data required time                                                 23.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.766                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.677
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.854       4.418         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.261       4.679 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.722       6.401         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.162%), Route: 1.722ns(86.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.529      23.677         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.093                          
 clock uncertainty                                      -0.050      24.043                          

 Recovery time                                          -0.277      23.766                          

 Data required time                                                 23.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.766                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.677
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.854       4.418         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.261       4.679 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.722       6.401         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/RS

 Data arrival time                                                   6.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.162%), Route: 1.722ns(86.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.529      23.677         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.416      24.093                          
 clock uncertainty                                      -0.050      24.043                          

 Recovery time                                          -0.277      23.766                          

 Data required time                                                 23.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.766                          
 Data arrival time                                                   6.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.689
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.541       3.689         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.218       3.907 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.330       4.237         u_CORES/u_debug_core_0/resetn
 CLMA_86_276/RSCO                  td                    0.101       4.338 r       u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.338         ntR563           
 CLMA_86_280/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.338         Logic Levels: 1  
                                                                                   Logic: 0.319ns(49.153%), Route: 0.330ns(50.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.853       4.417         sys_clk_g        
 CLMA_86_280/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.001                          
 clock uncertainty                                       0.000       4.001                          

 Removal time                                            0.000       4.001                          

 Data required time                                                  4.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.001                          
 Data arrival time                                                   4.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  3.689
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.541       3.689         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.218       3.907 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.330       4.237         u_CORES/u_debug_core_0/resetn
 CLMA_86_276/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.237         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.781%), Route: 0.330ns(60.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.858       4.422         sys_clk_g        
 CLMA_86_276/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.006                          
 clock uncertainty                                       0.000       4.006                          

 Removal time                                           -0.211       3.795                          

 Data required time                                                  3.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.795                          
 Data arrival time                                                   4.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  3.689
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.541       3.689         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.218       3.907 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.330       4.237         u_CORES/u_debug_core_0/resetn
 CLMA_86_276/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.237         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.781%), Route: 0.330ns(60.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.858       4.422         sys_clk_g        
 CLMA_86_276/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.006                          
 clock uncertainty                                       0.000       4.006                          

 Removal time                                           -0.211       3.795                          

 Data required time                                                  3.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.795                          
 Data arrival time                                                   4.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.178
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.847    9147.420         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.261    9147.681 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.879    9148.560         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.118    9148.678 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9148.678         ntR25            
 CLMS_46_213/RSCO                  td                    0.089    9148.767 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.767         ntR24            
 CLMS_46_217/RSCO                  td                    0.089    9148.856 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.856         ntR23            
 CLMS_46_221/RSCO                  td                    0.089    9148.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9148.945         ntR22            
 CLMS_46_225/RSCO                  td                    0.089    9149.034 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.034         ntR21            
 CLMS_46_229/RSCO                  td                    0.089    9149.123 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9149.123         ntR20            
 CLMS_46_233/RSCO                  td                    0.089    9149.212 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9149.212         ntR19            
 CLMS_46_237/RSCO                  td                    0.089    9149.301 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9149.301         ntR18            
 CLMS_46_241/RSCO                  td                    0.089    9149.390 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9149.390         ntR17            
 CLMS_46_245/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9149.390         Logic Levels: 9  
                                                                                   Logic: 1.091ns(55.381%), Route: 0.879ns(44.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.543    9146.197         video_clk        
 CLMS_46_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.864                          
 clock uncertainty                                      -0.150    9146.714                          

 Recovery time                                           0.000    9146.714                          

 Data required time                                               9146.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.714                          
 Data arrival time                                                9149.390                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.676                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.847    9147.420         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.261    9147.681 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.879    9148.560         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.118    9148.678 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9148.678         ntR25            
 CLMS_46_213/RSCO                  td                    0.089    9148.767 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.767         ntR24            
 CLMS_46_217/RSCO                  td                    0.089    9148.856 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.856         ntR23            
 CLMS_46_221/RSCO                  td                    0.089    9148.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9148.945         ntR22            
 CLMS_46_225/RSCO                  td                    0.089    9149.034 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.034         ntR21            
 CLMS_46_229/RSCO                  td                    0.089    9149.123 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9149.123         ntR20            
 CLMS_46_233/RSCO                  td                    0.089    9149.212 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9149.212         ntR19            
 CLMS_46_237/RSCO                  td                    0.089    9149.301 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9149.301         ntR18            
 CLMS_46_241/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                9149.301         Logic Levels: 8  
                                                                                   Logic: 1.002ns(53.270%), Route: 0.879ns(46.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538    9146.192         video_clk        
 CLMS_46_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.667    9146.859                          
 clock uncertainty                                      -0.150    9146.709                          

 Recovery time                                           0.000    9146.709                          

 Data required time                                               9146.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.709                          
 Data arrival time                                                9149.301                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.592                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.847    9147.420         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.261    9147.681 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.879    9148.560         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.118    9148.678 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9148.678         ntR25            
 CLMS_46_213/RSCO                  td                    0.089    9148.767 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.767         ntR24            
 CLMS_46_217/RSCO                  td                    0.089    9148.856 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.856         ntR23            
 CLMS_46_221/RSCO                  td                    0.089    9148.945 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9148.945         ntR22            
 CLMS_46_225/RSCO                  td                    0.089    9149.034 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.034         ntR21            
 CLMS_46_229/RSCO                  td                    0.089    9149.123 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9149.123         ntR20            
 CLMS_46_233/RSCO                  td                    0.089    9149.212 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9149.212         ntR19            
 CLMS_46_237/RSCO                  td                    0.089    9149.301 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9149.301         ntR18            
 CLMS_46_241/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                9149.301         Logic Levels: 8  
                                                                                   Logic: 1.002ns(53.270%), Route: 0.879ns(46.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.538    9146.192         video_clk        
 CLMS_46_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.667    9146.859                          
 clock uncertainty                                      -0.150    9146.709                          

 Recovery time                                           0.000    9146.709                          

 Data required time                                               9146.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.709                          
 Data arrival time                                                9149.301                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.592                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.566  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537    9496.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218    9496.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.500    9496.893         frame_read_write_m0/read_fifo_aclr
 CLMS_38_229/RSCO                  td                    0.110    9497.003 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9497.003         ntR29            
 CLMS_38_233/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                9497.003         Logic Levels: 1  
                                                                                   Logic: 0.328ns(39.614%), Route: 0.500ns(60.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.838    9497.413         video_clk        
 CLMS_38_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.667    9496.746                          
 clock uncertainty                                       0.150    9496.896                          

 Removal time                                            0.000    9496.896                          

 Data required time                                               9496.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.896                          
 Data arrival time                                                9497.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.395
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537    9496.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218    9496.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.410    9496.803         frame_read_write_m0/read_fifo_aclr
 CLMA_42_225/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                9496.803         Logic Levels: 0  
                                                                                   Logic: 0.218ns(34.713%), Route: 0.410ns(65.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.825    9497.400         video_clk        
 CLMA_42_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.733                          
 clock uncertainty                                       0.150    9496.883                          

 Removal time                                           -0.211    9496.672                          

 Data required time                                               9496.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.672                          
 Data arrival time                                                9496.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.426
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537    9496.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218    9496.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.511    9496.904         frame_read_write_m0/read_fifo_aclr
 CLMA_50_245/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                9496.904         Logic Levels: 0  
                                                                                   Logic: 0.218ns(29.904%), Route: 0.511ns(70.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.856    9497.431         video_clk        
 CLMA_50_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.764                          
 clock uncertainty                                       0.150    9496.914                          

 Removal time                                           -0.211    9496.703                          

 Data required time                                               9496.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.703                          
 Data arrival time                                                9496.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.137
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.850       7.423         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       7.684 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       1.261       8.945         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.118       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.063         ntR55            
 CLMA_94_32/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.152         ntR54            
 CLMA_94_36/RSCO                   td                    0.089       9.241 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.241         ntR53            
 CLMA_94_40/RSCO                   td                    0.089       9.330 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       9.330         ntR52            
 CLMA_94_44/RSCO                   td                    0.089       9.419 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.419         ntR51            
 CLMA_94_48/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   9.419         Logic Levels: 5  
                                                                                   Logic: 0.735ns(36.824%), Route: 1.261ns(63.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.499      16.137         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.935      17.072                          
 clock uncertainty                                      -0.150      16.922                          

 Recovery time                                           0.000      16.922                          

 Data required time                                                 16.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.922                          
 Data arrival time                                                   9.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.137
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.850       7.423         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       7.684 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       1.261       8.945         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.118       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.063         ntR55            
 CLMA_94_32/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.152         ntR54            
 CLMA_94_36/RSCO                   td                    0.089       9.241 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.241         ntR53            
 CLMA_94_40/RSCO                   td                    0.089       9.330 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       9.330         ntR52            
 CLMA_94_44/RSCO                   td                    0.089       9.419 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.419         ntR51            
 CLMA_94_48/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   9.419         Logic Levels: 5  
                                                                                   Logic: 0.735ns(36.824%), Route: 1.261ns(63.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.499      16.137         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         0.935      17.072                          
 clock uncertainty                                      -0.150      16.922                          

 Recovery time                                           0.000      16.922                          

 Data required time                                                 16.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.922                          
 Data arrival time                                                   9.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.137
  Launch Clock Delay      :  7.423
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.850       7.423         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       7.684 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       1.261       8.945         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.118       9.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.063         ntR55            
 CLMA_94_32/RSCO                   td                    0.089       9.152 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.152         ntR54            
 CLMA_94_36/RSCO                   td                    0.089       9.241 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.241         ntR53            
 CLMA_94_40/RSCO                   td                    0.089       9.330 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       9.330         ntR52            
 CLMA_94_44/RSCO                   td                    0.089       9.419 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.419         ntR51            
 CLMA_94_48/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS

 Data arrival time                                                   9.419         Logic Levels: 5  
                                                                                   Logic: 0.735ns(36.824%), Route: 1.261ns(63.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.499      16.137         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                         0.935      17.072                          
 clock uncertainty                                      -0.150      16.922                          

 Recovery time                                           0.000      16.922                          

 Data required time                                                 16.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.922                          
 Data arrival time                                                   9.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.448
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537       6.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218       6.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.511       6.904         frame_read_write_m0/read_fifo_aclr
 CLMA_50_245/RSCO                  td                    0.110       7.014 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.014         ntR39            
 CLMA_50_249/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   7.014         Logic Levels: 1  
                                                                                   Logic: 0.328ns(39.094%), Route: 0.511ns(60.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.875       7.448         ntclkbufg_3      
 CLMA_50_249/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.935       6.513                          
 clock uncertainty                                       0.000       6.513                          

 Removal time                                            0.000       6.513                          

 Data required time                                                  6.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.513                          
 Data arrival time                                                   7.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537       6.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218       6.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.404       6.797         frame_read_write_m0/read_fifo_aclr
 CLMA_42_236/RSCO                  td                    0.110       6.907 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.907         ntR38            
 CLMA_42_240/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.907         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.809%), Route: 0.404ns(55.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.845       7.418         ntclkbufg_3      
 CLMA_42_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.186       6.232                          
 clock uncertainty                                       0.000       6.232                          

 Removal time                                            0.000       6.232                          

 Data required time                                                  6.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.232                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  6.175
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.537       6.175         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.218       6.393 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.410       6.803         frame_read_write_m0/read_fifo_aclr
 CLMA_42_225/RSCO                  td                    0.110       6.913 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.913         ntR37            
 CLMA_42_229/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.913         Logic Levels: 1  
                                                                                   Logic: 0.328ns(44.444%), Route: 0.410ns(55.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.830       7.403         ntclkbufg_3      
 CLMA_42_229/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.186       6.217                          
 clock uncertainty                                       0.000       6.217                          

 Removal time                                            0.000       6.217                          

 Data required time                                                  6.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.217                          
 Data arrival time                                                   6.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.887       9.507         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_76/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   9.507         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.151%), Route: 1.887ns(87.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.498      26.133         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
 clock pessimism                                         0.935      27.068                          
 clock uncertainty                                      -0.150      26.918                          

 Recovery time                                          -0.277      26.641                          

 Data required time                                                 26.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.641                          
 Data arrival time                                                   9.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.887       9.507         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_76/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   9.507         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.151%), Route: 1.887ns(87.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.498      26.133         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         0.935      27.068                          
 clock uncertainty                                      -0.150      26.918                          

 Recovery time                                          -0.277      26.641                          

 Data required time                                                 26.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.641                          
 Data arrival time                                                   9.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.887       9.507         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_77/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   9.507         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.151%), Route: 1.887ns(87.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.498      26.133         ntclkbufg_2      
 CLMS_26_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                         0.935      27.068                          
 clock uncertainty                                      -0.150      26.918                          

 Recovery time                                          -0.277      26.641                          

 Data required time                                                 26.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.641                          
 Data arrival time                                                   9.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.358
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480       6.115         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.218       6.333 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.404       6.737         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_173/RSCO                  td                    0.101       6.838 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR594           
 CLMS_38_177/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/RS

 Data arrival time                                                   6.838         Logic Levels: 1  
                                                                                   Logic: 0.319ns(44.122%), Route: 0.404ns(55.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.358         ntclkbufg_2      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[1]/opit_0_inv/CLK
 clock pessimism                                        -1.186       6.172                          
 clock uncertainty                                       0.000       6.172                          

 Removal time                                            0.000       6.172                          

 Data required time                                                  6.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.172                          
 Data arrival time                                                   6.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.358
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480       6.115         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.218       6.333 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.404       6.737         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_173/RSCO                  td                    0.101       6.838 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR594           
 CLMS_38_177/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/RS

 Data arrival time                                                   6.838         Logic Levels: 1  
                                                                                   Logic: 0.319ns(44.122%), Route: 0.404ns(55.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.358         ntclkbufg_2      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK
 clock pessimism                                        -1.186       6.172                          
 clock uncertainty                                       0.000       6.172                          

 Removal time                                            0.000       6.172                          

 Data required time                                                  6.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.172                          
 Data arrival time                                                   6.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.358
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480       6.115         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.218       6.333 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.404       6.737         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_173/RSCO                  td                    0.101       6.838 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/last_dll_step[4]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.838         ntR594           
 CLMS_38_177/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS

 Data arrival time                                                   6.838         Logic Levels: 1  
                                                                                   Logic: 0.319ns(44.122%), Route: 0.404ns(55.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.788       7.358         ntclkbufg_2      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                        -1.186       6.172                          
 clock uncertainty                                       0.000       6.172                          

 Removal time                                            0.000       6.172                          

 Data required time                                                  6.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.172                          
 Data arrival time                                                   6.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q1                     tco                   0.258       7.635 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.686      10.321         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.122      10.443 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.443         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    2.287      12.730 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      12.822         ddr_init_done    
 R10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  12.822         Logic Levels: 2  
                                                                                   Logic: 2.667ns(48.981%), Route: 2.778ns(51.019%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_2      
 CLMA_26_168/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_26_168/Q0                    tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.466       9.104         nt_ddrphy_rst_done
 IOL_7_254/DO                      td                    0.128       9.232 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.232         ddrphy_rst_done_obuf/ntO
 IOBD_0_254/PAD                    td                    2.141      11.373 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.070      11.443         ddrphy_rst_done  
 E1                                                                        r       ddrphy_rst_done (port)

 Data arrival time                                                  11.443         Logic Levels: 2  
                                                                                   Logic: 2.530ns(62.223%), Route: 1.536ns(37.777%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D18                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.076       0.076         uart_rx          
 IOBD_152_258/DIN                  td                    0.916       0.992 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         uart_rx_ibuf/ntD 
 IOL_151_258/RX_DATA_DD            td                    0.092       1.084 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.337       1.421         nt_uart_rx       
 CLMA_138_257/D2                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.421         Logic Levels: 2  
                                                                                   Logic: 1.008ns(70.936%), Route: 0.413ns(29.064%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D18                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.076       0.076         uart_rx          
 IOBD_152_258/DIN                  td                    0.916       0.992 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         uart_rx_ibuf/ntD 
 IOL_151_258/RX_DATA_DD            td                    0.092       1.084 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.380       1.464         nt_uart_rx       
 CLMA_138_257/M0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   1.464         Logic Levels: 2  
                                                                                   Logic: 1.008ns(68.852%), Route: 0.456ns(31.148%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.916       0.963 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.092       1.055 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=1)        0.412       1.467         nt_hs_input      
 CLMA_130_9/A4                                                             r       block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.467         Logic Levels: 2  
                                                                                   Logic: 1.008ns(68.712%), Route: 0.459ns(31.288%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_122_248/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           Low Pulse Width   DRM_122_248/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           High Pulse Width  DRM_122_268/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_122_248/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_122_248/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_122_248/CLKB[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width  DRM_62_248/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_62_228/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.750       5.000           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.102       5.000           0.898           High Pulse Width  DRM_62_248/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_26_77/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_122_268/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_122_268/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_34_288/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ29/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.889
  Launch Clock Delay      :  3.386
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.405       3.386         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.200       3.586 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.339       4.925         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.217       5.142 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        0.882       6.024         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.127       6.151 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        0.965       7.116         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.160       7.276 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.231       7.507         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.126       7.633 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.426       8.059         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.160       8.219 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.229       8.448         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.216       8.664 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.486       9.150         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.184       9.334 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.334      10.668         fifo_led/u_WS2812/N7958
 CLMA_126_200/M0                                                           f       fifo_led/u_WS2812/RZ29/opit_0_inv/D

 Data arrival time                                                  10.668         Logic Levels: 7  
                                                                                   Logic: 1.390ns(19.088%), Route: 5.892ns(80.912%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.184      22.889         sys_clk_g        
 CLMA_126_200/CLK                                                          r       fifo_led/u_WS2812/RZ29/opit_0_inv/CLK
 clock pessimism                                         0.276      23.165                          
 clock uncertainty                                      -0.050      23.115                          

 Setup time                                             -0.034      23.081                          

 Data required time                                                 23.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.081                          
 Data arrival time                                                  10.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.413                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ26/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.881
  Launch Clock Delay      :  3.386
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.405       3.386         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.200       3.586 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.339       4.925         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.217       5.142 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        0.882       6.024         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.127       6.151 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        0.965       7.116         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.160       7.276 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.231       7.507         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.126       7.633 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.426       8.059         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.160       8.219 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.229       8.448         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.216       8.664 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.486       9.150         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.184       9.334 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.251      10.585         fifo_led/u_WS2812/N7958
 CLMS_126_193/M0                                                           f       fifo_led/u_WS2812/RZ26/opit_0_inv/D

 Data arrival time                                                  10.585         Logic Levels: 7  
                                                                                   Logic: 1.390ns(19.308%), Route: 5.809ns(80.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.176      22.881         sys_clk_g        
 CLMS_126_193/CLK                                                          r       fifo_led/u_WS2812/RZ26/opit_0_inv/CLK
 clock pessimism                                         0.276      23.157                          
 clock uncertainty                                      -0.050      23.107                          

 Setup time                                             -0.034      23.073                          

 Data required time                                                 23.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.073                          
 Data arrival time                                                  10.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.488                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ33/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  3.386
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.405       3.386         sys_clk_g        
 CLMA_58_204/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_204/Q0                    tco                   0.200       3.586 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=122)      1.339       4.925         fifo_led/u_WS2812/led_cnt [0]
 CLMA_70_248/Y2                    td                    0.217       5.142 r       fifo_led/u_WS2812/N224_30[2]/gateop/F
                                   net (fanout=1)        0.882       6.024         fifo_led/u_WS2812/_N4372
 CLMA_86_196/Y6AB                  td                    0.127       6.151 r       fifo_led/u_WS2812/N224_40[2]_muxf6_perm/Z
                                   net (fanout=3)        0.965       7.116         fifo_led/u_WS2812/N224 [2]
 CLMA_66_204/Y1                    td                    0.160       7.276 r       fifo_led/u_WS2812/N231_1_39/gateop_perm/Z
                                   net (fanout=1)        0.231       7.507         fifo_led/u_WS2812/_N12938
 CLMA_66_204/Y2                    td                    0.126       7.633 r       fifo_led/u_WS2812/N231_1_42/gateop_perm/Z
                                   net (fanout=1)        0.426       8.059         fifo_led/u_WS2812/_N12580
 CLMA_70_196/Y1                    td                    0.160       8.219 r       fifo_led/u_WS2812/N231_1_52/gateop_perm/Z
                                   net (fanout=1)        0.229       8.448         fifo_led/u_WS2812/_N12948
 CLMA_70_196/Y0                    td                    0.216       8.664 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.486       9.150         fifo_led/u_WS2812/_N12583
 CLMS_78_205/Y2                    td                    0.184       9.334 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       1.193      10.527         fifo_led/u_WS2812/N7958
 CLMS_126_209/M2                                                           f       fifo_led/u_WS2812/RZ33/opit_0_inv/D

 Data arrival time                                                  10.527         Logic Levels: 7  
                                                                                   Logic: 1.390ns(19.465%), Route: 5.751ns(80.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.193      22.898         sys_clk_g        
 CLMS_126_209/CLK                                                          r       fifo_led/u_WS2812/RZ33/opit_0_inv/CLK
 clock pessimism                                         0.276      23.174                          
 clock uncertainty                                      -0.050      23.124                          

 Setup time                                             -0.034      23.090                          

 Data required time                                                 23.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.090                          
 Data arrival time                                                  10.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.563                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[171]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[38][3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  2.953
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.248       2.953         sys_clk_g        
 CLMA_70_244/CLK                                                           r       fifo_led/u_data_tx/data0[171]/opit_0_inv/CLK

 CLMA_70_244/Q1                    tco                   0.185       3.138 f       fifo_led/u_data_tx/data0[171]/opit_0_inv/Q
                                   net (fanout=1)        0.237       3.375         fifo_led/data0 [171]
 CLMS_66_249/CD                                                            f       fifo_led/u_WS2812/RGB[38][3]/opit_0/D

 Data arrival time                                                   3.375         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.839%), Route: 0.237ns(56.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.480       3.461         sys_clk_g        
 CLMS_66_249/CLK                                                           r       fifo_led/u_WS2812/RGB[38][3]/opit_0/CLK
 clock pessimism                                        -0.276       3.185                          
 clock uncertainty                                       0.000       3.185                          

 Hold time                                               0.026       3.211                          

 Data required time                                                  3.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.211                          
 Data arrival time                                                   3.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[303]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[22][7]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.447
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.278       2.983         sys_clk_g        
 CLMA_78_248/CLK                                                           r       fifo_led/u_data_tx/data0[303]/opit_0_inv/CLK

 CLMA_78_248/Q0                    tco                   0.185       3.168 f       fifo_led/u_data_tx/data0[303]/opit_0_inv/Q
                                   net (fanout=1)        0.238       3.406         fifo_led/data0 [303]
 CLMA_82_245/AD                                                            f       fifo_led/u_WS2812/RGB[22][7]/opit_0/D

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.735%), Route: 0.238ns(56.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.466       3.447         sys_clk_g        
 CLMA_82_245/CLK                                                           r       fifo_led/u_WS2812/RGB[22][7]/opit_0/CLK
 clock pessimism                                        -0.276       3.171                          
 clock uncertainty                                       0.000       3.171                          

 Hold time                                               0.027       3.198                          

 Data required time                                                  3.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.198                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[11]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.431
  Launch Clock Delay      :  2.942
  Clock Pessimism Removal :  -0.449
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.237       2.942         sys_clk_g        
 CLMA_118_257/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_257/Q0                   tco                   0.185       3.127 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.163       3.290         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/rd_addr [8]
 DRM_122_248/ADB1[11]                                                      f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[11]

 Data arrival time                                                   3.290         Logic Levels: 0  
                                                                                   Logic: 0.185ns(53.161%), Route: 0.163ns(46.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.450       3.431         sys_clk_g        
 DRM_122_248/CLKB[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.449       2.982                          
 clock uncertainty                                       0.000       2.982                          

 Hold time                                               0.096       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.659
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.409       3.061         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.198       3.259 f       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.351       4.610         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    1.919       6.529 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.447       6.976         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.129       7.105 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.564       7.669         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.126       7.795 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.436       8.231         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.129       8.360 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.229       8.589         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.125       8.714 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.338       9.052         block_mean_cal/u_block_mean/_N5371
 CLMA_106_248/Y0                   td                    0.183       9.235 f       block_mean_cal/u_block_mean/N984[4]/gateop_perm/Z
                                   net (fanout=2)        0.777      10.012         block_mean_cal/block_mean [4]
 DRM_122_248/ADB0[9]                                                       f       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                  10.012         Logic Levels: 6  
                                                                                   Logic: 2.809ns(40.411%), Route: 4.142ns(59.589%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.240    1002.659         pclk_mod_in_g    
 DRM_122_248/CLKB[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.233    1002.892                          
 clock uncertainty                                      -0.050    1002.842                          

 Setup time                                             -0.020    1002.822                          

 Data required time                                               1002.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.822                          
 Data arrival time                                                  10.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.810                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.659
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.409       3.061         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.198       3.259 f       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.351       4.610         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    1.919       6.529 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.447       6.976         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.129       7.105 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.564       7.669         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.126       7.795 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.436       8.231         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.129       8.360 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.229       8.589         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.125       8.714 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.491       9.205         block_mean_cal/u_block_mean/_N5371
 CLMA_114_240/Y0                   td                    0.133       9.338 f       block_mean_cal/u_block_mean/N984[3]/gateop_perm/Z
                                   net (fanout=2)        0.627       9.965         block_mean_cal/block_mean [3]
 DRM_122_248/ADB0[8]                                                       f       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   9.965         Logic Levels: 6  
                                                                                   Logic: 2.759ns(39.962%), Route: 4.145ns(60.038%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.240    1002.659         pclk_mod_in_g    
 DRM_122_248/CLKB[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.233    1002.892                          
 clock uncertainty                                      -0.050    1002.842                          

 Setup time                                             -0.020    1002.822                          

 Data required time                                               1002.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.822                          
 Data arrival time                                                   9.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.857                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.655
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.409       3.061         pclk_mod_in_g    
 CLMA_98_165/CLK                                                           r       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_165/Q2                    tco                   0.198       3.259 f       block_mean_cal/u_block_mean/block_mean_temp[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.351       4.610         block_mean_cal/u_block_mean/block_mean_temp [5]
 APM_110_236/P[10]                 td                    1.919       6.529 r       block_mean_cal/u_block_mean/N967/gopapm/P[10]
                                   net (fanout=2)        0.447       6.976         block_mean_cal/u_block_mean/N1441 [10]
 CLMA_106_241/Y1                   td                    0.129       7.105 r       block_mean_cal/u_block_mean/N973_mux7_16/gateop_perm/Z
                                   net (fanout=1)        0.564       7.669         block_mean_cal/u_block_mean/_N5366
 CLMA_106_241/Y2                   td                    0.126       7.795 r       block_mean_cal/u_block_mean/N973_mux7_18/gateop_perm/Z
                                   net (fanout=1)        0.436       8.231         block_mean_cal/u_block_mean/_N5368
 CLMA_106_253/Y1                   td                    0.129       8.360 r       block_mean_cal/u_block_mean/N973_mux7_20/gateop_perm/Z
                                   net (fanout=1)        0.229       8.589         block_mean_cal/u_block_mean/_N5370
 CLMA_106_253/Y0                   td                    0.125       8.714 r       block_mean_cal/u_block_mean/N973_mux7_21/gateop_perm/Z
                                   net (fanout=8)        0.600       9.314         block_mean_cal/u_block_mean/_N5371
 CLMA_114_240/Y2                   td                    0.135       9.449 f       block_mean_cal/u_block_mean/N984[2]/gateop_perm/Z
                                   net (fanout=2)        0.558      10.007         block_mean_cal/block_mean [2]
 DRM_122_248/ADA0[7]                                                       f       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]

 Data arrival time                                                  10.007         Logic Levels: 6  
                                                                                   Logic: 2.761ns(39.749%), Route: 4.185ns(60.251%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.236    1002.655         pclk_mod_in_g    
 DRM_122_248/CLKA[0]                                                       r       block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.233    1002.888                          
 clock uncertainty                                      -0.050    1002.838                          

 Setup time                                              0.048    1002.886                          

 Data required time                                               1002.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.886                          
 Data arrival time                                                  10.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.879                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/D
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.235       2.654         pclk_mod_in_g    
 CLMA_106_120/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/CLK

 CLMA_106_120/Q0                   tco                   0.185       2.839 f       block_mean_cal/u_rgb_to_gray/gray_temp_1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.224       3.063         block_mean_cal/u_rgb_to_gray/gray_temp_1 [7]
 CLMA_106_124/CD                                                           f       block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/D

 Data arrival time                                                   3.063         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.232%), Route: 0.224ns(54.768%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.446       3.098         pclk_mod_in_g    
 CLMA_106_124/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_d[7]/opit_0_inv/CLK
 clock pessimism                                        -0.233       2.865                          
 clock uncertainty                                       0.000       2.865                          

 Hold time                                               0.026       2.891                          

 Data required time                                                  2.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.891                          
 Data arrival time                                                   3.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/gray_temp_1[5]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_rgb_to_gray/gray_d[5]/opit_0_inv/D
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.654
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.235       2.654         pclk_mod_in_g    
 CLMA_106_124/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_temp_1[5]/opit_0_inv/CLK

 CLMA_106_124/Q3                   tco                   0.186       2.840 r       block_mean_cal/u_rgb_to_gray/gray_temp_1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.228       3.068         block_mean_cal/u_rgb_to_gray/gray_temp_1 [5]
 CLMA_106_116/M3                                                           r       block_mean_cal/u_rgb_to_gray/gray_d[5]/opit_0_inv/D

 Data arrival time                                                   3.068         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.928%), Route: 0.228ns(55.072%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.442       3.094         pclk_mod_in_g    
 CLMA_106_116/CLK                                                          r       block_mean_cal/u_rgb_to_gray/gray_d[5]/opit_0_inv/CLK
 clock pessimism                                        -0.233       2.861                          
 clock uncertainty                                       0.000       2.861                          

 Hold time                                              -0.002       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.107
  Launch Clock Delay      :  2.646
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.227       2.646         pclk_mod_in_g    
 CLMA_126_240/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_126_240/Q2                   tco                   0.186       2.832 r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.413       3.245         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [2]
 DRM_122_248/ADA1[5]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.245         Logic Levels: 0  
                                                                                   Logic: 0.186ns(31.052%), Route: 0.413ns(68.948%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N18             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.455       3.107         pclk_mod_in_g    
 DRM_122_248/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.233       2.874                          
 clock uncertainty                                       0.000       2.874                          

 Hold time                                               0.114       2.988                          

 Data required time                                                  2.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.988                          
 Data arrival time                                                   3.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.857
  Launch Clock Delay      :  5.739
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.453       5.739         video_clk        
 CLMA_106_265/CLK                                                          r       dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_106_265/Q2                   tco                   0.200       5.939 r       dvi_encoder_m0/encb/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.691       6.630         dvi_encoder_m0/encb/n0q_m [1]
 CLMA_106_288/Y1                   td                    0.400       7.030 r       dvi_encoder_m0/encb/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.387       7.417         _N2              
 CLMS_114_289/Y0                   td                    0.125       7.542 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.359       7.901         dvi_encoder_m0/encb/decision2
 CLMA_114_284/Y1                   td                    0.129       8.030 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.339       8.369         dvi_encoder_m0/encb/nb9 [1]
                                                         0.297       8.666 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000       8.666         dvi_encoder_m0/encb/_N3111
 CLMA_114_296/Y3                   td                    0.292       8.958 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.348       9.306         dvi_encoder_m0/encb/nb6 [3]
 CLMA_114_304/COUT                 td                    0.331       9.637 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.637         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMA_114_312/Y0                   td                    0.151       9.788 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.466      10.254         dvi_encoder_m0/encb/nb5 [4]
 CLMA_118_296/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.254         Logic Levels: 6  
                                                                                   Logic: 1.925ns(42.636%), Route: 2.590ns(57.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.194      18.318         video_clk        
 CLMA_118_296/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.114                          
 clock uncertainty                                      -0.150      18.964                          

 Setup time                                             -0.070      18.894                          

 Data required time                                                 18.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.894                          
 Data arrival time                                                  10.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.640                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  5.762
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.476       5.762         video_clk        
 CLMS_94_253/CLK                                                           r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_94_253/Q2                    tco                   0.200       5.962 r       dvi_encoder_m0/encg/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.566       6.528         dvi_encoder_m0/encg/n1q_m [1]
 CLMS_94_237/Y1                    td                    0.402       6.930 r       dvi_encoder_m0/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.350       7.280         _N5              
 CLMS_102_237/Y0                   td                    0.125       7.405 r       dvi_encoder_m0/encg/N95/gateop_perm/Z
                                   net (fanout=12)       0.238       7.643         dvi_encoder_m0/encg/decision2
 CLMA_98_241/Y0                    td                    0.216       7.859 r       dvi_encoder_m0/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.348       8.207         dvi_encoder_m0/encg/nb9 [1]
 CLMA_106_240/Y1                   td                    0.293       8.500 r       dvi_encoder_m0/encg/N243_8_1/gateop_A2/Y1
                                   net (fanout=1)        0.342       8.842         dvi_encoder_m0/encg/nb6 [1]
                                                         0.293       9.135 r       dvi_encoder_m0/encg/N243_5.fsub_1/gateop_A2/Cout
                                                         0.000       9.135         dvi_encoder_m0/encg/dvi_encoder_m0/encg/N243_5.co [2]
 CLMS_102_241/Y3                   td                    0.292       9.427 r       dvi_encoder_m0/encg/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.638      10.065         dvi_encoder_m0/encg/nb5 [3]
 CLMA_106_241/A4                                                           r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.065         Logic Levels: 5  
                                                                                   Logic: 1.821ns(42.319%), Route: 2.482ns(57.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.231      18.355         video_clk        
 CLMA_106_241/CLK                                                          r       dvi_encoder_m0/encg/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      18.978                          
 clock uncertainty                                      -0.150      18.828                          

 Setup time                                             -0.068      18.760                          

 Data required time                                                 18.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.760                          
 Data arrival time                                                  10.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.695                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.692
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.406       5.692         video_clk        
 CLMA_106_209/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_106_209/Q1                   tco                   0.200       5.892 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.552       6.444         dvi_encoder_m0/encr/n1q_m [1]
 CLMA_106_208/Y1                   td                    0.402       6.846 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.339       7.185         _N8              
 CLMS_102_201/Y1                   td                    0.289       7.474 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.350       7.824         dvi_encoder_m0/encr/decision2
 CLMS_102_205/Y0                   td                    0.125       7.949 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.346       8.295         dvi_encoder_m0/encr/nb9 [1]
                                                         0.297       8.592 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.592         dvi_encoder_m0/encr/_N3161
 CLMS_94_205/Y3                    td                    0.292       8.884 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.343       9.227         dvi_encoder_m0/encr/nb6 [3]
 CLMA_94_200/COUT                  td                    0.331       9.558 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.558         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_94_204/Y0                    td                    0.151       9.709 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.448      10.157         dvi_encoder_m0/encr/nb5 [4]
 CLMS_94_209/B4                                                            r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.157         Logic Levels: 6  
                                                                                   Logic: 2.087ns(46.741%), Route: 2.378ns(53.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.206      18.330         video_clk        
 CLMS_94_209/CLK                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.793      19.123                          
 clock uncertainty                                      -0.150      18.973                          

 Setup time                                             -0.070      18.903                          

 Data required time                                                 18.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.903                          
 Data arrival time                                                  10.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.746                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.754
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.231       4.894         video_clk        
 CLMA_54_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_54_240/Q0                    tco                   0.185       5.079 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.304       5.383         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [8]
 DRM_62_248/ADB0[11]                                                       f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[11]

 Data arrival time                                                   5.383         Logic Levels: 0  
                                                                                   Logic: 0.185ns(37.832%), Route: 0.304ns(62.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.468       5.754         video_clk        
 DRM_62_248/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.623       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Hold time                                              -0.020       5.111                          

 Data required time                                                  5.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.111                          
 Data arrival time                                                   5.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/din_q[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.762
  Launch Clock Delay      :  4.934
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.271       4.934         video_clk        
 CLMA_82_253/CLK                                                           r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_253/Q0                    tco                   0.186       5.120 r       video_timing_data_m0/vout_data_r[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.320       5.440         vout_data[21]    
 CLMA_94_252/M2                                                            r       dvi_encoder_m0/encg/din_q[5]/opit_0/D

 Data arrival time                                                   5.440         Logic Levels: 0  
                                                                                   Logic: 0.186ns(36.759%), Route: 0.320ns(63.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.476       5.762         video_clk        
 CLMA_94_252/CLK                                                           r       dvi_encoder_m0/encg/din_q[5]/opit_0/CLK
 clock pessimism                                        -0.623       5.139                          
 clock uncertainty                                       0.000       5.139                          

 Hold time                                              -0.002       5.137                          

 Data required time                                                  5.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.137                          
 Data arrival time                                                   5.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.754
  Launch Clock Delay      :  4.885
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.222       4.885         video_clk        
 CLMA_54_232/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_54_232/Q2                    tco                   0.186       5.071 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.369       5.440         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/rd_addr [2]
 DRM_62_248/ADB0[5]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[5]

 Data arrival time                                                   5.440         Logic Levels: 0  
                                                                                   Logic: 0.186ns(33.514%), Route: 0.369ns(66.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.468       5.754         video_clk        
 DRM_62_248/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.623       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Hold time                                               0.005       5.136                          

 Data required time                                                  5.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.136                          
 Data arrival time                                                   5.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  5.701
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.413    9145.701         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.198    9145.899 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.297    9147.196         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
 CLMS_46_225/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                9147.196         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.244%), Route: 1.297ns(86.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.207    9144.889         video_clk        
 CLMS_46_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.446    9145.335                          
 clock uncertainty                                      -0.150    9145.185                          

 Setup time                                             -0.034    9145.151                          

 Data required time                                               9145.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.151                          
 Data arrival time                                                9147.196                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.045                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.883
  Launch Clock Delay      :  5.719
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.431    9145.719         ntclkbufg_3      
 CLMS_38_237/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMS_38_237/Q0                    tco                   0.198    9145.917 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.161    9147.078         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9]
 CLMA_38_236/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                9147.078         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.570%), Route: 1.161ns(85.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.220    9144.902         video_clk        
 CLMA_38_236/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.446    9145.348                          
 clock uncertainty                                      -0.150    9145.198                          

 Setup time                                             -0.034    9145.164                          

 Data required time                                               9145.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.164                          
 Data arrival time                                                9147.078                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.914                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.436    9145.724         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.198    9145.922 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       1.116    9147.038         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9147.038         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.068%), Route: 1.116ns(84.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.211    9144.893         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.446    9145.339                          
 clock uncertainty                                      -0.150    9145.189                          

 Setup time                                             -0.015    9145.174                          

 Data required time                                               9145.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.174                          
 Data arrival time                                                9147.038                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.864                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.730
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225    9494.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186    9495.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.547    9495.623         frame_read_write_m0/read_fifo_aclr
 DRM_62_228/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9495.623         Logic Levels: 0  
                                                                                   Logic: 0.186ns(25.375%), Route: 0.547ns(74.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.444    9495.735         video_clk        
 DRM_62_228/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.446    9495.289                          
 clock uncertainty                                       0.150    9495.439                          

 Hold time                                               0.006    9495.445                          

 Data required time                                               9495.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.445                          
 Data arrival time                                                9495.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.718
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.221    9494.886         ntclkbufg_3      
 CLMA_42_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_42_240/Q0                    tco                   0.186    9495.072 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.594    9495.666         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_42_241/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9495.666         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.846%), Route: 0.594ns(76.154%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.432    9495.723         video_clk        
 CLMA_42_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.446    9495.277                          
 clock uncertainty                                       0.150    9495.427                          

 Hold time                                              -0.002    9495.425                          

 Data required time                                               9495.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.425                          
 Data arrival time                                                9495.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.695
  Launch Clock Delay      :  4.868
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.203    9494.868         ntclkbufg_3      
 CLMS_46_221/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_46_221/Q3                    tco                   0.186    9495.054 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.604    9495.658         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMS_46_217/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9495.658         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.544%), Route: 0.604ns(76.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.409    9495.700         video_clk        
 CLMS_46_217/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.446    9495.254                          
 clock uncertainty                                       0.150    9495.404                          

 Hold time                                              -0.002    9495.402                          

 Data required time                                               9495.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.402                          
 Data arrival time                                                9495.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.717
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.433       5.717         video_clk5x      
 CLMS_114_277/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK

 CLMS_114_277/Q3                   tco                   0.200       5.917 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.310       6.227         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
 CLMA_118_277/Y3                   td                    0.137       6.364 f       dvi_encoder_m0/serdes_4b_10to1_m0/N78/gateop_perm/Z
                                   net (fanout=1)        0.980       7.344         dvi_encoder_m0/serdes_4b_10to1_m0/N78
 IOL_151_337/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

 Data arrival time                                                   7.344         Logic Levels: 1  
                                                                                   Logic: 0.337ns(20.713%), Route: 1.290ns(79.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237       7.591         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.386                          
 clock uncertainty                                      -0.150       8.236                          

 Setup time                                             -0.061       8.175                          

 Data required time                                                  8.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.175                          
 Data arrival time                                                   7.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.899
  Launch Clock Delay      :  5.717
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.433       5.717         video_clk5x      
 CLMA_114_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK

 CLMA_114_276/Q0                   tco                   0.200       5.917 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.232       6.149         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_114_276/Y1                   td                    0.137       6.286 f       dvi_encoder_m0/serdes_4b_10to1_m0/N77/gateop_perm/Z
                                   net (fanout=1)        0.983       7.269         dvi_encoder_m0/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   7.269         Logic Levels: 1  
                                                                                   Logic: 0.337ns(21.714%), Route: 1.215ns(78.286%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237       7.591         video_clk5x      
 IOL_151_337/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.386                          
 clock uncertainty                                      -0.150       8.236                          

 Setup time                                             -0.061       8.175                          

 Data required time                                                  8.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.175                          
 Data arrival time                                                   7.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.906                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.430       5.714         video_clk5x      
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_276/Q3                   tco                   0.200       5.914 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.232       6.146         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0h [0]
 CLMA_118_276/Y2                   td                    0.135       6.281 f       dvi_encoder_m0/serdes_4b_10to1_m0/N87/gateop_perm/Z
                                   net (fanout=1)        0.838       7.119         dvi_encoder_m0/serdes_4b_10to1_m0/N87
 IOL_151_321/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/D[0]

 Data arrival time                                                   7.119         Logic Levels: 1  
                                                                                   Logic: 0.335ns(23.843%), Route: 1.070ns(76.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.220       7.574         video_clk5x      
 IOL_151_321/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.369                          
 clock uncertainty                                      -0.150       8.219                          

 Setup time                                             -0.061       8.158                          

 Data required time                                                  8.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.158                          
 Data arrival time                                                   7.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.039                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.836
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.224       4.886         video_clk5x      
 CLMS_102_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_102_281/Q2                   tco                   0.185       5.071 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.129       5.200         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_102_281/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.200         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.438       5.722         video_clk5x      
 CLMS_102_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.836       4.886                          
 clock uncertainty                                       0.000       4.886                          

 Hold time                                              -0.043       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   5.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.836
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.224       4.886         video_clk5x      
 CLMS_102_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMS_102_281/Q2                   tco                   0.185       5.071 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.129       5.200         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMS_102_281/C4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.200         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.438       5.722         video_clk5x      
 CLMS_102_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.836       4.886                          
 clock uncertainty                                       0.000       4.886                          

 Hold time                                              -0.044       4.842                          

 Data required time                                                  4.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.842                          
 Data arrival time                                                   5.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.710
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.808
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.221       4.883         video_clk5x      
 CLMA_106_281/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_106_281/Q2                   tco                   0.185       5.068 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.236       5.304         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_106_289/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   5.304         Logic Levels: 0  
                                                                                   Logic: 0.185ns(43.943%), Route: 0.236ns(56.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.426       5.710         video_clk5x      
 CLMA_106_289/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -0.808       4.902                          
 clock uncertainty                                       0.000       4.902                          

 Hold time                                               0.027       4.929                          

 Data required time                                                  4.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.929                          
 Data arrival time                                                   5.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.739
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.453      32.661         video_clk        
 CLMA_106_264/CLK                                                          r       dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_264/Q1                   tco                   0.198      32.859 f       dvi_encoder_m0/encg/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.267      34.126         dvi_encoder_m0/red [9]
 CLMA_106_272/B1                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                  34.126         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.515%), Route: 1.267ns(86.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.230      34.504         video_clk5x      
 CLMA_106_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.020                          
 clock uncertainty                                      -0.150      34.870                          

 Setup time                                             -0.139      34.731                          

 Data required time                                                 34.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.731                          
 Data arrival time                                                  34.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.895
  Launch Clock Delay      :  5.736
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.450      32.658         video_clk        
 CLMA_98_272/CLK                                                           r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_272/Q3                    tco                   0.200      32.858 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.108      33.966         dvi_encoder_m0/blue [7]
 CLMA_102_272/D2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.966         Logic Levels: 0  
                                                                                   Logic: 0.200ns(15.291%), Route: 1.108ns(84.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.233      34.507         video_clk5x      
 CLMA_102_272/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.023                          
 clock uncertainty                                      -0.150      34.873                          

 Setup time                                             -0.210      34.663                          

 Data required time                                                 34.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.663                          
 Data arrival time                                                  33.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.697                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  5.706
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.420      32.628         video_clk        
 CLMA_138_316/CLK                                                          r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_138_316/Q0                   tco                   0.200      32.828 r       dvi_encoder_m0/encb/dout[1]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.829      33.657         dvi_encoder_m0/blue [1]
 CLMA_142_316/A2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.657         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.436%), Route: 0.829ns(80.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.209      34.483         video_clk5x      
 CLMA_142_316/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      34.999                          
 clock uncertainty                                      -0.150      34.849                          

 Setup time                                             -0.215      34.634                          

 Data required time                                                 34.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.634                          
 Data arrival time                                                  33.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.731
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.249       4.912         video_clk        
 CLMA_98_260/CLK                                                           r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_260/Q0                    tco                   0.186       5.098 r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.355       5.453         dvi_encoder_m0/red [5]
 CLMS_102_273/D4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.453         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.381%), Route: 0.355ns(65.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.447       5.731         video_clk5x      
 CLMS_102_273/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.215                          
 clock uncertainty                                       0.150       5.365                          

 Hold time                                              -0.036       5.329                          

 Data required time                                                  5.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.329                          
 Data arrival time                                                   5.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.884
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.221       4.884         video_clk        
 CLMA_106_280/CLK                                                          r       dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_280/Q3                   tco                   0.186       5.070 r       dvi_encoder_m0/encr/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.438       5.508         dvi_encoder_m0/green [3]
 CLMA_106_276/B1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.808%), Route: 0.438ns(70.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.439       5.723         video_clk5x      
 CLMA_106_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.207                          
 clock uncertainty                                       0.150       5.357                          

 Hold time                                              -0.089       5.268                          

 Data required time                                                  5.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.268                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.717
  Launch Clock Delay      :  4.886
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.223       4.886         video_clk        
 CLMA_114_272/CLK                                                          r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_272/Q0                   tco                   0.186       5.072 r       dvi_encoder_m0/encr/dout[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.443       5.515         dvi_encoder_m0/green [1]
 CLMA_114_276/A1                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.571%), Route: 0.443ns(70.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.433       5.717         video_clk5x      
 CLMA_114_276/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.201                          
 clock uncertainty                                       0.150       5.351                          

 Hold time                                              -0.087       5.264                          

 Data required time                                                  5.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.264                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.702
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.414       5.702         ntclkbufg_3      
 CLMA_58_88/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q3                     tco                   0.198       5.900 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.097       6.997         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   6.997         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.290%), Route: 1.097ns(84.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.911      10.464                          

 Data required time                                                 10.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.464                          
 Data arrival time                                                   6.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_30_85/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_85/Q0                     tco                   0.198       5.892 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.691       6.583         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.583         Logic Levels: 0  
                                                                                   Logic: 0.198ns(22.272%), Route: 0.691ns(77.728%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.912      10.463                          

 Data required time                                                 10.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.463                          
 Data arrival time                                                   6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.860
  Launch Clock Delay      :  5.736
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.851       6.587 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.382       7.969         s00_axi_wready   
 CLMS_66_73/Y3                     td                    0.129       8.098 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.646       8.744         u_aq_axi_master/N5
                                                         0.212       8.956 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.956         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2913
 CLMA_78_44/COUT                   td                    0.080       9.036 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.036         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2915
                                                         0.052       9.088 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.088         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2917
 CLMA_78_48/Y3                     td                    0.292       9.380 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.567       9.947         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMS_78_53/Y1                     td                    0.129      10.076 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.500      10.576         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_86_49/COUT                   td                    0.327      10.903 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.903         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.055      10.958 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      10.958         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.958         Logic Levels: 5  
                                                                                   Logic: 2.127ns(40.732%), Route: 3.095ns(59.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.195      14.860         ntclkbufg_3      
 CLMS_86_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.623      15.483                          
 clock uncertainty                                      -0.150      15.333                          

 Setup time                                             -0.105      15.228                          

 Data required time                                                 15.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.228                          
 Data arrival time                                                  10.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q3                    tco                   0.185       5.063 f       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.329       5.392         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.992%), Route: 0.329ns(64.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.111       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q1                    tco                   0.185       5.063 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.330       5.393         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.922%), Route: 0.330ns(64.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.110       5.223                          

 Data required time                                                  5.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.223                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.213       4.878         ntclkbufg_3      
 CLMA_30_100/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q2                    tco                   0.185       5.063 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.329       5.392         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.992%), Route: 0.329ns(64.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.103       5.216                          

 Data required time                                                  5.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.216                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.401     355.673         video_clk        
 CLMA_42_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_42_213/Q1                    tco                   0.198     355.871 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.419     357.290         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_42_212/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 357.290         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.245%), Route: 1.419ns(87.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.191     354.856         ntclkbufg_3      
 CLMA_42_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.446     355.302                          
 clock uncertainty                                      -0.150     355.152                          

 Setup time                                             -0.034     355.118                          

 Data required time                                                355.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.118                          
 Data arrival time                                                 357.290                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.172                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  5.725
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.439     355.711         video_clk        
 CLMA_38_124/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.198     355.909 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.026     356.935         read_req         
 CLMS_38_125/M0                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 356.935         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.176%), Route: 1.026ns(83.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.229     354.894         ntclkbufg_3      
 CLMS_38_125/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.446     355.340                          
 clock uncertainty                                      -0.150     355.190                          

 Setup time                                             -0.034     355.156                          

 Data required time                                                355.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.156                          
 Data arrival time                                                 356.935                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.779                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  5.686
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.400     355.672         video_clk        
 CLMS_46_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_209/Q0                    tco                   0.198     355.870 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.008     356.878         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_46_213/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                 356.878         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.418%), Route: 1.008ns(83.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.194     354.859         ntclkbufg_3      
 CLMS_46_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.446     355.305                          
 clock uncertainty                                      -0.150     355.155                          

 Setup time                                             -0.034     355.121                          

 Data required time                                                355.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.121                          
 Data arrival time                                                 356.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.757                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.710
  Launch Clock Delay      :  4.879
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.216       4.879         video_clk        
 CLMS_46_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_46_233/Q3                    tco                   0.186       5.065 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.602       5.667         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMS_46_229/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                   5.667         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.604%), Route: 0.602ns(76.396%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.422       5.710         ntclkbufg_3      
 CLMS_46_229/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.446       5.264                          
 clock uncertainty                                       0.150       5.414                          

 Hold time                                              -0.002       5.412                          

 Data required time                                                  5.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.412                          
 Data arrival time                                                   5.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.731
  Launch Clock Delay      :  4.895
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.232       4.895         video_clk        
 CLMA_50_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_50_245/Q0                    tco                   0.186       5.081 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.608       5.689         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_50_244/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   5.689         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.426%), Route: 0.608ns(76.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.443       5.731         ntclkbufg_3      
 CLMA_50_244/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.446       5.285                          
 clock uncertainty                                       0.150       5.435                          

 Hold time                                              -0.002       5.433                          

 Data required time                                                  5.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.433                          
 Data arrival time                                                   5.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.696
  Launch Clock Delay      :  4.860
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.197       4.860         video_clk        
 CLMA_50_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.186       5.046 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.610       5.656         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_50_213/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   5.656         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.367%), Route: 0.610ns(76.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.408       5.696         ntclkbufg_3      
 CLMA_50_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.446       5.250                          
 clock uncertainty                                       0.150       5.400                          

 Hold time                                              -0.002       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                   5.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.457       6.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_30_68/Y0                     td                    0.216       6.547 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       6.776         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.129       6.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.463       7.368         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_76/Y2                     td                    0.217       7.585 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        0.999       8.584         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   8.584         Logic Levels: 3  
                                                                                   Logic: 0.762ns(26.186%), Route: 2.148ns(73.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -2.157      23.378                          

 Data required time                                                 23.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.378                          
 Data arrival time                                                   8.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.457       6.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_30_68/Y0                     td                    0.216       6.547 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       6.776         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.129       6.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.348       7.253         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_69/Y0                     td                    0.216       7.469 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]_3/gateop_perm/Z
                                   net (fanout=40)       0.541       8.010         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7289
 CLMA_42_48/Y0                     td                    0.294       8.304 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/gateop_perm/Z
                                   net (fanout=1)        0.755       9.059         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                   9.059         Logic Levels: 4  
                                                                                   Logic: 1.055ns(31.167%), Route: 2.330ns(68.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.333      24.202                          

 Data required time                                                 24.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.202                          
 Data arrival time                                                   9.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.457       6.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_30_68/Y0                     td                    0.216       6.547 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.229       6.776         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12733
 CLMA_30_68/Y1                     td                    0.129       6.905 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.348       7.253         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_69/Y0                     td                    0.216       7.469 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[19]_3/gateop_perm/Z
                                   net (fanout=40)       0.558       8.027         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N7289
 CLMS_46_53/Y0                     td                    0.294       8.321 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[7]/gateop_perm/Z
                                   net (fanout=1)        0.870       9.191         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                   9.191         Logic Levels: 4  
                                                                                   Logic: 1.055ns(29.997%), Route: 2.462ns(70.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.194      24.341                          

 Data required time                                                 24.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.341                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.674
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.178       4.841         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMS_26_189/Q2                    tco                   0.185       5.026 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.156         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMS_26_189/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   5.156         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -0.832       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.026       4.868                          

 Data required time                                                  4.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.868                          
 Data arrival time                                                   5.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.674
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.178       4.841         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/CLK

 CLMS_26_189/Q1                    tco                   0.186       5.027 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.157         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [0]
 CLMS_26_189/M3                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/D

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMS_26_189/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.832       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                              -0.002       4.840                          

 Data required time                                                  4.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.840                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.668
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.172       4.835         ntclkbufg_2      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK

 CLMS_38_177/Q1                    tco                   0.186       5.021 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4]
 CLMS_38_177/M0                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.382       5.668         ntclkbufg_2      
 CLMS_38_177/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                        -0.832       4.836                          
 clock uncertainty                                       0.000       4.836                          

 Hold time                                              -0.002       4.834                          

 Data required time                                                  4.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.834                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.880
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.957      21.773         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/Y0                    td                    0.125      21.898 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.303      22.201         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_144/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.201         Logic Levels: 1  
                                                                                   Logic: 1.360ns(51.908%), Route: 1.260ns(48.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.217      24.880         ntclkbufg_2      
 CLMA_26_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.396                          
 clock uncertainty                                      -0.150      25.246                          

 Setup time                                             -0.213      25.033                          

 Data required time                                                 25.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.033                          
 Data arrival time                                                  22.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.957      21.773         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/Y0                    td                    0.125      21.898 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.193      22.091         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMS_26_149/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.091         Logic Levels: 1  
                                                                                   Logic: 1.360ns(54.183%), Route: 1.150ns(45.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.212      24.875         ntclkbufg_2      
 CLMS_26_149/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.391                          
 clock uncertainty                                      -0.150      25.241                          

 Setup time                                             -0.213      25.028                          

 Data required time                                                 25.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.028                          
 Data arrival time                                                  22.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.957      21.773         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/Y0                    td                    0.125      21.898 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=4)        0.193      22.091         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMS_26_149/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.091         Logic Levels: 1  
                                                                                   Logic: 1.360ns(54.183%), Route: 1.150ns(45.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.212      24.875         ntclkbufg_2      
 CLMS_26_149/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.391                          
 clock uncertainty                                      -0.150      25.241                          

 Setup time                                             -0.213      25.028                          

 Data required time                                                 25.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.028                          
 Data arrival time                                                  22.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.713
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.761      25.643         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_144/A4                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.643         Logic Levels: 0  
                                                                                   Logic: 0.967ns(55.961%), Route: 0.761ns(44.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.427      25.713         ntclkbufg_2      
 CLMA_26_144/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.197                          
 clock uncertainty                                       0.150      25.347                          

 Hold time                                              -0.035      25.312                          

 Data required time                                                 25.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.312                          
 Data arrival time                                                  25.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.709
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.777      25.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_149/D4                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.659         Logic Levels: 0  
                                                                                   Logic: 0.967ns(55.447%), Route: 0.777ns(44.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.423      25.709         ntclkbufg_2      
 CLMS_26_149/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.193                          
 clock uncertainty                                       0.150      25.343                          

 Hold time                                              -0.036      25.307                          

 Data required time                                                 25.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.307                          
 Data arrival time                                                  25.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.709
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   0.982      24.897 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.047      25.944         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_97/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.944         Logic Levels: 0  
                                                                                   Logic: 0.982ns(48.398%), Route: 1.047ns(51.602%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.423      25.709         ntclkbufg_2      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.516      25.193                          
 clock uncertainty                                       0.150      25.343                          

 Hold time                                              -0.002      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  25.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.427       5.713         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.198       5.911 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.564       6.475         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.475         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.984%), Route: 0.564ns(74.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.563       8.718                          

 Data required time                                                  8.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.718                          
 Data arrival time                                                   6.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.427       5.713         ntclkbufg_2      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_101/Q0                    tco                   0.200       5.913 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.567       6.480         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.480         Logic Levels: 0  
                                                                                   Logic: 0.200ns(26.076%), Route: 0.567ns(73.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.518       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   6.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.700
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414       5.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_88/Q0                     tco                   0.200       5.900 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.342       6.242         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMA_26_92/Y1                     td                    0.212       6.454 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.458       6.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.912         Logic Levels: 1  
                                                                                   Logic: 0.412ns(33.993%), Route: 0.800ns(66.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.049       9.232                          

 Data required time                                                  9.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.232                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.212       4.875         ntclkbufg_2      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_96/Q2                     tco                   0.186       5.061 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.355       5.416         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.416         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.381%), Route: 0.355ns(65.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_2      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_109/Q3                    tco                   0.186       5.074 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.434       5.508         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.000%), Route: 0.434ns(70.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.503       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.823  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_2      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_26_108/Q1                    tco                   0.186       5.074 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.518       5.592         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.592         Logic Levels: 0  
                                                                                   Logic: 0.186ns(26.420%), Route: 0.518ns(73.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.526
  Launch Clock Delay      :  2.935
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.399       2.935         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.200       3.135 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.565       3.700         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_292/C1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.700         Logic Levels: 0  
                                                                                   Logic: 0.200ns(26.144%), Route: 0.565ns(73.856%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.191      27.526         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.877                          
 clock uncertainty                                      -0.050      27.827                          

 Setup time                                             -0.135      27.692                          

 Data required time                                                 27.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.692                          
 Data arrival time                                                   3.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.519
  Launch Clock Delay      :  2.935
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.399       2.935         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.200       3.135 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.466       3.601         u_CORES/u_jtag_hub/data_ctrl
 CLMS_54_301/B1                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.601         Logic Levels: 0  
                                                                                   Logic: 0.200ns(30.030%), Route: 0.466ns(69.970%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.184      27.519         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.870                          
 clock uncertainty                                      -0.050      27.820                          

 Setup time                                             -0.128      27.692                          

 Data required time                                                 27.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.692                          
 Data arrival time                                                   3.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.526
  Launch Clock Delay      :  2.935
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.399       2.935         ntclkbufg_1      
 CLMA_42_304/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_42_304/Q0                    tco                   0.200       3.135 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.358       3.493         u_CORES/u_jtag_hub/data_ctrl
 CLMA_50_292/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.493         Logic Levels: 0  
                                                                                   Logic: 0.200ns(35.842%), Route: 0.358ns(64.158%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335      26.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.191      27.526         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.877                          
 clock uncertainty                                      -0.050      27.827                          

 Setup time                                             -0.206      27.621                          

 Data required time                                                 27.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.621                          
 Data arrival time                                                   3.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.977
  Launch Clock Delay      :  2.541
  Clock Pessimism Removal :  -0.435
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.226       2.541         ntclkbufg_1      
 CLMA_66_284/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/CLK

 CLMA_66_284/Q1                    tco                   0.186       2.727 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.130       2.857         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1
 CLMA_66_284/M0                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/D

 Data arrival time                                                   2.857         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.441       2.977         ntclkbufg_1      
 CLMA_66_284/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
 clock pessimism                                        -0.435       2.542                          
 clock uncertainty                                       0.000       2.542                          

 Hold time                                              -0.002       2.540                          

 Data required time                                                  2.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.540                          
 Data arrival time                                                   2.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK
Endpoint    : u_CORES/u_jtag_hub/shift/opit_0/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.950
  Launch Clock Delay      :  2.515
  Clock Pessimism Removal :  -0.434
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.200       2.515         ntclkbufg_1      
 CLMA_50_297/CLK                                                           r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK

 CLMA_50_297/Q1                    tco                   0.186       2.701 r       u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q
                                   net (fanout=6)        0.136       2.837         u_CORES/shift_d  
 CLMA_50_297/M0                                                            r       u_CORES/u_jtag_hub/shift/opit_0/D

 Data arrival time                                                   2.837         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.764%), Route: 0.136ns(42.236%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.414       2.950         ntclkbufg_1      
 CLMA_50_297/CLK                                                           r       u_CORES/u_jtag_hub/shift/opit_0/CLK
 clock pessimism                                        -0.434       2.516                          
 clock uncertainty                                       0.000       2.516                          

 Hold time                                              -0.002       2.514                          

 Data required time                                                  2.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.514                          
 Data arrival time                                                   2.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  -0.407
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315       1.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.220       2.535         ntclkbufg_1      
 CLMA_58_284/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK

 CLMA_58_284/Q0                    tco                   0.185       2.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/Q
                                   net (fanout=6)        0.131       2.851         u_CORES/u_debug_core_0/conf_reg_rbo [4]
 CLMA_58_285/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.851         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.434       2.970         ntclkbufg_1      
 CLMA_58_285/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.407       2.563                          
 clock uncertainty                                       0.000       2.563                          

 Hold time                                              -0.043       2.520                          

 Data required time                                                  2.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.520                          
 Data arrival time                                                   2.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.576
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.417      28.012         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.282      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.576      28.870         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.217      29.087 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.231      29.318         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.125      29.443 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.458      29.901         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.163      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.451      30.515         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.297      30.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.598      31.410         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_264/C4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.410         Logic Levels: 4  
                                                                                   Logic: 1.084ns(31.901%), Route: 2.314ns(68.099%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.261      52.576         ntclkbufg_1      
 CLMA_78_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.576                          
 clock uncertainty                                      -0.050      52.526                          

 Setup time                                             -0.070      52.456                          

 Data required time                                                 52.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.456                          
 Data arrival time                                                  31.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.436  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.576
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.417      28.012         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.282      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.576      28.870         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.217      29.087 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.231      29.318         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.125      29.443 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.458      29.901         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.163      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.451      30.515         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.297      30.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.598      31.410         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_264/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.410         Logic Levels: 4  
                                                                                   Logic: 1.084ns(31.901%), Route: 2.314ns(68.099%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.261      52.576         ntclkbufg_1      
 CLMA_78_264/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.576                          
 clock uncertainty                                      -0.050      52.526                          

 Setup time                                             -0.070      52.456                          

 Data required time                                                 52.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.456                          
 Data arrival time                                                  31.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.563
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595      26.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.417      28.012         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_54_297/Y0                    tco                   0.282      28.294 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.576      28.870         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_66_296/Y2                    td                    0.217      29.087 r       u_CORES/u_debug_core_0/u0_trig_unit/N535[7]_16/gateop_perm/Z
                                   net (fanout=2)        0.231      29.318         u_CORES/u_debug_core_0/_N2325
 CLMA_66_296/Y0                    td                    0.125      29.443 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_0_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=3)        0.458      29.901         u_CORES/u_debug_core_0/conf_sel_int [20]
 CLMA_70_272/Y0                    td                    0.163      30.064 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N38_2/gateop_perm/Z
                                   net (fanout=1)        0.451      30.515         u_CORES/u_debug_core_0/u_rd_addr_gen/_N134
 CLMA_70_281/Y0                    td                    0.297      30.812 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N484_16_2/gateop_perm/Z
                                   net (fanout=8)        0.459      31.271         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1505
 CLMA_78_276/B1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.271         Logic Levels: 4  
                                                                                   Logic: 1.084ns(33.262%), Route: 2.175ns(66.738%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.315      51.315         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.248      52.563         ntclkbufg_1      
 CLMA_78_276/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.563                          
 clock uncertainty                                      -0.050      52.513                          

 Setup time                                             -0.138      52.375                          

 Data required time                                                 52.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.375                          
 Data arrival time                                                  31.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.589
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.207      27.589         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_58_296/Q3                    tco                   0.186      27.775 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.139      27.914         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_58_297/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.914         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.231%), Route: 0.139ns(42.769%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.421       2.957         ntclkbufg_1      
 CLMA_58_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.002       3.005                          

 Data required time                                                  3.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.005                          
 Data arrival time                                                  27.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.961
  Launch Clock Delay      :  2.593
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.211      27.593         ntclkbufg_0      
 CLMA_58_292/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_58_292/Q0                    tco                   0.185      27.778 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=5)        0.130      27.908         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_58_293/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.908         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.425       2.961         ntclkbufg_1      
 CLMA_58_293/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.961                          
 clock uncertainty                                       0.050       3.011                          

 Hold time                                              -0.045       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                  27.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.957
  Launch Clock Delay      :  2.589
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382      26.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.207      27.589         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_58_296/Q1                    tco                   0.185      27.774 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=3)        0.130      27.904         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_58_297/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.904         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.536       1.536         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.536 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.421       2.957         ntclkbufg_1      
 CLMA_58_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.957                          
 clock uncertainty                                       0.050       3.007                          

 Hold time                                              -0.089       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                  27.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  2.928
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.375      77.928         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_301/Q0                    tco                   0.183      78.111 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.477      80.588         u_CORES/id_o [4] 
 CLMS_54_297/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  80.588         Logic Levels: 0  
                                                                                   Logic: 0.183ns(6.880%), Route: 2.477ns(93.120%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.204     127.586         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.586                          
 clock uncertainty                                      -0.050     127.536                          

 Setup time                                             -0.034     127.502                          

 Data required time                                                127.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.502                          
 Data arrival time                                                  80.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.914                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.589
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.381      77.934         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q1                    tco                   0.183      78.117 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.416      80.533         u_CORES/id_o [2] 
 CLMA_58_296/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  80.533         Logic Levels: 0  
                                                                                   Logic: 0.183ns(7.041%), Route: 2.416ns(92.959%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.207     127.589         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.589                          
 clock uncertainty                                      -0.050     127.539                          

 Setup time                                              0.001     127.540                          

 Data required time                                                127.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.540                          
 Data arrival time                                                  80.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.589
  Launch Clock Delay      :  2.928
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.553      76.553         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.553 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.375      77.928         ntclkbufg_1      
 CLMS_54_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_301/Q0                    tco                   0.183      78.111 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.348      80.459         u_CORES/id_o [4] 
 CLMA_58_296/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  80.459         Logic Levels: 0  
                                                                                   Logic: 0.183ns(7.230%), Route: 2.348ns(92.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.382     126.382         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.382 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.207     127.589         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.589                          
 clock uncertainty                                      -0.050     127.539                          

 Setup time                                             -0.034     127.505                          

 Data required time                                                127.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.505                          
 Data arrival time                                                  80.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.016
  Launch Clock Delay      :  2.526
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.191     127.526         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q2                    tco                   0.173     127.699 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.990     128.689         u_CORES/id_o [3] 
 CLMA_58_296/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.689         Logic Levels: 0  
                                                                                   Logic: 0.173ns(14.875%), Route: 0.990ns(85.125%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.421     128.016         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.016                          
 clock uncertainty                                       0.050     128.066                          

 Hold time                                              -0.002     128.064                          

 Data required time                                                128.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.064                          
 Data arrival time                                                 128.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  2.526
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.191     127.526         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q2                    tco                   0.173     127.699 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.021     128.720         u_CORES/id_o [3] 
 CLMS_54_297/AD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.720         Logic Levels: 0  
                                                                                   Logic: 0.173ns(14.489%), Route: 1.021ns(85.511%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.417     128.012         ntclkbufg_0      
 CLMS_54_297/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.012                          
 clock uncertainty                                       0.050     128.062                          

 Hold time                                               0.025     128.087                          

 Data required time                                                128.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.087                          
 Data arrival time                                                 128.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.016
  Launch Clock Delay      :  2.526
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.335     126.335         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.335 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.191     127.526         ntclkbufg_1      
 CLMA_50_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_292/Q3                    tco                   0.173     127.699 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.230     128.929         u_CORES/id_o [1] 
 CLMA_58_296/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.929         Logic Levels: 0  
                                                                                   Logic: 0.173ns(12.331%), Route: 1.230ns(87.669%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.595     126.595         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.595 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.421     128.016         ntclkbufg_0      
 CLMA_58_296/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.016                          
 clock uncertainty                                       0.050     128.066                          

 Hold time                                              -0.002     128.064                          

 Data required time                                                128.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.064                          
 Data arrival time                                                 128.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.454       3.435         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.198       3.633 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.289       4.922         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.315%), Route: 1.289ns(86.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.223      22.928         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.204                          
 clock uncertainty                                      -0.050      23.154                          

 Recovery time                                          -0.203      22.951                          

 Data required time                                                 22.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.951                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.454       3.435         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.198       3.633 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.289       4.922         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.315%), Route: 1.289ns(86.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.223      22.928         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.204                          
 clock uncertainty                                      -0.050      23.154                          

 Recovery time                                          -0.203      22.951                          

 Data required time                                                 22.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.951                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  3.435
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.454       3.435         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.198       3.633 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      1.289       4.922         u_CORES/u_debug_core_0/resetn
 CLMS_114_273/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/RS

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.315%), Route: 1.289ns(86.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.223      22.928         sys_clk_g        
 CLMS_114_273/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.276      23.204                          
 clock uncertainty                                      -0.050      23.154                          

 Recovery time                                          -0.203      22.951                          

 Data required time                                                 22.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.951                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.433
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.239       2.944         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.185       3.129 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.303       3.432         u_CORES/u_debug_core_0/resetn
 CLMA_86_276/RSCO                  td                    0.086       3.518 r       u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.518         ntR563           
 CLMA_86_280/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.518         Logic Levels: 1  
                                                                                   Logic: 0.271ns(47.213%), Route: 0.303ns(52.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.452       3.433         sys_clk_g        
 CLMA_86_280/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                            0.000       3.157                          

 Data required time                                                  3.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.157                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.430
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  -0.463
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.239       2.944         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.185       3.129 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.146       3.275         u_CORES/u_debug_core_0/resetn
 CLMA_78_284/RSCO                  td                    0.086       3.361 r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.361         ntR562           
 CLMA_78_288/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.361         Logic Levels: 1  
                                                                                   Logic: 0.271ns(64.988%), Route: 0.146ns(35.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.449       3.430         sys_clk_g        
 CLMA_78_288/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Removal time                                            0.000       2.967                          

 Data required time                                                  2.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.967                          
 Data arrival time                                                   3.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.239       2.944         sys_clk_g        
 CLMS_78_285/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_78_285/Q2                    tco                   0.185       3.129 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=233)      0.303       3.432         u_CORES/u_debug_core_0/resetn
 CLMA_86_276/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.432         Logic Levels: 0  
                                                                                   Logic: 0.185ns(37.910%), Route: 0.303ns(62.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.456       3.437         sys_clk_g        
 CLMA_86_276/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Removal time                                           -0.147       3.014                          

 Data required time                                                  3.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.014                          
 Data arrival time                                                   3.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.436    9145.724         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.198    9145.922 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.656    9146.578         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.097    9146.675 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9146.675         ntR25            
 CLMS_46_213/RSCO                  td                    0.075    9146.750 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.750         ntR24            
 CLMS_46_217/RSCO                  td                    0.075    9146.825 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.825         ntR23            
 CLMS_46_221/RSCO                  td                    0.075    9146.900 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9146.900         ntR22            
 CLMS_46_225/RSCO                  td                    0.075    9146.975 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.975         ntR21            
 CLMS_46_229/RSCO                  td                    0.075    9147.050 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9147.050         ntR20            
 CLMS_46_233/RSCO                  td                    0.075    9147.125 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9147.125         ntR19            
 CLMS_46_237/RSCO                  td                    0.075    9147.200 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9147.200         ntR18            
 CLMS_46_241/RSCO                  td                    0.075    9147.275 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9147.275         ntR17            
 CLMS_46_245/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9147.275         Logic Levels: 9  
                                                                                   Logic: 0.895ns(57.705%), Route: 0.656ns(42.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.229    9144.911         video_clk        
 CLMS_46_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.357                          
 clock uncertainty                                      -0.150    9145.207                          

 Recovery time                                           0.000    9145.207                          

 Data required time                                               9145.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.207                          
 Data arrival time                                                9147.275                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.068                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.436    9145.724         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.198    9145.922 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.656    9146.578         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.097    9146.675 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9146.675         ntR25            
 CLMS_46_213/RSCO                  td                    0.075    9146.750 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.750         ntR24            
 CLMS_46_217/RSCO                  td                    0.075    9146.825 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.825         ntR23            
 CLMS_46_221/RSCO                  td                    0.075    9146.900 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9146.900         ntR22            
 CLMS_46_225/RSCO                  td                    0.075    9146.975 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.975         ntR21            
 CLMS_46_229/RSCO                  td                    0.075    9147.050 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9147.050         ntR20            
 CLMS_46_233/RSCO                  td                    0.075    9147.125 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9147.125         ntR19            
 CLMS_46_237/RSCO                  td                    0.075    9147.200 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9147.200         ntR18            
 CLMS_46_241/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                9147.200         Logic Levels: 8  
                                                                                   Logic: 0.820ns(55.556%), Route: 0.656ns(44.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224    9144.906         video_clk        
 CLMS_46_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.446    9145.352                          
 clock uncertainty                                      -0.150    9145.202                          

 Recovery time                                           0.000    9145.202                          

 Data required time                                               9145.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.202                          
 Data arrival time                                                9147.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.436    9145.724         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.198    9145.922 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.656    9146.578         frame_read_write_m0/read_fifo_aclr
 CLMS_46_209/RSCO                  td                    0.097    9146.675 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9146.675         ntR25            
 CLMS_46_213/RSCO                  td                    0.075    9146.750 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.750         ntR24            
 CLMS_46_217/RSCO                  td                    0.075    9146.825 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.825         ntR23            
 CLMS_46_221/RSCO                  td                    0.075    9146.900 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9146.900         ntR22            
 CLMS_46_225/RSCO                  td                    0.075    9146.975 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.975         ntR21            
 CLMS_46_229/RSCO                  td                    0.075    9147.050 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9147.050         ntR20            
 CLMS_46_233/RSCO                  td                    0.075    9147.125 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9147.125         ntR19            
 CLMS_46_237/RSCO                  td                    0.075    9147.200 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000    9147.200         ntR18            
 CLMS_46_241/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                9147.200         Logic Levels: 8  
                                                                                   Logic: 0.820ns(55.556%), Route: 0.656ns(44.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.224    9144.906         video_clk        
 CLMS_46_241/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.446    9145.352                          
 clock uncertainty                                      -0.150    9145.202                          

 Recovery time                                           0.000    9145.202                          

 Data required time                                               9145.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.202                          
 Data arrival time                                                9147.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225    9494.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186    9495.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.353    9495.429         frame_read_write_m0/read_fifo_aclr
 CLMA_42_225/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.429         Logic Levels: 0  
                                                                                   Logic: 0.186ns(34.508%), Route: 0.353ns(65.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.414    9495.705         video_clk        
 CLMA_42_225/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.259                          
 clock uncertainty                                       0.150    9495.409                          

 Removal time                                           -0.154    9495.255                          

 Data required time                                               9495.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.255                          
 Data arrival time                                                9495.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.376  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.712
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225    9494.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186    9495.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.442    9495.518         frame_read_write_m0/read_fifo_aclr
 CLMS_38_229/RSCO                  td                    0.086    9495.604 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9495.604         ntR29            
 CLMS_38_233/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                9495.604         Logic Levels: 1  
                                                                                   Logic: 0.272ns(38.095%), Route: 0.442ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.426    9495.717         video_clk        
 CLMS_38_233/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.446    9495.271                          
 clock uncertainty                                       0.150    9495.421                          

 Removal time                                            0.000    9495.421                          

 Data required time                                               9495.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.421                          
 Data arrival time                                                9495.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.729
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225    9494.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186    9495.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.438    9495.514         frame_read_write_m0/read_fifo_aclr
 CLMA_50_245/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.514         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.808%), Route: 0.438ns(70.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N19             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.443    9495.734         video_clk        
 CLMA_50_245/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.288                          
 clock uncertainty                                       0.150    9495.438                          

 Removal time                                           -0.154    9495.284                          

 Data required time                                               9495.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.284                          
 Data arrival time                                                9495.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.443       5.731         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       5.929 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       0.999       6.928         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.097       7.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.025         ntR55            
 CLMA_94_32/RSCO                   td                    0.071       7.096 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.096         ntR54            
 CLMA_94_36/RSCO                   td                    0.071       7.167 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.167         ntR53            
 CLMA_94_40/RSCO                   td                    0.071       7.238 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       7.238         ntR52            
 CLMA_94_44/RSCO                   td                    0.071       7.309 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.309         ntR51            
 CLMA_94_48/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/RS

 Data arrival time                                                   7.309         Logic Levels: 5  
                                                                                   Logic: 0.579ns(36.692%), Route: 0.999ns(63.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.193      14.858         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.623      15.481                          
 clock uncertainty                                      -0.150      15.331                          

 Recovery time                                           0.000      15.331                          

 Data required time                                                 15.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.331                          
 Data arrival time                                                   7.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.022                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.443       5.731         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       5.929 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       0.999       6.928         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.097       7.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.025         ntR55            
 CLMA_94_32/RSCO                   td                    0.071       7.096 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.096         ntR54            
 CLMA_94_36/RSCO                   td                    0.071       7.167 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.167         ntR53            
 CLMA_94_40/RSCO                   td                    0.071       7.238 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       7.238         ntR52            
 CLMA_94_44/RSCO                   td                    0.071       7.309 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.309         ntR51            
 CLMA_94_48/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RS

 Data arrival time                                                   7.309         Logic Levels: 5  
                                                                                   Logic: 0.579ns(36.692%), Route: 0.999ns(63.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.193      14.858         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                         0.623      15.481                          
 clock uncertainty                                      -0.150      15.331                          

 Recovery time                                           0.000      15.331                          

 Data required time                                                 15.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.331                          
 Data arrival time                                                   7.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.022                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.731
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.443       5.731         ntclkbufg_3      
 CLMA_78_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       5.929 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=88)       0.999       6.928         frame_read_write_m0/write_fifo_aclr
 CLMA_94_28/RSCO                   td                    0.097       7.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.025         ntR55            
 CLMA_94_32/RSCO                   td                    0.071       7.096 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.096         ntR54            
 CLMA_94_36/RSCO                   td                    0.071       7.167 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.167         ntR53            
 CLMA_94_40/RSCO                   td                    0.071       7.238 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=6)        0.000       7.238         ntR52            
 CLMA_94_44/RSCO                   td                    0.071       7.309 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.309         ntR51            
 CLMA_94_48/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/RS

 Data arrival time                                                   7.309         Logic Levels: 5  
                                                                                   Logic: 0.579ns(36.692%), Route: 0.999ns(63.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.193      14.858         ntclkbufg_3      
 CLMA_94_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                         0.623      15.481                          
 clock uncertainty                                      -0.150      15.331                          

 Recovery time                                           0.000      15.331                          

 Data required time                                                 15.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.331                          
 Data arrival time                                                   7.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.022                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.755
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225       4.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186       5.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.438       5.514         frame_read_write_m0/read_fifo_aclr
 CLMA_50_245/RSCO                  td                    0.086       5.600 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.600         ntR39            
 CLMA_50_249/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.600         Logic Levels: 1  
                                                                                   Logic: 0.272ns(38.310%), Route: 0.438ns(61.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.467       5.755         ntclkbufg_3      
 CLMA_50_249/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.623       5.132                          
 clock uncertainty                                       0.000       5.132                          

 Removal time                                            0.000       5.132                          

 Data required time                                                  5.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.132                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.468                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.720
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225       4.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186       5.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.359       5.435         frame_read_write_m0/read_fifo_aclr
 CLMA_42_236/RSCO                  td                    0.086       5.521 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.521         ntR38            
 CLMA_42_240/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.521         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.106%), Route: 0.359ns(56.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.432       5.720         ntclkbufg_3      
 CLMA_42_240/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.793       4.927                          
 clock uncertainty                                       0.000       4.927                          

 Removal time                                            0.000       4.927                          

 Data required time                                                  4.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.927                          
 Data arrival time                                                   5.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.594                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.707
  Launch Clock Delay      :  4.890
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.225       4.890         ntclkbufg_3      
 CLMA_58_233/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.186       5.076 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=39)       0.353       5.429         frame_read_write_m0/read_fifo_aclr
 CLMA_42_225/RSCO                  td                    0.086       5.515 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.515         ntR37            
 CLMA_42_229/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.515         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.520%), Route: 0.353ns(56.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.419       5.707         ntclkbufg_3      
 CLMA_42_229/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.793       4.914                          
 clock uncertainty                                       0.000       4.914                          

 Removal time                                            0.000       4.914                          

 Data required time                                                  4.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.914                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  5.670
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.384       5.670         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.198       5.868 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.480       7.348         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_76/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.800%), Route: 1.480ns(88.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.191      24.854         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
 clock pessimism                                         0.623      25.477                          
 clock uncertainty                                      -0.150      25.327                          

 Recovery time                                          -0.203      25.124                          

 Data required time                                                 25.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.124                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  5.670
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.384       5.670         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.198       5.868 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.480       7.348         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_76/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.800%), Route: 1.480ns(88.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.191      24.854         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         0.623      25.477                          
 clock uncertainty                                      -0.150      25.327                          

 Recovery time                                          -0.203      25.124                          

 Data required time                                                 25.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.124                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  5.670
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.384       5.670         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.198       5.868 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.480       7.348         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_77/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   7.348         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.800%), Route: 1.480ns(88.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.191      24.854         ntclkbufg_2      
 CLMS_26_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                         0.623      25.477                          
 clock uncertainty                                      -0.150      25.327                          

 Recovery time                                          -0.203      25.124                          

 Data required time                                                 25.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.124                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[4]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.679
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.175       4.838         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.186       5.024 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.341       5.365         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_169/RSCO                  td                    0.093       5.458 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.458         ntR596           
 CLMA_30_173/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[4]/opit_0_inv/RS

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.000%), Route: 0.341ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[4]/opit_0_inv/CLK
 clock pessimism                                        -0.805       4.874                          
 clock uncertainty                                       0.000       4.874                          

 Removal time                                            0.000       4.874                          

 Data required time                                                  4.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.874                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.679
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.175       4.838         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.186       5.024 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.341       5.365         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_169/RSCO                  td                    0.093       5.458 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.458         ntR596           
 CLMA_30_173/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/RS

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.000%), Route: 0.341ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                        -0.805       4.874                          
 clock uncertainty                                       0.000       4.874                          

 Removal time                                            0.000       4.874                          

 Data required time                                                  4.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.874                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.679
  Launch Clock Delay      :  4.838
  Clock Pessimism Removal :  -0.805
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.175       4.838         ntclkbufg_2      
 CLMA_30_180/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_30_180/Q0                    tco                   0.186       5.024 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.341       5.365         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_169/RSCO                  td                    0.093       5.458 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.458         ntR596           
 CLMA_30_173/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/RS

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.000%), Route: 0.341ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_173/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[6]/opit_0_inv/CLK
 clock pessimism                                        -0.805       4.874                          
 clock uncertainty                                       0.000       4.874                          

 Removal time                                            0.000       4.874                          

 Data required time                                                  4.874                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.874                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.401       5.687         ntclkbufg_2      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q1                     tco                   0.198       5.885 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.598       8.483         nt_ddr_init_done 
 IOL_151_118/DO                    td                    0.078       8.561 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.561         ddr_init_done_obuf/ntO
 IOBD_152_118/PAD                  td                    1.886      10.447 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.092      10.539         ddr_init_done    
 R10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  10.539         Logic Levels: 2  
                                                                                   Logic: 2.162ns(44.559%), Route: 2.690ns(55.441%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.401       5.687         ntclkbufg_2      
 CLMA_26_168/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_26_168/Q0                    tco                   0.198       5.885 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.144       7.029         nt_ddrphy_rst_done
 IOL_7_254/DO                      td                    0.078       7.107 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.107         ddrphy_rst_done_obuf/ntO
 IOBD_0_254/PAD                    td                    1.886       8.993 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.070       9.063         ddrphy_rst_done  
 E1                                                                        f       ddrphy_rst_done (port)

 Data arrival time                                                   9.063         Logic Levels: 2  
                                                                                   Logic: 2.162ns(64.040%), Route: 1.214ns(35.960%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       1.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       1.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.979       2.034         _N19             
 USCM_74_104/CLK_USCM              td                    0.000       2.034 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1286)     1.581       3.615         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.987 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.339         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.339 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       5.760         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       6.082 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.082         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       7.877 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.973         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D18                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.076       0.076         uart_rx          
 IOBD_152_258/DIN                  td                    0.734       0.810 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.810         uart_rx_ibuf/ntD 
 IOL_151_258/RX_DATA_DD            td                    0.066       0.876 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.272       1.148         nt_uart_rx       
 CLMA_138_257/D2                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.148         Logic Levels: 2  
                                                                                   Logic: 0.800ns(69.686%), Route: 0.348ns(30.314%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D18                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.076       0.076         uart_rx          
 IOBD_152_258/DIN                  td                    0.734       0.810 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.810         uart_rx_ibuf/ntD 
 IOL_151_258/RX_DATA_DD            td                    0.066       0.876 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.318       1.194         nt_uart_rx       
 CLMA_138_257/M0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   1.194         Logic Levels: 2  
                                                                                   Logic: 0.800ns(67.002%), Route: 0.394ns(32.998%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.734       0.781 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.066       0.847 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=1)        0.372       1.219         nt_hs_input      
 CLMA_130_9/A4                                                             r       block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.219         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.628%), Route: 0.419ns(34.372%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_122_248/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_122_248/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_122_268/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.447     500.000         0.553           Low Pulse Width   DRM_122_248/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_122_248/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_122_248/CLKB[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.177       6.730           0.553           High Pulse Width  DRM_62_248/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_62_228/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.840       5.000           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.840       5.000           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.447       5.000           0.553           Low Pulse Width   DRM_62_248/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMA_26_76/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_122_268/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_122_268/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_34_288/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMS_54_297/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test/place_route/top_pnr.adf       
| Output     | D:/Projects/FPGA_match/final_test/report_timing/top_rtp.adf     
|            | D:/Projects/FPGA_match/final_test/report_timing/top.rtr         
+-------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 528,990,208 bytes
Total CPU  time to report_timing completion : 7.297 sec
Total real time to report_timing completion : 9.000 sec
