// Seed: 1279061142
module module_0 (
    output tri1 id_0
    , id_11,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri1 id_6
    , id_12,
    output supply0 id_7,
    input wor id_8,
    output supply0 id_9
);
  logic id_13;
endmodule
module module_1 #(
    parameter id_15 = 32'd51
) (
    input wand id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wor id_4,
    input uwire id_5,
    output tri id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    input wand id_12,
    input supply1 id_13,
    output wire id_14
    , id_17,
    output tri1 _id_15
);
  wire id_18[id_15 : -1];
  tri0 id_19 = -1 == -1;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_0,
      id_2,
      id_4,
      id_13,
      id_13,
      id_7,
      id_11,
      id_7
  );
  assign modCall_1.id_8 = 0;
  assign id_7 = 1;
  logic id_20;
endmodule
