This folder contains the Verilog project files of my B.Tech final year project (senior level design project) on "Regulation and Control of City Traffic System using FPGA". All dates mentioned in the project are in DD-MM-YYYY format.

Navigate to "level1" which represents the single-node traffic model. All documents, including code, photos, videos, thesis, etc. are in it. These files are my copyright with all rights reserved. You can only view the files, and may not copy, modify or use it for your purpose, unless explicitly specified with my written permission.

For further information, contact
Mayank Prasad
max@maxEmbedded.com

Last Updated: 06-10-2013 (DD-MM-YYYY)