// Seed: 3002088364
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  output tri0 id_1;
  assign id_1 = (-1);
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd29
) (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5[1 'b0 : id_6],
    input wire _id_6
);
  assign id_5 = 1;
  logic id_8;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_1 = -1;
endmodule
