

================================================================
== Vivado HLS Report for 'image_filter_fh_Loop_1_proc'
================================================================
* Date:           Wed Jun  3 13:51:36 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.50|      5.69|        0.81|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  366924|  366924|  366924|  366924|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  366922|  366922|         3|          1|          1|  366921|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %img_2_data_stream_0_V, [8 x i8]* @str72, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str73, [1 x i8]* @str73, [8 x i8]* @str72)

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %img_12_data_stream_0_V, [8 x i8]* @str68, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str69, [1 x i8]* @str69, [8 x i8]* @str68)

ST_1: stg_8 [1/1] 1.57ns
newFuncRoot:2  br label %.preheader.i


 <State 2>: 5.51ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i19 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %._crit_edge.i ]

ST_2: i_0_i [1/1] 0.00ns
.preheader.i:1  %i_0_i = phi i10 [ 0, %newFuncRoot ], [ %i_0_i_mid2, %._crit_edge.i ]

ST_2: asd_0_i [1/1] 0.00ns
.preheader.i:2  %asd_0_i = phi i10 [ 0, %newFuncRoot ], [ %asd, %._crit_edge.i ]

ST_2: exitcond_flatten [1/1] 2.33ns
.preheader.i:3  %exitcond_flatten = icmp eq i19 %indvar_flatten, -157367

ST_2: indvar_flatten_next [1/1] 2.08ns
.preheader.i:4  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_14 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_flatten, label %"test<480, 640, 480, 640, 51>.exit.exitStub", label %.preheader.preheader.i

ST_2: exitcond_i4 [1/1] 2.07ns
.preheader.preheader.i:1  %exitcond_i4 = icmp eq i10 %asd_0_i, -333

ST_2: asd_0_i_mid2 [1/1] 1.37ns
.preheader.preheader.i:2  %asd_0_i_mid2 = select i1 %exitcond_i4, i10 0, i10 %asd_0_i

ST_2: i2 [1/1] 1.84ns
.preheader.preheader.i:3  %i2 = add i10 %i_0_i, 1

ST_2: i_0_i_mid2 [1/1] 1.37ns
.preheader.preheader.i:4  %i_0_i_mid2 = select i1 %exitcond_i4, i10 %i2, i10 %i_0_i

ST_2: tmp_5 [1/1] 2.07ns
.preheader.preheader.i:5  %tmp_5 = icmp ult i10 %i_0_i_mid2, 480

ST_2: tmp_9 [1/1] 2.07ns
.preheader.preheader.i:12  %tmp_9 = icmp ult i10 %asd_0_i_mid2, -384

ST_2: asd [1/1] 1.84ns
._crit_edge.i:1  %asd = add i10 %asd_0_i_mid2, 1


 <State 3>: 1.37ns
ST_3: or_cond_i [1/1] 1.37ns
.preheader.preheader.i:13  %or_cond_i = and i1 %tmp_5, %tmp_9

ST_3: stg_23 [1/1] 0.00ns
.preheader.preheader.i:14  br i1 %or_cond_i, label %0, label %._crit_edge.i


 <State 4>: 5.69ns
ST_4: stg_24 [1/1] 0.00ns
.preheader.preheader.i:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 366921, i64 366921, i64 366921)

ST_4: tmp [1/1] 0.00ns
.preheader.preheader.i:6  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1822)

ST_4: stg_26 [1/1] 0.00ns
.preheader.preheader.i:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_6 [1/1] 0.00ns
.preheader.preheader.i:8  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)

ST_4: stg_28 [1/1] 0.00ns
.preheader.preheader.i:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_7 [1/1] 2.84ns
.preheader.preheader.i:10  %tmp_7 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %img_12_data_stream_0_V)

ST_4: empty [1/1] 0.00ns
.preheader.preheader.i:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_6)

ST_4: tmp_s [1/1] 0.00ns
:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1823)

ST_4: stg_32 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: stg_33 [1/1] 2.84ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %img_2_data_stream_0_V, float %tmp_7)

ST_4: empty_14 [1/1] 0.00ns
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1823, i32 %tmp_s)

ST_4: stg_35 [1/1] 0.00ns
:4  br label %._crit_edge.i

ST_4: empty_13 [1/1] 0.00ns
._crit_edge.i:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1822, i32 %tmp)

ST_4: stg_37 [1/1] 0.00ns
._crit_edge.i:2  br label %.preheader.i


 <State 5>: 0.00ns
ST_5: stg_38 [1/1] 0.00ns
test<480, 640, 480, 640, 51>.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
