# Efinity Interface Configuration
# Version: 2025.1.110
# Date: 2026-02-17 17:19
#
# Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.
#
# Device: Ti60F225
# Package: 225-ball FBGA (final)
# Project: test_project
# Configuration mode: active (x1)
# Timing Model: C4 (final)


# Device setting
design.set_device_property("1A","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("1A","1A_MODE_SEL","1A")
design.set_device_property("1A","VOLTAGE","1.8","IOBANK")
design.set_device_property("1B","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("1B","1B_MODE_SEL","1B")
design.set_device_property("1B","VOLTAGE","1.8","IOBANK")
design.set_device_property("2A","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("2A","2A_MODE_SEL","2A")
design.set_device_property("2A","VOLTAGE","1.8","IOBANK")
design.set_device_property("2B","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("2B","2B_MODE_SEL","2B")
design.set_device_property("2B","VOLTAGE","1.8","IOBANK")
design.set_device_property("3A","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("3A","3A_MODE_SEL","3A")
design.set_device_property("3A","VOLTAGE","1.8","IOBANK")
design.set_device_property("3B","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("3B","3B_MODE_SEL","3B")
design.set_device_property("3B","VOLTAGE","1.8","IOBANK")
design.set_device_property("4A","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("4A","4A_MODE_SEL","4A")
design.set_device_property("4A","VOLTAGE","1.8","IOBANK")
design.set_device_property("4B","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("4B","4B_MODE_SEL","4B")
design.set_device_property("4B","VOLTAGE","1.8","IOBANK")
design.set_device_property("BL","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("BL","BL_MODE_SEL","BL")
design.set_device_property("BL","VOLTAGE","3.3","IOBANK")
design.set_device_property("BR","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("BR","BR_MODE_SEL","BR")
design.set_device_property("BR","VOLTAGE","3.3","IOBANK")
design.set_device_property("TL","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("TL","TL_MODE_SEL","TL")
design.set_device_property("TL","VOLTAGE","3.3","IOBANK")
design.set_device_property("TR","DYNAMIC_VOLTAGE","0","IOBANK")
design.set_mode_sel_name("TR","TR_MODE_SEL","TR")
design.set_device_property("TR","VOLTAGE","3.3","IOBANK")
design.set_device_property("seu","ENA_DETECT","0","SEU")
design.set_device_property("cfg","CBSEL_PIN","cfg_CBSEL","RU")
design.set_device_property("cfg","CLK_PIN","","RU")
design.set_device_property("cfg","CONFIG_PIN","cfg_CONFIG","RU")
design.set_device_property("cfg","ENA_PIN","cfg_ENA","RU")
design.set_device_property("cfg","ERROR_PIN","cfg_ERROR","RU")
design.set_device_property("cfg","INVERT_CLK_EN","0","RU")
design.set_device_property("cfg","RECONFIG_EN","0","RU")
design.set_device_property("Bottom","CORE0_PIN","","CLKMUX")
design.set_device_property("Bottom","CORE1_PIN","","CLKMUX")
design.set_device_property("Bottom","CORE2_PIN","","CLKMUX")
design.set_device_property("Bottom","CORE3_PIN","","CLKMUX")
design.set_device_property("Bottom","DYN_MUX0_EN","0","CLKMUX")
design.set_device_property("Bottom","DYN_MUX7_EN","0","CLKMUX")
design.set_device_property("Left","CORE0_PIN","","CLKMUX")
design.set_device_property("Left","CORE1_PIN","","CLKMUX")
design.set_device_property("Left","CORE2_PIN","","CLKMUX")
design.set_device_property("Left","CORE3_PIN","","CLKMUX")
design.set_device_property("Left","DYN_MUX0_EN","0","CLKMUX")
design.set_device_property("Left","DYN_MUX7_EN","0","CLKMUX")
design.set_device_property("Right","CORE0_PIN","","CLKMUX")
design.set_device_property("Right","CORE1_PIN","","CLKMUX")
design.set_device_property("Right","CORE2_PIN","","CLKMUX")
design.set_device_property("Right","CORE3_PIN","","CLKMUX")
design.set_device_property("Right","DYN_MUX0_EN","0","CLKMUX")
design.set_device_property("Right","DYN_MUX7_EN","0","CLKMUX")
design.set_device_property("Top","CORE0_PIN","","CLKMUX")
design.set_device_property("Top","CORE1_PIN","","CLKMUX")
design.set_device_property("Top","CORE2_PIN","","CLKMUX")
design.set_device_property("Top","CORE3_PIN","","CLKMUX")
design.set_device_property("Top","DYN_MUX0_EN","0","CLKMUX")
design.set_device_property("Top","DYN_MUX7_EN","0","CLKMUX")

# Create instance
design.create_input_gpio("ENCinA",2,0)
design.create_input_gpio("ENCinB",2,0)
design.create_output_gpio("GPIO",2,0)
design.create_output_gpio("RGB_1",2,0)
design.create_output_gpio("RGB_2",2,0)
design.create_input_gpio("CS")
design.create_pll_input_clock_gpio("PLL_IN")
design.create_input_gpio("SPI_CLK")
design.create_input_gpio("SPI_incoming")
design.create_output_gpio("SPI_outgoing")
design.create_block("pll_inst1","PLL")
design.create_block("pll_inst2","PLL")
design.create_block("spectroChannel0","LVDS_RX",rx_conn_type="NORMAL")
design.create_block("spectroChannel1","LVDS_RX",rx_conn_type="NORMAL")
design.create_block("spectroChannel2","LVDS_RX",rx_conn_type="NORMAL")
design.create_block("spectroChannel3","LVDS_RX",rx_conn_type="NORMAL")
design.create_block("spectroClock","LVDS_RX",rx_conn_type="PLL_CLKIN")

# Set property, non-defaults
design.set_property("ENCinA[1]","DLY_ENA_PIN","ENCinA_DLY_ENA[1]")
design.set_property("ENCinA[1]","DLY_RST_PIN","ENCinA_DLY_RST[1]")
design.set_property("ENCinA[1]","DLY_INC_PIN","ENCinA_DLY_CTRL[1]")
design.set_property("ENCinA[1]","PULL_UP_ENA_PIN","ENCinA_PULL_UP_ENA[1]")
design.set_property("ENCinA[2]","DLY_ENA_PIN","ENCinA_DLY_ENA[2]")
design.set_property("ENCinA[2]","DLY_RST_PIN","ENCinA_DLY_RST[2]")
design.set_property("ENCinA[2]","DLY_INC_PIN","ENCinA_DLY_CTRL[2]")
design.set_property("ENCinA[2]","PULL_UP_ENA_PIN","ENCinA_PULL_UP_ENA[2]")
design.set_property("ENCinB[1]","DLY_ENA_PIN","ENCinB_DLY_ENA[1]")
design.set_property("ENCinB[1]","DLY_RST_PIN","ENCinB_DLY_RST[1]")
design.set_property("ENCinB[1]","DLY_INC_PIN","ENCinB_DLY_CTRL[1]")
design.set_property("ENCinB[1]","PULL_UP_ENA_PIN","ENCinB_PULL_UP_ENA[1]")
design.set_property("ENCinB[2]","DLY_ENA_PIN","ENCinB_DLY_ENA[2]")
design.set_property("ENCinB[2]","DLY_RST_PIN","ENCinB_DLY_RST[2]")
design.set_property("ENCinB[2]","DLY_INC_PIN","ENCinB_DLY_CTRL[2]")
design.set_property("ENCinB[2]","PULL_UP_ENA_PIN","ENCinB_PULL_UP_ENA[2]")
design.set_property("CS","IO_STANDARD","3.3_V_LVCMOS")
design.set_property("SPI_CLK","IO_STANDARD","3.3_V_LVCMOS")
design.set_property("SPI_incoming","IO_STANDARD","3.3_V_LVCMOS")
design.set_property("SPI_incoming","PULL_OPTION","WEAK_PULLDOWN")
design.set_property("SPI_outgoing","IO_STANDARD","3.3_V_LVCMOS")
design.set_property("SPI_outgoing","SLEW_RATE","1")
design.set_property("SPI_outgoing","DRIVE_STRENGTH","2")
design.set_property("pll_inst1","CLKOUT0_EN","1","PLL")
design.set_property("pll_inst1","CLKOUT1_EN","1","PLL")
design.set_property("pll_inst1","CLKOUT2_EN","0","PLL")
design.set_property("pll_inst1","CLKOUT3_EN","0","PLL")
design.set_property("pll_inst1","CLKOUT4_EN","0","PLL")
design.set_property("pll_inst1","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("pll_inst1","CLKOUT0_CONN_TYPE","gclk","PLL")
design.set_property("pll_inst1","CLKOUT0_DIV","2","PLL")
design.set_property("pll_inst1","CLKOUT0_DYNPHASE_EN","0","PLL")
design.set_property("pll_inst1","CLKOUT0_PHASE_STEP","0","PLL")
design.set_property("pll_inst1","CLKOUT0_PIN","GCLK","PLL")
design.set_property("pll_inst1","CLKOUT1_DIV","100","PLL")
design.set_property("pll_inst1","CLKOUT1_DYNPHASE_EN","0","PLL")
design.set_property("pll_inst1","CLKOUT1_PHASE_STEP","0","PLL")
design.set_property("pll_inst1","CLKOUT1_PIN","pwmCLK","PLL")
design.set_property("pll_inst1","EXT_CLK","EXT_CLK0","PLL")
design.set_property("pll_inst1","IS_CLKOUT0_INVERTED","0","PLL")
design.set_property("pll_inst1","IS_CLKOUT1_INVERTED","0","PLL")
design.set_property("pll_inst1","LOCKED_PIN","","PLL")
design.set_property("pll_inst1","M","4","PLL")
design.set_property("pll_inst1","N","1","PLL")
design.set_property("pll_inst1","O","16","PLL")
design.set_property("pll_inst1","PHASE_SHIFT_ENA_PIN","","PLL")
design.set_property("pll_inst1","PHASE_SHIFT_PIN","","PLL")
design.set_property("pll_inst1","PHASE_SHIFT_SEL_PIN","","PLL")
design.set_property("pll_inst1","REFCLK_FREQ","25.0","PLL")
design.set_property("pll_inst1","RSTN_PIN","","PLL")
design.set_property("pll_inst1","FEEDBACK_MODE","LOCAL","PLL")
design.set_property("pll_inst1","FEEDBACK_CLK","CLK0","PLL")
design.set_property("pll_inst2","CLKOUT0_EN","1","PLL")
design.set_property("pll_inst2","CLKOUT1_EN","1","PLL")
design.set_property("pll_inst2","CLKOUT2_EN","1","PLL")
design.set_property("pll_inst2","CLKOUT3_EN","0","PLL")
design.set_property("pll_inst2","CLKOUT4_EN","0","PLL")
design.set_property("pll_inst2","REFCLK_SOURCE","EXTERNAL","PLL")
design.set_property("pll_inst2","CLKOUT0_CONN_TYPE","gclk","PLL")
design.set_property("pll_inst2","CLKOUT0_DIV","8","PLL")
design.set_property("pll_inst2","CLKOUT0_DYNPHASE_EN","0","PLL")
design.set_property("pll_inst2","CLKOUT0_PHASE_STEP","2","PLL")
design.set_property("pll_inst2","CLKOUT0_PIN","spectroCaptureClock","PLL")
design.set_property("pll_inst2","CLKOUT1_DIV","40","PLL")
design.set_property("pll_inst2","CLKOUT1_DYNPHASE_EN","0","PLL")
design.set_property("pll_inst2","CLKOUT1_PHASE_STEP","0","PLL")
design.set_property("pll_inst2","CLKOUT1_PIN","spectroDataClock","PLL")
design.set_property("pll_inst2","CLKOUT2_DIV","8","PLL")
design.set_property("pll_inst2","CLKOUT2_DYNPHASE_EN","0","PLL")
design.set_property("pll_inst2","CLKOUT2_PHASE_STEP","0","PLL")
design.set_property("pll_inst2","CLKOUT2_PIN","feedbackClock","PLL")
design.set_property("pll_inst2","EXT_CLK","EXT_CLK0","PLL")
design.set_property("pll_inst2","IS_CLKOUT0_INVERTED","0","PLL")
design.set_property("pll_inst2","IS_CLKOUT1_INVERTED","0","PLL")
design.set_property("pll_inst2","IS_CLKOUT2_INVERTED","0","PLL")
design.set_property("pll_inst2","LOCKED_PIN","","PLL")
design.set_property("pll_inst2","M","1","PLL")
design.set_property("pll_inst2","N","1","PLL")
design.set_property("pll_inst2","O","1","PLL")
design.set_property("pll_inst2","PHASE_SHIFT_ENA_PIN","","PLL")
design.set_property("pll_inst2","PHASE_SHIFT_PIN","","PLL")
design.set_property("pll_inst2","PHASE_SHIFT_SEL_PIN","","PLL")
design.set_property("pll_inst2","REFCLK_FREQ","360.0","PLL")
design.set_property("pll_inst2","RSTN_PIN","","PLL")
design.set_property("pll_inst2","FEEDBACK_MODE","CORE","PLL")
design.set_property("pll_inst2","FEEDBACK_CLK","CLK2","PLL")
design.set_property("spectroChannel0","GBUF","","LVDS_RX")
design.set_property("spectroChannel0","RX_CONN_TYPE","NORMAL","LVDS_RX")
design.set_property("spectroChannel0","RX_DBG_PIN","spectroChannel0_RX_DBG","LVDS_RX")
design.set_property("spectroChannel0","RX_DELAY","16","LVDS_RX")
design.set_property("spectroChannel0","RX_DELAY_MODE","STATIC","LVDS_RX")
design.set_property("spectroChannel0","RX_DESER","10","LVDS_RX")
design.set_property("spectroChannel0","RX_DLY_ENA_PIN","spectroChannel0_RX_DLY_ENA","LVDS_RX")
design.set_property("spectroChannel0","RX_DLY_INC_PIN","spectroChannel0_RX_DLY_INC","LVDS_RX")
design.set_property("spectroChannel0","RX_DLY_RST_PIN","spectroChannel0_RX_DLY_RST","LVDS_RX")
design.set_property("spectroChannel0","RX_ENA_PIN","spectroChannel0_ENA","LVDS_RX")
design.set_property("spectroChannel0","RX_EN_DESER","1","LVDS_RX")
design.set_property("spectroChannel0","RX_FASTCLK_PIN","spectroCaptureClock","LVDS_RX")
design.set_property("spectroChannel0","RX_FIFO","1","LVDS_RX")
design.set_property("spectroChannel0","RX_FIFOCLK_PIN","GCLK","LVDS_RX")
design.set_property("spectroChannel0","RX_FIFO_EMPTY_PIN","spectroChannel0_FIFO_EMPTY","LVDS_RX")
design.set_property("spectroChannel0","RX_FIFO_RD_PIN","spectroChannel0_FIFO_RD","LVDS_RX")
design.set_property("spectroChannel0","RX_HALF_RATE","1","LVDS_RX")
design.set_property("spectroChannel0","RX_IN_PIN","spectroChannel0_DATA","LVDS_RX")
design.set_property("spectroChannel0","RX_LOCK_PIN","spectroChannel0_RX_LOCK","LVDS_RX")
design.set_property("spectroChannel0","RX_RST_PIN","spectroChannel0_RST","LVDS_RX")
design.set_property("spectroChannel0","RX_SLOWCLK_PIN","spectroDataClock","LVDS_RX")
design.set_property("spectroChannel0","RX_SLVS","0","LVDS_RX")
design.set_property("spectroChannel0","RX_TERM","ON","LVDS_RX")
design.set_property("spectroChannel0","RX_TERM_PIN","spectroChannel0_RX_TERM","LVDS_RX")
design.set_property("spectroChannel0","RX_VOC_DRIVER","0","LVDS_RX")
design.set_property("spectroChannel1","GBUF","","LVDS_RX")
design.set_property("spectroChannel1","RX_CONN_TYPE","NORMAL","LVDS_RX")
design.set_property("spectroChannel1","RX_DBG_PIN","spectroChannel1_RX_DBG","LVDS_RX")
design.set_property("spectroChannel1","RX_DELAY","16","LVDS_RX")
design.set_property("spectroChannel1","RX_DELAY_MODE","STATIC","LVDS_RX")
design.set_property("spectroChannel1","RX_DESER","10","LVDS_RX")
design.set_property("spectroChannel1","RX_DLY_ENA_PIN","spectroChannel1_RX_DLY_ENA","LVDS_RX")
design.set_property("spectroChannel1","RX_DLY_INC_PIN","spectroChannel1_RX_DLY_INC","LVDS_RX")
design.set_property("spectroChannel1","RX_DLY_RST_PIN","spectroChannel1_RX_DLY_RST","LVDS_RX")
design.set_property("spectroChannel1","RX_ENA_PIN","spectroChannel1_ENA","LVDS_RX")
design.set_property("spectroChannel1","RX_EN_DESER","1","LVDS_RX")
design.set_property("spectroChannel1","RX_FASTCLK_PIN","spectroCaptureClock","LVDS_RX")
design.set_property("spectroChannel1","RX_FIFO","1","LVDS_RX")
design.set_property("spectroChannel1","RX_FIFOCLK_PIN","GCLK","LVDS_RX")
design.set_property("spectroChannel1","RX_FIFO_EMPTY_PIN","spectroChannel1_FIFO_EMPTY","LVDS_RX")
design.set_property("spectroChannel1","RX_FIFO_RD_PIN","spectroChannel1_FIFO_RD","LVDS_RX")
design.set_property("spectroChannel1","RX_HALF_RATE","1","LVDS_RX")
design.set_property("spectroChannel1","RX_IN_PIN","spectroChannel1_DATA","LVDS_RX")
design.set_property("spectroChannel1","RX_LOCK_PIN","spectroChannel1_RX_LOCK","LVDS_RX")
design.set_property("spectroChannel1","RX_RST_PIN","spectroChannel1_RST","LVDS_RX")
design.set_property("spectroChannel1","RX_SLOWCLK_PIN","spectroDataClock","LVDS_RX")
design.set_property("spectroChannel1","RX_SLVS","0","LVDS_RX")
design.set_property("spectroChannel1","RX_TERM","ON","LVDS_RX")
design.set_property("spectroChannel1","RX_TERM_PIN","spectroChannel1_RX_TERM","LVDS_RX")
design.set_property("spectroChannel1","RX_VOC_DRIVER","0","LVDS_RX")
design.set_property("spectroChannel2","GBUF","","LVDS_RX")
design.set_property("spectroChannel2","RX_CONN_TYPE","NORMAL","LVDS_RX")
design.set_property("spectroChannel2","RX_DBG_PIN","spectroChannel2_RX_DBG","LVDS_RX")
design.set_property("spectroChannel2","RX_DELAY","16","LVDS_RX")
design.set_property("spectroChannel2","RX_DELAY_MODE","STATIC","LVDS_RX")
design.set_property("spectroChannel2","RX_DESER","10","LVDS_RX")
design.set_property("spectroChannel2","RX_DLY_ENA_PIN","spectroChannel2_RX_DLY_ENA","LVDS_RX")
design.set_property("spectroChannel2","RX_DLY_INC_PIN","spectroChannel2_RX_DLY_INC","LVDS_RX")
design.set_property("spectroChannel2","RX_DLY_RST_PIN","spectroChannel2_RX_DLY_RST","LVDS_RX")
design.set_property("spectroChannel2","RX_ENA_PIN","spectroChannel2_ENA","LVDS_RX")
design.set_property("spectroChannel2","RX_EN_DESER","1","LVDS_RX")
design.set_property("spectroChannel2","RX_FASTCLK_PIN","spectroCaptureClock","LVDS_RX")
design.set_property("spectroChannel2","RX_FIFO","1","LVDS_RX")
design.set_property("spectroChannel2","RX_FIFOCLK_PIN","GCLK","LVDS_RX")
design.set_property("spectroChannel2","RX_FIFO_EMPTY_PIN","spectroChannel2_FIFO_EMPTY","LVDS_RX")
design.set_property("spectroChannel2","RX_FIFO_RD_PIN","spectroChannel2_FIFO_RD","LVDS_RX")
design.set_property("spectroChannel2","RX_HALF_RATE","1","LVDS_RX")
design.set_property("spectroChannel2","RX_IN_PIN","spectroChannel2_DATA","LVDS_RX")
design.set_property("spectroChannel2","RX_LOCK_PIN","spectroChannel2_RX_LOCK","LVDS_RX")
design.set_property("spectroChannel2","RX_RST_PIN","spectroChannel2_RST","LVDS_RX")
design.set_property("spectroChannel2","RX_SLOWCLK_PIN","spectroDataClock","LVDS_RX")
design.set_property("spectroChannel2","RX_SLVS","0","LVDS_RX")
design.set_property("spectroChannel2","RX_TERM","ON","LVDS_RX")
design.set_property("spectroChannel2","RX_TERM_PIN","spectroChannel2_RX_TERM","LVDS_RX")
design.set_property("spectroChannel2","RX_VOC_DRIVER","0","LVDS_RX")
design.set_property("spectroChannel3","GBUF","","LVDS_RX")
design.set_property("spectroChannel3","RX_CONN_TYPE","NORMAL","LVDS_RX")
design.set_property("spectroChannel3","RX_DBG_PIN","spectroChannel3_RX_DBG","LVDS_RX")
design.set_property("spectroChannel3","RX_DELAY","16","LVDS_RX")
design.set_property("spectroChannel3","RX_DELAY_MODE","STATIC","LVDS_RX")
design.set_property("spectroChannel3","RX_DESER","10","LVDS_RX")
design.set_property("spectroChannel3","RX_DLY_ENA_PIN","spectroChannel3_RX_DLY_ENA","LVDS_RX")
design.set_property("spectroChannel3","RX_DLY_INC_PIN","spectroChannel3_RX_DLY_INC","LVDS_RX")
design.set_property("spectroChannel3","RX_DLY_RST_PIN","spectroChannel3_RX_DLY_RST","LVDS_RX")
design.set_property("spectroChannel3","RX_ENA_PIN","spectroChannel3_ENA","LVDS_RX")
design.set_property("spectroChannel3","RX_EN_DESER","1","LVDS_RX")
design.set_property("spectroChannel3","RX_FASTCLK_PIN","spectroCaptureClock","LVDS_RX")
design.set_property("spectroChannel3","RX_FIFO","1","LVDS_RX")
design.set_property("spectroChannel3","RX_FIFOCLK_PIN","GCLK","LVDS_RX")
design.set_property("spectroChannel3","RX_FIFO_EMPTY_PIN","spectroChannel3_FIFO_EMPTY","LVDS_RX")
design.set_property("spectroChannel3","RX_FIFO_RD_PIN","spectroChannel3_FIFO_RD","LVDS_RX")
design.set_property("spectroChannel3","RX_HALF_RATE","1","LVDS_RX")
design.set_property("spectroChannel3","RX_IN_PIN","spectroChannel3_DATA","LVDS_RX")
design.set_property("spectroChannel3","RX_LOCK_PIN","spectroChannel3_RX_LOCK","LVDS_RX")
design.set_property("spectroChannel3","RX_RST_PIN","spectroChannel3_RST","LVDS_RX")
design.set_property("spectroChannel3","RX_SLOWCLK_PIN","spectroDataClock","LVDS_RX")
design.set_property("spectroChannel3","RX_SLVS","0","LVDS_RX")
design.set_property("spectroChannel3","RX_TERM","ON","LVDS_RX")
design.set_property("spectroChannel3","RX_TERM_PIN","spectroChannel3_RX_TERM","LVDS_RX")
design.set_property("spectroChannel3","RX_VOC_DRIVER","0","LVDS_RX")
design.set_property("spectroClock","GBUF","","LVDS_RX")
design.set_property("spectroClock","RX_CONN_TYPE","PLL_CLKIN","LVDS_RX")
design.set_property("spectroClock","RX_DBG_PIN","spectroClock_RX_DBG","LVDS_RX")
design.set_property("spectroClock","RX_DELAY","0","LVDS_RX")
design.set_property("spectroClock","RX_DELAY_MODE","STATIC","LVDS_RX")
design.set_property("spectroClock","RX_DLY_ENA_PIN","spectroClock_RX_DLY_ENA","LVDS_RX")
design.set_property("spectroClock","RX_DLY_INC_PIN","spectroClock_RX_DLY_INC","LVDS_RX")
design.set_property("spectroClock","RX_DLY_RST_PIN","spectroClock_RX_DLY_RST","LVDS_RX")
design.set_property("spectroClock","RX_ENA_PIN","spectroClock_ENA","LVDS_RX")
design.set_property("spectroClock","RX_EN_DESER","0","LVDS_RX")
design.set_property("spectroClock","RX_FASTCLK_PIN","","LVDS_RX")
design.set_property("spectroClock","RX_FIFO","0","LVDS_RX")
design.set_property("spectroClock","RX_FIFOCLK_PIN","","LVDS_RX")
design.set_property("spectroClock","RX_FIFO_EMPTY_PIN","spectroClock_RX_FIFO_EMPTY","LVDS_RX")
design.set_property("spectroClock","RX_FIFO_RD_PIN","spectroClock_RX_FIFO_RD","LVDS_RX")
design.set_property("spectroClock","RX_HALF_RATE","0","LVDS_RX")
design.set_property("spectroClock","RX_IN_PIN","spectroClock","LVDS_RX")
design.set_property("spectroClock","RX_LOCK_PIN","spectroClock_RX_LOCK","LVDS_RX")
design.set_property("spectroClock","RX_RST_PIN","spectroClock_RX_RST","LVDS_RX")
design.set_property("spectroClock","RX_SLOWCLK_PIN","","LVDS_RX")
design.set_property("spectroClock","RX_SLVS","0","LVDS_RX")
design.set_property("spectroClock","RX_TERM","ON","LVDS_RX")
design.set_property("spectroClock","RX_TERM_PIN","spectroClock_RX_TERM","LVDS_RX")
design.set_property("spectroClock","RX_VOC_DRIVER","0","LVDS_RX")

# Set resource assignment
design.assign_pkg_pin("ENCinA[0]","F12")
design.assign_pkg_pin("ENCinA[1]","E12")
design.assign_pkg_pin("ENCinA[2]","C13")
design.assign_pkg_pin("ENCinB[0]","G13")
design.assign_pkg_pin("ENCinB[1]","F13")
design.assign_pkg_pin("ENCinB[2]","G15")
design.assign_pkg_pin("GPIO[0]","H14")
design.assign_pkg_pin("GPIO[1]","G14")
design.assign_pkg_pin("GPIO[2]","D13")
design.assign_pkg_pin("RGB_1[0]","J15")
design.assign_pkg_pin("RGB_1[1]","H10")
design.assign_pkg_pin("RGB_1[2]","K14")
design.assign_pkg_pin("RGB_2[0]","H15")
design.assign_pkg_pin("RGB_2[1]","H11")
design.assign_pkg_pin("RGB_2[2]","J14")
design.assign_pkg_pin("CS","N14")
design.assign_pkg_pin("PLL_IN","B2")
design.assign_pkg_pin("SPI_CLK","P14")
design.assign_pkg_pin("SPI_incoming","A4")
design.assign_pkg_pin("SPI_outgoing","B5")
design.assign_resource("pll_inst1","PLL_TL0","PLL")
design.assign_resource("pll_inst2","PLL_BR0","PLL")
design.assign_resource("spectroChannel0","GPIOR_PN_01","LVDS_RX")
design.assign_resource("spectroChannel1","GPIOR_PN_02","LVDS_RX")
design.assign_resource("spectroChannel2","GPIOR_PN_03","LVDS_RX")
design.assign_resource("spectroChannel3","GPIOR_PN_04","LVDS_RX")
design.assign_resource("spectroClock","GPIOR_PN_00","LVDS_RX")
