$date
	Tue Apr  2 10:31:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_array_sum $end
$var wire 16 ! sum [15:0] $end
$var reg 1 " clk $end
$var reg 80 # num1 [79:0] $end
$var reg 80 $ num2 [79:0] $end
$var reg 1 % res $end
$scope module sum_module $end
$var wire 1 " clk $end
$var wire 80 & num1 [79:0] $end
$var wire 80 ' num2 [79:0] $end
$var wire 1 % res $end
$var reg 16 ( sum [15:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 )
b0 (
b1000000110000010100000111000010010000101100001101000011110001000100010011 '
b10000001000000011000001000000010100000110000001110000100000001001000010100 &
1%
b1000000110000010100000111000010010000101100001101000011110001000100010011 $
b10000001000000011000001000000010100000110000001110000100000001001000010100 #
0"
b0 !
$end
#1000
0%
#25000
1"
#50000
b10110010110 !
b10110010110 (
b1010 )
0"
#75000
1"
#100000
b1010 )
b10100101 !
b10100101 (
0"
b1000000100000001100000100000001010000011000000111000010000000100100001010 $
b1000000100000001100000100000001010000011000000111000010000000100100001010 '
b101000001000000001100000010000000010000000100000010000000110000010000000101 #
b101000001000000001100000010000000010000000100000010000000110000010000000101 &
#125000
1"
#150000
b1010 )
b10100101 !
b10100101 (
0"
#175000
1"
#200000
b1010 )
b10100101 !
b10100101 (
0"
