

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Mar 17 10:41:52 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  120604187137|  120604187137| 401.612 sec | 401.612 sec |  120604187137|  120604187137|   none  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+
        |                                   |       Latency (cycles)      | Iteration |  Initiation Interval  |  Trip |          |
        |             Loop Name             |      min     |      max     |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+
        |- ROW_PARTITION_L_COL_PARTITION_L  |  120604187136|  120604187136|  471110106|          -|          -|    256|    no    |
        | + L_LOAD_INIT_TILE_C              |         16397|         16397|         15|          1|          1|  16384|    yes   |
        | + LOAD_AB_AND_COMPUTE             |     471077312|     471077312|   29442332|          -|          -|     16|    no    |
        |  ++ L_LOAD_INIT_TILE_A            |         16397|         16397|         15|          1|          1|  16384|    yes   |
        |  ++ L_LOAD_B                      |         16393|         16393|         11|          1|          1|  16384|    yes   |
        |  ++ LOAD_AB_AND_COMPUTE.3         |      29409536|      29409536|     229762|          -|          -|    128|    no    |
        |   +++ LOAD_AB_AND_COMPUTE.3.1     |        229760|        229760|       1795|          -|          -|    128|    no    |
        |    ++++ COMPUTE_TILE_LOOP         |          1792|          1792|         14|          -|          -|    128|    no    |
        | + L_STORE_TILE_LOOP               |         16391|         16391|          9|          1|          1|  16384|    yes   |
        +-----------------------------------+--------------+--------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 11
  * Pipeline-3: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 4
  Pipeline-0 : II = 1, D = 15, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  Pipeline-1 : II = 1, D = 15, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  Pipeline-2 : II = 1, D = 11, States = { 36 37 38 39 40 41 42 43 44 45 46 }
  Pipeline-3 : II = 1, D = 9, States = { 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 18 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 
19 --> 20 65 
20 --> 35 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 20 
35 --> 36 
36 --> 47 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 36 
47 --> 48 
48 --> 49 19 
49 --> 50 48 
50 --> 51 
51 --> 52 49 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 51 
65 --> 74 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 65 
74 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%beta_read = call float @_ssdm_op_Read.ap_auto.float(float %beta)"   --->   Operation 75 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%alpha_read = call float @_ssdm_op_Read.ap_auto.float(float %alpha)"   --->   Operation 76 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%B_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B)"   --->   Operation 77 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%A_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A)"   --->   Operation 78 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%C_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C)"   --->   Operation 79 'read' 'C_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_read, i32 2, i32 31)"   --->   Operation 80 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast31 = zext i30 %tmp_24 to i31"   --->   Operation 81 'zext' 'p_cast31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_read, i32 2, i32 31)"   --->   Operation 82 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast30 = zext i30 %tmp_25 to i31"   --->   Operation 83 'zext' 'p_cast30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %C_read, i32 2, i32 31)"   --->   Operation 84 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_26 to i31"   --->   Operation 85 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !11"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %alpha) nounwind, !map !19"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %beta) nounwind, !map !25"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @kernel_gemm_str) nounwind"   --->   Operation 89 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%local_A = alloca [16384 x float], align 4" [kernel_gemm.cpp:12]   --->   Operation 90 'alloca' 'local_A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_B = alloca [16384 x float], align 4" [kernel_gemm.cpp:13]   --->   Operation 91 'alloca' 'local_B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%local_C = alloca [16384 x float], align 4" [kernel_gemm.cpp:14]   --->   Operation 92 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:6]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:7]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:8]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:9]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:10]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.60ns)   --->   "br label %1" [kernel_gemm.cpp:16]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.04>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i9 [ 0, %0 ], [ %add_ln16, %COL_PARTITION_L_end ]" [kernel_gemm.cpp:16]   --->   Operation 99 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %0 ], [ %select_ln16, %COL_PARTITION_L_end ]" [kernel_gemm.cpp:16]   --->   Operation 100 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%j_0 = phi i12 [ 0, %0 ], [ %j, %COL_PARTITION_L_end ]"   --->   Operation 101 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp eq i9 %indvar_flatten31, -256" [kernel_gemm.cpp:16]   --->   Operation 102 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %indvar_flatten31, 1" [kernel_gemm.cpp:16]   --->   Operation 103 'add' 'add_ln16' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %COL_PARTITION_L_begin" [kernel_gemm.cpp:16]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.74ns)   --->   "%i = add i12 %i_0, 128" [kernel_gemm.cpp:16]   --->   Operation 105 'add' 'i' <Predicate = (!icmp_ln16)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @ROW_PARTITION_L_COL_s)"   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %j_0, i32 11)" [kernel_gemm.cpp:17]   --->   Operation 108 'bitselect' 'tmp_27' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.29ns)   --->   "%select_ln17 = select i1 %tmp_27, i12 0, i12 %j_0" [kernel_gemm.cpp:17]   --->   Operation 109 'select' 'select_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.29ns)   --->   "%select_ln16 = select i1 %tmp_27, i12 %i, i12 %i_0" [kernel_gemm.cpp:16]   --->   Operation 110 'select' 'select_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %select_ln17 to i23" [kernel_gemm.cpp:17]   --->   Operation 111 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind" [kernel_gemm.cpp:18]   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str7) nounwind" [kernel_gemm.cpp:18]   --->   Operation 113 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.60ns)   --->   "br label %.preheader9" [kernel_gemm.cpp:19]   --->   Operation 114 'br' <Predicate = (!icmp_ln16)> <Delay = 0.60>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:47]   --->   Operation 115 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %COL_PARTITION_L_begin ], [ %add_ln19, %LOAD_INIT_TILE_C_end ]" [kernel_gemm.cpp:19]   --->   Operation 116 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%ii_0 = phi i8 [ 0, %COL_PARTITION_L_begin ], [ %select_ln22_1, %LOAD_INIT_TILE_C_end ]" [kernel_gemm.cpp:22]   --->   Operation 117 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%jj_0 = phi i8 [ 0, %COL_PARTITION_L_begin ], [ %jj, %LOAD_INIT_TILE_C_end ]"   --->   Operation 118 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %ii_0 to i12" [kernel_gemm.cpp:22]   --->   Operation 119 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.74ns)   --->   "%add_ln22 = add i12 %zext_ln22, %select_ln16" [kernel_gemm.cpp:22]   --->   Operation 120 'add' 'add_ln22' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln22, i11 0)" [kernel_gemm.cpp:22]   --->   Operation 121 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.66ns)   --->   "%icmp_ln19 = icmp eq i15 %indvar_flatten, -16384" [kernel_gemm.cpp:19]   --->   Operation 122 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.77ns)   --->   "%add_ln19 = add i15 %indvar_flatten, 1" [kernel_gemm.cpp:19]   --->   Operation 123 'add' 'add_ln19' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader8.preheader, label %hls_label_0_begin" [kernel_gemm.cpp:19]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.70ns)   --->   "%ii = add i8 1, %ii_0" [kernel_gemm.cpp:19]   --->   Operation 125 'add' 'ii' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.58ns)   --->   "%icmp_ln20 = icmp eq i8 %jj_0, -128" [kernel_gemm.cpp:20]   --->   Operation 126 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.30ns)   --->   "%select_ln22 = select i1 %icmp_ln20, i8 0, i8 %jj_0" [kernel_gemm.cpp:22]   --->   Operation 127 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.30ns)   --->   "%select_ln22_1 = select i1 %icmp_ln20, i8 %ii, i8 %ii_0" [kernel_gemm.cpp:22]   --->   Operation 128 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%empty_5 = trunc i15 %indvar_flatten to i7" [kernel_gemm.cpp:19]   --->   Operation 129 'trunc' 'empty_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_28 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_5)" [kernel_gemm.cpp:19]   --->   Operation 130 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.66ns)   --->   "%empty_6 = icmp eq i15 %tmp_28, 0" [kernel_gemm.cpp:19]   --->   Operation 131 'icmp' 'empty_6' <Predicate = (!icmp_ln19)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %empty_6, label %ReqBB, label %LOAD_INIT_TILE_C_end" [kernel_gemm.cpp:19]   --->   Operation 132 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.70ns)   --->   "%jj = add i8 %select_ln22, 1" [kernel_gemm.cpp:20]   --->   Operation 133 'add' 'jj' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i8 %ii to i12" [kernel_gemm.cpp:22]   --->   Operation 134 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19 & icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.74ns)   --->   "%add_ln22_1 = add i12 %select_ln16, %zext_ln22_1" [kernel_gemm.cpp:22]   --->   Operation 135 'add' 'add_ln22_1' <Predicate = (!icmp_ln19 & icmp_ln20)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%tmp_15_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln22_1, i11 0)" [kernel_gemm.cpp:22]   --->   Operation 136 'bitconcatenate' 'tmp_15_mid1' <Predicate = (!icmp_ln19 & icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln22_2)   --->   "%select_ln22_2 = select i1 %icmp_ln20, i23 %tmp_15_mid1, i23 %tmp_4" [kernel_gemm.cpp:22]   --->   Operation 137 'select' 'select_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln22_2 = add i23 %select_ln22_2, %zext_ln17" [kernel_gemm.cpp:22]   --->   Operation 138 'add' 'add_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i23 %add_ln22_2 to i31" [kernel_gemm.cpp:22]   --->   Operation 139 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.86ns)   --->   "%add_ln22_3 = add i31 %zext_ln22_3, %p_cast" [kernel_gemm.cpp:22]   --->   Operation 140 'add' 'add_ln22_3' <Predicate = (!icmp_ln19)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i31 %add_ln22_3 to i64" [kernel_gemm.cpp:22]   --->   Operation 141 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr float* %gmem, i64 %zext_ln22_4" [kernel_gemm.cpp:22]   --->   Operation 142 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 143 [7/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 143 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 144 [6/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 144 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 145 [5/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 145 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 146 [4/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 146 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 147 [3/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 147 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 148 [2/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 148 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 149 [1/7] (2.91ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 128)" [kernel_gemm.cpp:22]   --->   Operation 149 'readreq' 'gmem_addr_1_rd_req' <Predicate = (empty_6)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "br label %LOAD_INIT_TILE_C_end"   --->   Operation 150 'br' <Predicate = (empty_6)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.91>
ST_12 : Operation 151 [1/1] (2.91ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [kernel_gemm.cpp:22]   --->   Operation 151 'read' 'gmem_addr_read' <Predicate = (!icmp_ln19)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 152 [4/4] (2.32ns)   --->   "%tmp = fmul float %gmem_addr_read, %beta_read" [kernel_gemm.cpp:22]   --->   Operation 152 'fmul' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 153 [3/4] (2.32ns)   --->   "%tmp = fmul float %gmem_addr_read, %beta_read" [kernel_gemm.cpp:22]   --->   Operation 153 'fmul' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 154 [2/4] (2.32ns)   --->   "%tmp = fmul float %gmem_addr_read, %beta_read" [kernel_gemm.cpp:22]   --->   Operation 154 'fmul' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 155 [1/4] (2.32ns)   --->   "%tmp = fmul float %gmem_addr_read, %beta_read" [kernel_gemm.cpp:22]   --->   Operation 155 'fmul' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.93>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_LOAD_INIT_TILE_C_s)"   --->   Operation 156 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 157 'speclooptripcount' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln22_1, i7 0)" [kernel_gemm.cpp:22]   --->   Operation 158 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i15 %tmp_15 to i16" [kernel_gemm.cpp:22]   --->   Operation 159 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [kernel_gemm.cpp:22]   --->   Operation 160 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind" [kernel_gemm.cpp:22]   --->   Operation 161 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9) nounwind" [kernel_gemm.cpp:22]   --->   Operation 162 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:21]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i8 %select_ln22 to i16" [kernel_gemm.cpp:22]   --->   Operation 164 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.77ns)   --->   "%add_ln22_4 = add i16 %zext_ln22_5, %zext_ln22_2" [kernel_gemm.cpp:22]   --->   Operation 165 'add' 'add_ln22_4' <Predicate = (!icmp_ln19)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i16 %add_ln22_4 to i64" [kernel_gemm.cpp:22]   --->   Operation 166 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr [16384 x float]* %local_C, i64 0, i64 %zext_ln22_6" [kernel_gemm.cpp:22]   --->   Operation 167 'getelementptr' 'local_C_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (1.15ns)   --->   "store float %tmp, float* %local_C_addr, align 4" [kernel_gemm.cpp:22]   --->   Operation 168 'store' <Predicate = (!icmp_ln19)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_8) nounwind" [kernel_gemm.cpp:22]   --->   Operation 169 'specregionend' 'empty_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_7) nounwind" [kernel_gemm.cpp:22]   --->   Operation 170 'specregionend' 'empty_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader9" [kernel_gemm.cpp:20]   --->   Operation 171 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.60>
ST_18 : Operation 172 [1/1] (0.60ns)   --->   "br label %.preheader8" [kernel_gemm.cpp:24]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.60>

State 19 <SV = 4> <Delay = 0.60>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%k_0 = phi i12 [ %k, %LOAD_AB_AND_COMPUTE_end ], [ 0, %.preheader8.preheader ]"   --->   Operation 173 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %k_0, i32 11)" [kernel_gemm.cpp:24]   --->   Operation 174 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 175 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %.preheader.preheader, label %LOAD_AB_AND_COMPUTE_begin" [kernel_gemm.cpp:24]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %k_0 to i23" [kernel_gemm.cpp:24]   --->   Operation 177 'zext' 'zext_ln24' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str10) nounwind" [kernel_gemm.cpp:25]   --->   Operation 178 'specloopname' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str10) nounwind" [kernel_gemm.cpp:25]   --->   Operation 179 'specregionbegin' 'tmp_6' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.60ns)   --->   "br label %.preheader7" [kernel_gemm.cpp:26]   --->   Operation 180 'br' <Predicate = (!tmp_29)> <Delay = 0.60>
ST_19 : Operation 181 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:45]   --->   Operation 181 'br' <Predicate = (tmp_29)> <Delay = 0.60>

State 20 <SV = 5> <Delay = 2.27>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i15 [ 0, %LOAD_AB_AND_COMPUTE_begin ], [ %add_ln26, %LOAD_INIT_TILE_A_end ]" [kernel_gemm.cpp:26]   --->   Operation 182 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%ii1_0 = phi i8 [ 0, %LOAD_AB_AND_COMPUTE_begin ], [ %select_ln29_1, %LOAD_INIT_TILE_A_end ]" [kernel_gemm.cpp:29]   --->   Operation 183 'phi' 'ii1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%kk_0 = phi i8 [ 0, %LOAD_AB_AND_COMPUTE_begin ], [ %kk, %LOAD_INIT_TILE_A_end ]"   --->   Operation 184 'phi' 'kk_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %ii1_0 to i12" [kernel_gemm.cpp:29]   --->   Operation 185 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.74ns)   --->   "%add_ln29 = add i12 %zext_ln29, %select_ln16" [kernel_gemm.cpp:29]   --->   Operation 186 'add' 'add_ln29' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_16 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln29, i11 0)" [kernel_gemm.cpp:29]   --->   Operation 187 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.66ns)   --->   "%icmp_ln26 = icmp eq i15 %indvar_flatten8, -16384" [kernel_gemm.cpp:26]   --->   Operation 188 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.77ns)   --->   "%add_ln26 = add i15 %indvar_flatten8, 1" [kernel_gemm.cpp:26]   --->   Operation 189 'add' 'add_ln26' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader5.preheader, label %hls_label_1_begin" [kernel_gemm.cpp:26]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.70ns)   --->   "%ii_4 = add i8 1, %ii1_0" [kernel_gemm.cpp:26]   --->   Operation 191 'add' 'ii_4' <Predicate = (!icmp_ln26)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.58ns)   --->   "%icmp_ln27 = icmp eq i8 %kk_0, -128" [kernel_gemm.cpp:27]   --->   Operation 192 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.30ns)   --->   "%select_ln29 = select i1 %icmp_ln27, i8 0, i8 %kk_0" [kernel_gemm.cpp:29]   --->   Operation 193 'select' 'select_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %ii_4 to i12" [kernel_gemm.cpp:29]   --->   Operation 194 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.74ns)   --->   "%add_ln29_1 = add i12 %select_ln16, %zext_ln29_1" [kernel_gemm.cpp:29]   --->   Operation 195 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/1] (0.30ns)   --->   "%select_ln29_1 = select i1 %icmp_ln27, i8 %ii_4, i8 %ii1_0" [kernel_gemm.cpp:29]   --->   Operation 196 'select' 'select_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%tmp_16_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln29_1, i11 0)" [kernel_gemm.cpp:29]   --->   Operation 197 'bitconcatenate' 'tmp_16_mid1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%select_ln29_2 = select i1 %icmp_ln27, i23 %tmp_16_mid1, i23 %tmp_16" [kernel_gemm.cpp:29]   --->   Operation 198 'select' 'select_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln29_2 = add i23 %select_ln29_2, %zext_ln24" [kernel_gemm.cpp:29]   --->   Operation 199 'add' 'add_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%empty_11 = trunc i15 %indvar_flatten8 to i7" [kernel_gemm.cpp:26]   --->   Operation 200 'trunc' 'empty_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_31 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_11)" [kernel_gemm.cpp:26]   --->   Operation 201 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.66ns)   --->   "%empty_12 = icmp eq i15 %tmp_31, 0" [kernel_gemm.cpp:26]   --->   Operation 202 'icmp' 'empty_12' <Predicate = (!icmp_ln26)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %ReqBB34, label %LOAD_INIT_TILE_A_end" [kernel_gemm.cpp:26]   --->   Operation 203 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.70ns)   --->   "%kk = add i8 %select_ln29, 1" [kernel_gemm.cpp:27]   --->   Operation 204 'add' 'kk' <Predicate = (!icmp_ln26)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 6> <Delay = 0.86>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i23 %add_ln29_2 to i31" [kernel_gemm.cpp:29]   --->   Operation 205 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.86ns)   --->   "%add_ln29_3 = add i31 %zext_ln29_3, %p_cast30" [kernel_gemm.cpp:29]   --->   Operation 206 'add' 'add_ln29_3' <Predicate = (!icmp_ln26)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 2.91>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i31 %add_ln29_3 to i64" [kernel_gemm.cpp:29]   --->   Operation 207 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr float* %gmem, i64 %zext_ln29_4" [kernel_gemm.cpp:29]   --->   Operation 208 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 209 [7/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 209 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 2.91>
ST_23 : Operation 210 [6/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 210 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 2.91>
ST_24 : Operation 211 [5/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 211 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 2.91>
ST_25 : Operation 212 [4/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 212 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 11> <Delay = 2.91>
ST_26 : Operation 213 [3/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 213 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 2.91>
ST_27 : Operation 214 [2/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 214 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 2.91>
ST_28 : Operation 215 [1/7] (2.91ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 128)" [kernel_gemm.cpp:29]   --->   Operation 215 'readreq' 'gmem_addr_3_rd_req' <Predicate = (empty_12)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "br label %LOAD_INIT_TILE_A_end"   --->   Operation 216 'br' <Predicate = (empty_12)> <Delay = 0.00>

State 29 <SV = 14> <Delay = 2.91>
ST_29 : Operation 217 [1/1] (2.91ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [kernel_gemm.cpp:29]   --->   Operation 217 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln26)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 2.32>
ST_30 : Operation 218 [4/4] (2.32ns)   --->   "%tmp_1 = fmul float %gmem_addr_2_read, %alpha_read" [kernel_gemm.cpp:29]   --->   Operation 218 'fmul' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 2.32>
ST_31 : Operation 219 [3/4] (2.32ns)   --->   "%tmp_1 = fmul float %gmem_addr_2_read, %alpha_read" [kernel_gemm.cpp:29]   --->   Operation 219 'fmul' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 2.32>
ST_32 : Operation 220 [2/4] (2.32ns)   --->   "%tmp_1 = fmul float %gmem_addr_2_read, %alpha_read" [kernel_gemm.cpp:29]   --->   Operation 220 'fmul' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 2.32>
ST_33 : Operation 221 [1/4] (2.32ns)   --->   "%tmp_1 = fmul float %gmem_addr_2_read, %alpha_read" [kernel_gemm.cpp:29]   --->   Operation 221 'fmul' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 1.93>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_LOAD_INIT_TILE_A_s)"   --->   Operation 222 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 223 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln29_1, i7 0)" [kernel_gemm.cpp:29]   --->   Operation 224 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i15 %tmp_19 to i16" [kernel_gemm.cpp:29]   --->   Operation 225 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11) nounwind" [kernel_gemm.cpp:29]   --->   Operation 226 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str12) nounwind" [kernel_gemm.cpp:29]   --->   Operation 227 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12) nounwind" [kernel_gemm.cpp:29]   --->   Operation 228 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:28]   --->   Operation 229 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i8 %select_ln29 to i16" [kernel_gemm.cpp:29]   --->   Operation 230 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.77ns)   --->   "%add_ln29_4 = add i16 %zext_ln29_5, %zext_ln29_2" [kernel_gemm.cpp:29]   --->   Operation 231 'add' 'add_ln29_4' <Predicate = (!icmp_ln26)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i16 %add_ln29_4 to i64" [kernel_gemm.cpp:29]   --->   Operation 232 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr [16384 x float]* %local_A, i64 0, i64 %zext_ln29_6" [kernel_gemm.cpp:29]   --->   Operation 233 'getelementptr' 'local_A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (1.15ns)   --->   "store float %tmp_1, float* %local_A_addr, align 4" [kernel_gemm.cpp:29]   --->   Operation 234 'store' <Predicate = (!icmp_ln26)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %tmp_11) nounwind" [kernel_gemm.cpp:29]   --->   Operation 235 'specregionend' 'empty_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_s) nounwind" [kernel_gemm.cpp:29]   --->   Operation 236 'specregionend' 'empty_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader7" [kernel_gemm.cpp:27]   --->   Operation 237 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 35 <SV = 6> <Delay = 0.60>
ST_35 : Operation 238 [1/1] (0.60ns)   --->   "br label %.preheader5" [kernel_gemm.cpp:34]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.60>

State 36 <SV = 7> <Delay = 2.27>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%indvar_flatten16 = phi i15 [ %add_ln31, %LOAD_B_end ], [ 0, %.preheader5.preheader ]" [kernel_gemm.cpp:31]   --->   Operation 239 'phi' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%kk2_0 = phi i8 [ %select_ln34_1, %LOAD_B_end ], [ 0, %.preheader5.preheader ]" [kernel_gemm.cpp:34]   --->   Operation 240 'phi' 'kk2_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%jj3_0 = phi i8 [ %jj_2, %LOAD_B_end ], [ 0, %.preheader5.preheader ]"   --->   Operation 241 'phi' 'jj3_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %kk2_0 to i12" [kernel_gemm.cpp:34]   --->   Operation 242 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.74ns)   --->   "%add_ln34 = add i12 %zext_ln34, %k_0" [kernel_gemm.cpp:34]   --->   Operation 243 'add' 'add_ln34' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_18 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln34, i11 0)" [kernel_gemm.cpp:34]   --->   Operation 244 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 245 [1/1] (0.66ns)   --->   "%icmp_ln31 = icmp eq i15 %indvar_flatten16, -16384" [kernel_gemm.cpp:31]   --->   Operation 245 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 246 [1/1] (0.77ns)   --->   "%add_ln31 = add i15 %indvar_flatten16, 1" [kernel_gemm.cpp:31]   --->   Operation 246 'add' 'add_ln31' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader4.preheader, label %hls_label_2_begin" [kernel_gemm.cpp:31]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.70ns)   --->   "%kk_2 = add i8 1, %kk2_0" [kernel_gemm.cpp:31]   --->   Operation 248 'add' 'kk_2' <Predicate = (!icmp_ln31)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 249 [1/1] (0.58ns)   --->   "%icmp_ln32 = icmp eq i8 %jj3_0, -128" [kernel_gemm.cpp:32]   --->   Operation 249 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 250 [1/1] (0.30ns)   --->   "%select_ln34 = select i1 %icmp_ln32, i8 0, i8 %jj3_0" [kernel_gemm.cpp:34]   --->   Operation 250 'select' 'select_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %kk_2 to i12" [kernel_gemm.cpp:34]   --->   Operation 251 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.74ns)   --->   "%add_ln34_1 = add i12 %k_0, %zext_ln34_1" [kernel_gemm.cpp:34]   --->   Operation 252 'add' 'add_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 253 [1/1] (0.30ns)   --->   "%select_ln34_1 = select i1 %icmp_ln32, i8 %kk_2, i8 %kk2_0" [kernel_gemm.cpp:34]   --->   Operation 253 'select' 'select_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_2)   --->   "%tmp_18_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln34_1, i11 0)" [kernel_gemm.cpp:34]   --->   Operation 254 'bitconcatenate' 'tmp_18_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_2)   --->   "%select_ln34_2 = select i1 %icmp_ln32, i23 %tmp_18_mid1, i23 %tmp_18" [kernel_gemm.cpp:34]   --->   Operation 255 'select' 'select_ln34_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln34_2 = add i23 %select_ln34_2, %zext_ln17" [kernel_gemm.cpp:34]   --->   Operation 256 'add' 'add_ln34_2' <Predicate = (!icmp_ln31)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%empty_16 = trunc i15 %indvar_flatten16 to i7" [kernel_gemm.cpp:31]   --->   Operation 257 'trunc' 'empty_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_33 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_16)" [kernel_gemm.cpp:31]   --->   Operation 258 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.66ns)   --->   "%empty_17 = icmp eq i15 %tmp_33, 0" [kernel_gemm.cpp:31]   --->   Operation 259 'icmp' 'empty_17' <Predicate = (!icmp_ln31)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %empty_17, label %ReqBB37, label %LOAD_B_end" [kernel_gemm.cpp:31]   --->   Operation 260 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (0.70ns)   --->   "%jj_2 = add i8 %select_ln34, 1" [kernel_gemm.cpp:32]   --->   Operation 261 'add' 'jj_2' <Predicate = (!icmp_ln31)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 0.86>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i23 %add_ln34_2 to i31" [kernel_gemm.cpp:34]   --->   Operation 262 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_37 : Operation 263 [1/1] (0.86ns)   --->   "%add_ln34_3 = add i31 %zext_ln34_3, %p_cast31" [kernel_gemm.cpp:34]   --->   Operation 263 'add' 'add_ln34_3' <Predicate = (!icmp_ln31)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 2.91>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i31 %add_ln34_3 to i64" [kernel_gemm.cpp:34]   --->   Operation 264 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr float* %gmem, i64 %zext_ln34_4" [kernel_gemm.cpp:34]   --->   Operation 265 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_38 : Operation 266 [7/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 266 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 10> <Delay = 2.91>
ST_39 : Operation 267 [6/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 267 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 11> <Delay = 2.91>
ST_40 : Operation 268 [5/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 268 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 12> <Delay = 2.91>
ST_41 : Operation 269 [4/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 269 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 13> <Delay = 2.91>
ST_42 : Operation 270 [3/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 270 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 14> <Delay = 2.91>
ST_43 : Operation 271 [2/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 271 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 15> <Delay = 2.91>
ST_44 : Operation 272 [1/7] (2.91ns)   --->   "%gmem_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 128)" [kernel_gemm.cpp:34]   --->   Operation 272 'readreq' 'gmem_addr_7_rd_req' <Predicate = (empty_17)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "br label %LOAD_B_end"   --->   Operation 273 'br' <Predicate = (empty_17)> <Delay = 0.00>

State 45 <SV = 16> <Delay = 2.91>
ST_45 : Operation 274 [1/1] (2.91ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [kernel_gemm.cpp:34]   --->   Operation 274 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 17> <Delay = 1.93>
ST_46 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @L_LOAD_B_str)"   --->   Operation 275 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 276 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 276 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_21 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln34_1, i7 0)" [kernel_gemm.cpp:34]   --->   Operation 277 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i15 %tmp_21 to i16" [kernel_gemm.cpp:34]   --->   Operation 278 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind" [kernel_gemm.cpp:34]   --->   Operation 279 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [kernel_gemm.cpp:34]   --->   Operation 280 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14) nounwind" [kernel_gemm.cpp:34]   --->   Operation 281 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:33]   --->   Operation 282 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i8 %select_ln34 to i16" [kernel_gemm.cpp:34]   --->   Operation 283 'zext' 'zext_ln34_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 284 [1/1] (0.77ns)   --->   "%add_ln34_4 = add i16 %zext_ln34_5, %zext_ln34_2" [kernel_gemm.cpp:34]   --->   Operation 284 'add' 'add_ln34_4' <Predicate = (!icmp_ln31)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i16 %add_ln34_4 to i64" [kernel_gemm.cpp:34]   --->   Operation 285 'zext' 'zext_ln34_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 286 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr [16384 x float]* %local_B, i64 0, i64 %zext_ln34_6" [kernel_gemm.cpp:34]   --->   Operation 286 'getelementptr' 'local_B_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 287 [1/1] (1.15ns)   --->   "store float %gmem_addr_3_read, float* %local_B_addr, align 4" [kernel_gemm.cpp:34]   --->   Operation 287 'store' <Predicate = (!icmp_ln31)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_13) nounwind" [kernel_gemm.cpp:34]   --->   Operation 288 'specregionend' 'empty_18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 289 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_12) nounwind" [kernel_gemm.cpp:34]   --->   Operation 289 'specregionend' 'empty_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "br label %.preheader5" [kernel_gemm.cpp:32]   --->   Operation 290 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 47 <SV = 8> <Delay = 0.60>
ST_47 : Operation 291 [1/1] (0.60ns)   --->   "br label %.preheader4" [kernel_gemm.cpp:36]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.60>

State 48 <SV = 9> <Delay = 0.74>
ST_48 : Operation 292 [1/1] (0.00ns)   --->   "%kk4_0 = phi i8 [ %kk_3, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 292 'phi' 'kk4_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 293 [1/1] (0.58ns)   --->   "%icmp_ln36 = icmp eq i8 %kk4_0, -128" [kernel_gemm.cpp:36]   --->   Operation 293 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 294 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (0.70ns)   --->   "%kk_3 = add i8 %kk4_0, 1" [kernel_gemm.cpp:36]   --->   Operation 295 'add' 'kk_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %LOAD_AB_AND_COMPUTE_end, label %.preheader3.preheader" [kernel_gemm.cpp:36]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %kk4_0 to i16" [kernel_gemm.cpp:39]   --->   Operation 297 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %kk4_0, i7 0)" [kernel_gemm.cpp:39]   --->   Operation 298 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i15 %tmp_22 to i16" [kernel_gemm.cpp:37]   --->   Operation 299 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 300 [1/1] (0.60ns)   --->   "br label %.preheader3" [kernel_gemm.cpp:37]   --->   Operation 300 'br' <Predicate = (!icmp_ln36)> <Delay = 0.60>
ST_48 : Operation 301 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str10, i32 %tmp_6) nounwind" [kernel_gemm.cpp:40]   --->   Operation 301 'specregionend' 'empty_24' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 302 [1/1] (0.74ns)   --->   "%k = add i12 %k_0, 128" [kernel_gemm.cpp:24]   --->   Operation 302 'add' 'k' <Predicate = (icmp_ln36)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader8" [kernel_gemm.cpp:24]   --->   Operation 303 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 49 <SV = 10> <Delay = 1.93>
ST_49 : Operation 304 [1/1] (0.00ns)   --->   "%ii5_0 = phi i8 [ 0, %.preheader3.preheader ], [ %ii_5, %.preheader3.loopexit ]"   --->   Operation 304 'phi' 'ii5_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 305 [1/1] (0.58ns)   --->   "%icmp_ln37 = icmp eq i8 %ii5_0, -128" [kernel_gemm.cpp:37]   --->   Operation 305 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 306 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 306 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 307 [1/1] (0.70ns)   --->   "%ii_5 = add i8 %ii5_0, 1" [kernel_gemm.cpp:37]   --->   Operation 307 'add' 'ii_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.preheader4.loopexit, label %.preheader2.preheader" [kernel_gemm.cpp:37]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_23 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %ii5_0, i7 0)" [kernel_gemm.cpp:39]   --->   Operation 309 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i15 %tmp_23 to i16" [kernel_gemm.cpp:39]   --->   Operation 310 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 311 [1/1] (0.77ns)   --->   "%add_ln39 = add i16 %zext_ln39, %zext_ln39_1" [kernel_gemm.cpp:39]   --->   Operation 311 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i16 %add_ln39 to i64" [kernel_gemm.cpp:39]   --->   Operation 312 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.00ns)   --->   "%local_A_addr_1 = getelementptr [16384 x float]* %local_A, i64 0, i64 %zext_ln39_2" [kernel_gemm.cpp:39]   --->   Operation 313 'getelementptr' 'local_A_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 314 [2/2] (1.15ns)   --->   "%local_A_load = load float* %local_A_addr_1, align 4" [kernel_gemm.cpp:39]   --->   Operation 314 'load' 'local_A_load' <Predicate = (!icmp_ln37)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 315 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 50 <SV = 11> <Delay = 1.15>
ST_50 : Operation 316 [1/2] (1.15ns)   --->   "%local_A_load = load float* %local_A_addr_1, align 4" [kernel_gemm.cpp:39]   --->   Operation 316 'load' 'local_A_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_50 : Operation 317 [1/1] (0.60ns)   --->   "br label %.preheader2" [kernel_gemm.cpp:38]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.60>

State 51 <SV = 12> <Delay = 1.93>
ST_51 : Operation 318 [1/1] (0.00ns)   --->   "%jj6_0 = phi i8 [ %jj_3, %hls_label_3 ], [ 0, %.preheader2.preheader ]"   --->   Operation 318 'phi' 'jj6_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 319 [1/1] (0.58ns)   --->   "%icmp_ln38 = icmp eq i8 %jj6_0, -128" [kernel_gemm.cpp:38]   --->   Operation 319 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 320 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 321 [1/1] (0.70ns)   --->   "%jj_3 = add i8 %jj6_0, 1" [kernel_gemm.cpp:38]   --->   Operation 321 'add' 'jj_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader3.loopexit, label %hls_label_3" [kernel_gemm.cpp:38]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i8 %jj6_0 to i16" [kernel_gemm.cpp:39]   --->   Operation 323 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 324 [1/1] (0.77ns)   --->   "%add_ln39_1 = add i16 %zext_ln37, %zext_ln39_3" [kernel_gemm.cpp:39]   --->   Operation 324 'add' 'add_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i16 %add_ln39_1 to i64" [kernel_gemm.cpp:39]   --->   Operation 325 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 326 [1/1] (0.00ns)   --->   "%local_B_addr_1 = getelementptr [16384 x float]* %local_B, i64 0, i64 %zext_ln39_4" [kernel_gemm.cpp:39]   --->   Operation 326 'getelementptr' 'local_B_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 327 [1/1] (0.77ns)   --->   "%add_ln39_2 = add i16 %zext_ln39_1, %zext_ln39_3" [kernel_gemm.cpp:39]   --->   Operation 327 'add' 'add_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i16 %add_ln39_2 to i64" [kernel_gemm.cpp:39]   --->   Operation 328 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 329 [1/1] (0.00ns)   --->   "%local_C_addr_2 = getelementptr [16384 x float]* %local_C, i64 0, i64 %zext_ln39_5" [kernel_gemm.cpp:39]   --->   Operation 329 'getelementptr' 'local_C_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_51 : Operation 330 [2/2] (1.15ns)   --->   "%local_B_load = load float* %local_B_addr_1, align 4" [kernel_gemm.cpp:39]   --->   Operation 330 'load' 'local_B_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_51 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 331 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 52 <SV = 13> <Delay = 1.15>
ST_52 : Operation 332 [1/2] (1.15ns)   --->   "%local_B_load = load float* %local_B_addr_1, align 4" [kernel_gemm.cpp:39]   --->   Operation 332 'load' 'local_B_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 53 <SV = 14> <Delay = 2.32>
ST_53 : Operation 333 [4/4] (2.32ns)   --->   "%tmp_2 = fmul float %local_A_load, %local_B_load" [kernel_gemm.cpp:39]   --->   Operation 333 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 15> <Delay = 2.32>
ST_54 : Operation 334 [3/4] (2.32ns)   --->   "%tmp_2 = fmul float %local_A_load, %local_B_load" [kernel_gemm.cpp:39]   --->   Operation 334 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 16> <Delay = 2.32>
ST_55 : Operation 335 [2/4] (2.32ns)   --->   "%tmp_2 = fmul float %local_A_load, %local_B_load" [kernel_gemm.cpp:39]   --->   Operation 335 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 336 [2/2] (1.15ns)   --->   "%local_C_load_1 = load float* %local_C_addr_2, align 4" [kernel_gemm.cpp:39]   --->   Operation 336 'load' 'local_C_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 56 <SV = 17> <Delay = 2.32>
ST_56 : Operation 337 [1/4] (2.32ns)   --->   "%tmp_2 = fmul float %local_A_load, %local_B_load" [kernel_gemm.cpp:39]   --->   Operation 337 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 338 [1/2] (1.15ns)   --->   "%local_C_load_1 = load float* %local_C_addr_2, align 4" [kernel_gemm.cpp:39]   --->   Operation 338 'load' 'local_C_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 57 <SV = 18> <Delay = 2.34>
ST_57 : Operation 339 [7/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 339 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 19> <Delay = 2.34>
ST_58 : Operation 340 [6/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 340 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 20> <Delay = 2.34>
ST_59 : Operation 341 [5/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 341 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 21> <Delay = 2.34>
ST_60 : Operation 342 [4/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 342 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 22> <Delay = 2.34>
ST_61 : Operation 343 [3/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 343 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 23> <Delay = 2.34>
ST_62 : Operation 344 [2/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 344 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 24> <Delay = 2.34>
ST_63 : Operation 345 [1/7] (2.34ns)   --->   "%tmp_3 = fadd float %local_C_load_1, %tmp_2" [kernel_gemm.cpp:39]   --->   Operation 345 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 25> <Delay = 1.15>
ST_64 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15) nounwind" [kernel_gemm.cpp:39]   --->   Operation 346 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str16) nounwind" [kernel_gemm.cpp:39]   --->   Operation 347 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 348 [1/1] (1.15ns)   --->   "store float %tmp_3, float* %local_C_addr_2, align 4" [kernel_gemm.cpp:39]   --->   Operation 348 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_64 : Operation 349 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_14) nounwind" [kernel_gemm.cpp:39]   --->   Operation 349 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel_gemm.cpp:38]   --->   Operation 350 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 5> <Delay = 2.27>
ST_65 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i15 [ %add_ln42, %BurstBB41 ], [ 0, %.preheader.preheader ]" [kernel_gemm.cpp:42]   --->   Operation 351 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 352 [1/1] (0.00ns)   --->   "%ii7_0 = phi i8 [ %select_ln45_1, %BurstBB41 ], [ 0, %.preheader.preheader ]" [kernel_gemm.cpp:45]   --->   Operation 352 'phi' 'ii7_0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 353 [1/1] (0.00ns)   --->   "%jj8_0 = phi i8 [ %jj_1, %BurstBB41 ], [ 0, %.preheader.preheader ]"   --->   Operation 353 'phi' 'jj8_0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %ii7_0 to i12" [kernel_gemm.cpp:45]   --->   Operation 354 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 355 [1/1] (0.74ns)   --->   "%add_ln45 = add i12 %zext_ln45, %select_ln16" [kernel_gemm.cpp:45]   --->   Operation 355 'add' 'add_ln45' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_17 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln45, i11 0)" [kernel_gemm.cpp:45]   --->   Operation 356 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 357 [1/1] (0.66ns)   --->   "%icmp_ln42 = icmp eq i15 %indvar_flatten24, -16384" [kernel_gemm.cpp:42]   --->   Operation 357 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 358 [1/1] (0.77ns)   --->   "%add_ln42 = add i15 %indvar_flatten24, 1" [kernel_gemm.cpp:42]   --->   Operation 358 'add' 'add_ln42' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %COL_PARTITION_L_end, label %hls_label_4_begin" [kernel_gemm.cpp:42]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 360 [1/1] (0.70ns)   --->   "%ii_3 = add i8 1, %ii7_0" [kernel_gemm.cpp:42]   --->   Operation 360 'add' 'ii_3' <Predicate = (!icmp_ln42)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 361 [1/1] (0.58ns)   --->   "%icmp_ln43 = icmp eq i8 %jj8_0, -128" [kernel_gemm.cpp:43]   --->   Operation 361 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 362 [1/1] (0.30ns)   --->   "%select_ln45 = select i1 %icmp_ln43, i8 0, i8 %jj8_0" [kernel_gemm.cpp:45]   --->   Operation 362 'select' 'select_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 363 [1/1] (0.30ns)   --->   "%select_ln45_1 = select i1 %icmp_ln43, i8 %ii_3, i8 %ii7_0" [kernel_gemm.cpp:45]   --->   Operation 363 'select' 'select_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i8 %ii_3 to i12" [kernel_gemm.cpp:45]   --->   Operation 364 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_65 : Operation 365 [1/1] (0.74ns)   --->   "%add_ln45_1 = add i12 %select_ln16, %zext_ln45_2" [kernel_gemm.cpp:45]   --->   Operation 365 'add' 'add_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_2)   --->   "%tmp_17_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln45_1, i11 0)" [kernel_gemm.cpp:45]   --->   Operation 366 'bitconcatenate' 'tmp_17_mid1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_65 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_2)   --->   "%select_ln45_2 = select i1 %icmp_ln43, i23 %tmp_17_mid1, i23 %tmp_17" [kernel_gemm.cpp:45]   --->   Operation 367 'select' 'select_ln45_2' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 368 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln45_2 = add i23 %select_ln45_2, %zext_ln17" [kernel_gemm.cpp:45]   --->   Operation 368 'add' 'add_ln45_2' <Predicate = (!icmp_ln42)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 369 [1/1] (0.00ns)   --->   "%empty_26 = trunc i15 %indvar_flatten24 to i7" [kernel_gemm.cpp:42]   --->   Operation 369 'trunc' 'empty_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_65 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_30 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_26)" [kernel_gemm.cpp:42]   --->   Operation 370 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_65 : Operation 371 [1/1] (0.66ns)   --->   "%empty_27 = icmp eq i15 %tmp_30, 0" [kernel_gemm.cpp:42]   --->   Operation 371 'icmp' 'empty_27' <Predicate = (!icmp_ln42)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 372 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %ReqBB40, label %STORE_TILE_LOOP_end" [kernel_gemm.cpp:42]   --->   Operation 372 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_65 : Operation 373 [1/1] (0.70ns)   --->   "%jj_1 = add i8 1, %select_ln45" [kernel_gemm.cpp:43]   --->   Operation 373 'add' 'jj_1' <Predicate = (!icmp_ln42)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 374 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:43]   --->   Operation 374 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 66 <SV = 6> <Delay = 1.93>
ST_66 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_20 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln45_1, i7 0)" [kernel_gemm.cpp:45]   --->   Operation 375 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %tmp_20 to i16" [kernel_gemm.cpp:45]   --->   Operation 376 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i23 %add_ln45_2 to i31" [kernel_gemm.cpp:45]   --->   Operation 377 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i8 %select_ln45 to i16" [kernel_gemm.cpp:45]   --->   Operation 378 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 379 [1/1] (0.77ns)   --->   "%add_ln45_3 = add i16 %zext_ln45_4, %zext_ln45_1" [kernel_gemm.cpp:45]   --->   Operation 379 'add' 'add_ln45_3' <Predicate = (!icmp_ln42)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i16 %add_ln45_3 to i64" [kernel_gemm.cpp:45]   --->   Operation 380 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 381 [1/1] (0.00ns)   --->   "%local_C_addr_1 = getelementptr [16384 x float]* %local_C, i64 0, i64 %zext_ln45_5" [kernel_gemm.cpp:45]   --->   Operation 381 'getelementptr' 'local_C_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 382 [2/2] (1.15ns)   --->   "%local_C_load = load float* %local_C_addr_1, align 4" [kernel_gemm.cpp:45]   --->   Operation 382 'load' 'local_C_load' <Predicate = (!icmp_ln42)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_66 : Operation 383 [1/1] (0.86ns)   --->   "%add_ln45_4 = add i31 %zext_ln45_3, %p_cast" [kernel_gemm.cpp:45]   --->   Operation 383 'add' 'add_ln45_4' <Predicate = (!icmp_ln42)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 384 [1/1] (0.00ns)   --->   "%empty_30 = trunc i15 %add_ln42 to i7" [kernel_gemm.cpp:42]   --->   Operation 384 'trunc' 'empty_30' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_32 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_30)" [kernel_gemm.cpp:42]   --->   Operation 385 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_66 : Operation 386 [1/1] (0.66ns)   --->   "%empty_31 = icmp eq i15 %tmp_32, 0" [kernel_gemm.cpp:42]   --->   Operation 386 'icmp' 'empty_31' <Predicate = (!icmp_ln42)> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %empty_31, label %RespBB, label %BurstBB41" [kernel_gemm.cpp:42]   --->   Operation 387 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 67 <SV = 7> <Delay = 2.91>
ST_67 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @L_STORE_TILE_LOOP_st)"   --->   Operation 388 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 389 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 389 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17) nounwind" [kernel_gemm.cpp:45]   --->   Operation 390 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str18) nounwind" [kernel_gemm.cpp:45]   --->   Operation 391 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str18) nounwind" [kernel_gemm.cpp:45]   --->   Operation 392 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:44]   --->   Operation 393 'specpipeline' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 394 [1/2] (1.15ns)   --->   "%local_C_load = load float* %local_C_addr_1, align 4" [kernel_gemm.cpp:45]   --->   Operation 394 'load' 'local_C_load' <Predicate = (!icmp_ln42)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_67 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i31 %add_ln45_4 to i64" [kernel_gemm.cpp:45]   --->   Operation 395 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 396 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr float* %gmem, i64 %zext_ln45_6" [kernel_gemm.cpp:45]   --->   Operation 396 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_67 : Operation 397 [1/1] (2.91ns)   --->   "%gmem_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_1, i32 128)" [kernel_gemm.cpp:45]   --->   Operation 397 'writereq' 'gmem_addr_5_wr_req' <Predicate = (empty_27)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 398 [1/1] (0.00ns)   --->   "br label %STORE_TILE_LOOP_end"   --->   Operation 398 'br' <Predicate = (empty_27)> <Delay = 0.00>

State 68 <SV = 8> <Delay = 2.91>
ST_68 : Operation 399 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_1, float %local_C_load, i4 -1)" [kernel_gemm.cpp:45]   --->   Operation 399 'write' <Predicate = (!icmp_ln42)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 400 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str18, i32 %tmp_10) nounwind" [kernel_gemm.cpp:45]   --->   Operation 400 'specregionend' 'empty_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_68 : Operation 401 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_9) nounwind" [kernel_gemm.cpp:45]   --->   Operation 401 'specregionend' 'empty_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 69 <SV = 9> <Delay = 2.91>
ST_69 : Operation 402 [5/5] (2.91ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [kernel_gemm.cpp:45]   --->   Operation 402 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (empty_31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 10> <Delay = 2.91>
ST_70 : Operation 403 [4/5] (2.91ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [kernel_gemm.cpp:45]   --->   Operation 403 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (empty_31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 11> <Delay = 2.91>
ST_71 : Operation 404 [3/5] (2.91ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [kernel_gemm.cpp:45]   --->   Operation 404 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (empty_31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 12> <Delay = 2.91>
ST_72 : Operation 405 [2/5] (2.91ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [kernel_gemm.cpp:45]   --->   Operation 405 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (empty_31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 13> <Delay = 2.91>
ST_73 : Operation 406 [1/5] (2.91ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_1)" [kernel_gemm.cpp:45]   --->   Operation 406 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (empty_31)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 407 [1/1] (0.00ns)   --->   "br label %BurstBB41"   --->   Operation 407 'br' <Predicate = (empty_31)> <Delay = 0.00>

State 74 <SV = 6> <Delay = 0.74>
ST_74 : Operation 408 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str7, i32 %tmp_5) nounwind" [kernel_gemm.cpp:46]   --->   Operation 408 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 409 [1/1] (0.74ns)   --->   "%j = add i12 %select_ln17, 128" [kernel_gemm.cpp:17]   --->   Operation 409 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 410 [1/1] (0.00ns)   --->   "br label %1" [kernel_gemm.cpp:17]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'B' [9]  (1 ns)

 <State 2>: 1.04ns
The critical path consists of the following:
	'phi' operation ('i_0', kernel_gemm.cpp:16) with incoming values : ('select_ln16', kernel_gemm.cpp:16) [33]  (0 ns)
	'add' operation ('i', kernel_gemm.cpp:16) [39]  (0.745 ns)
	'select' operation ('select_ln16', kernel_gemm.cpp:16) [44]  (0.299 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', kernel_gemm.cpp:20) [52]  (0 ns)
	'icmp' operation ('icmp_ln20', kernel_gemm.cpp:20) [63]  (0.581 ns)
	'select' operation ('select_ln22', kernel_gemm.cpp:22) [64]  (0.303 ns)
	'add' operation ('jj', kernel_gemm.cpp:20) [98]  (0.705 ns)

 <State 4>: 2.44ns
The critical path consists of the following:
	'add' operation ('add_ln22_1', kernel_gemm.cpp:22) [66]  (0.745 ns)
	'select' operation ('select_ln22_2', kernel_gemm.cpp:22) [71]  (0 ns)
	'add' operation ('add_ln22_2', kernel_gemm.cpp:22) [72]  (0.827 ns)
	'add' operation ('add_ln22_3', kernel_gemm.cpp:22) [78]  (0.868 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', kernel_gemm.cpp:22) [80]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 9>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 10>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 11>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:22) [86]  (2.91 ns)

 <State 12>: 2.91ns
The critical path consists of the following:
	bus read on port 'gmem' (kernel_gemm.cpp:22) [89]  (2.91 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp', kernel_gemm.cpp:22) [90]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp', kernel_gemm.cpp:22) [90]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp', kernel_gemm.cpp:22) [90]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp', kernel_gemm.cpp:22) [90]  (2.32 ns)

 <State 17>: 1.93ns
The critical path consists of the following:
	'add' operation ('add_ln22_4', kernel_gemm.cpp:22) [92]  (0.775 ns)
	'getelementptr' operation ('local_C_addr', kernel_gemm.cpp:22) [94]  (0 ns)
	'store' operation ('store_ln22', kernel_gemm.cpp:22) of variable 'tmp', kernel_gemm.cpp:22 on array 'local_C', kernel_gemm.cpp:14 [95]  (1.16 ns)

 <State 18>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', kernel_gemm.cpp:24) [103]  (0.603 ns)

 <State 19>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8', kernel_gemm.cpp:26) with incoming values : ('add_ln26', kernel_gemm.cpp:26) [113]  (0.603 ns)

 <State 20>: 2.28ns
The critical path consists of the following:
	'phi' operation ('ii1_0', kernel_gemm.cpp:29) with incoming values : ('select_ln29_1', kernel_gemm.cpp:29) [114]  (0 ns)
	'add' operation ('ii', kernel_gemm.cpp:26) [123]  (0.705 ns)
	'add' operation ('add_ln29_1', kernel_gemm.cpp:29) [129]  (0.745 ns)
	'select' operation ('select_ln29_2', kernel_gemm.cpp:29) [134]  (0 ns)
	'add' operation ('add_ln29_2', kernel_gemm.cpp:29) [135]  (0.827 ns)

 <State 21>: 0.868ns
The critical path consists of the following:
	'add' operation ('add_ln29_3', kernel_gemm.cpp:29) [141]  (0.868 ns)

 <State 22>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', kernel_gemm.cpp:29) [143]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 23>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 24>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 25>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 26>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 27>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 28>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:29) [149]  (2.91 ns)

 <State 29>: 2.91ns
The critical path consists of the following:
	bus read on port 'gmem' (kernel_gemm.cpp:29) [152]  (2.91 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', kernel_gemm.cpp:29) [153]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', kernel_gemm.cpp:29) [153]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', kernel_gemm.cpp:29) [153]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', kernel_gemm.cpp:29) [153]  (2.32 ns)

 <State 34>: 1.93ns
The critical path consists of the following:
	'add' operation ('add_ln29_4', kernel_gemm.cpp:29) [155]  (0.775 ns)
	'getelementptr' operation ('local_A_addr', kernel_gemm.cpp:29) [157]  (0 ns)
	'store' operation ('store_ln29', kernel_gemm.cpp:29) of variable 'tmp_1', kernel_gemm.cpp:29 on array 'local_A', kernel_gemm.cpp:12 [158]  (1.16 ns)

 <State 35>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten16', kernel_gemm.cpp:31) with incoming values : ('add_ln31', kernel_gemm.cpp:31) [166]  (0.603 ns)

 <State 36>: 2.28ns
The critical path consists of the following:
	'phi' operation ('kk2_0', kernel_gemm.cpp:34) with incoming values : ('select_ln34_1', kernel_gemm.cpp:34) [167]  (0 ns)
	'add' operation ('kk', kernel_gemm.cpp:31) [176]  (0.705 ns)
	'add' operation ('add_ln34_1', kernel_gemm.cpp:34) [182]  (0.745 ns)
	'select' operation ('select_ln34_2', kernel_gemm.cpp:34) [187]  (0 ns)
	'add' operation ('add_ln34_2', kernel_gemm.cpp:34) [188]  (0.827 ns)

 <State 37>: 0.868ns
The critical path consists of the following:
	'add' operation ('add_ln34_3', kernel_gemm.cpp:34) [194]  (0.868 ns)

 <State 38>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3', kernel_gemm.cpp:34) [196]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 39>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 40>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 41>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 42>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 43>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 44>: 2.91ns
The critical path consists of the following:
	bus request on port 'gmem' (kernel_gemm.cpp:34) [202]  (2.91 ns)

 <State 45>: 2.91ns
The critical path consists of the following:
	bus read on port 'gmem' (kernel_gemm.cpp:34) [205]  (2.91 ns)

 <State 46>: 1.93ns
The critical path consists of the following:
	'add' operation ('add_ln34_4', kernel_gemm.cpp:34) [207]  (0.775 ns)
	'getelementptr' operation ('local_B_addr', kernel_gemm.cpp:34) [209]  (0 ns)
	'store' operation ('store_ln34', kernel_gemm.cpp:34) of variable 'gmem_addr_3_read', kernel_gemm.cpp:34 on array 'local_B', kernel_gemm.cpp:13 [210]  (1.16 ns)

 <State 47>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('kk') with incoming values : ('kk', kernel_gemm.cpp:36) [218]  (0.603 ns)

 <State 48>: 0.745ns
The critical path consists of the following:
	'add' operation ('k', kernel_gemm.cpp:24) [271]  (0.745 ns)

 <State 49>: 1.93ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:37) [229]  (0 ns)
	'add' operation ('add_ln39', kernel_gemm.cpp:39) [237]  (0.775 ns)
	'getelementptr' operation ('local_A_addr_1', kernel_gemm.cpp:39) [239]  (0 ns)
	'load' operation ('local_A_load', kernel_gemm.cpp:39) on array 'local_A', kernel_gemm.cpp:12 [240]  (1.16 ns)

 <State 50>: 1.16ns
The critical path consists of the following:
	'load' operation ('local_A_load', kernel_gemm.cpp:39) on array 'local_A', kernel_gemm.cpp:12 [240]  (1.16 ns)

 <State 51>: 1.93ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', kernel_gemm.cpp:38) [243]  (0 ns)
	'add' operation ('add_ln39_1', kernel_gemm.cpp:39) [252]  (0.775 ns)
	'getelementptr' operation ('local_B_addr_1', kernel_gemm.cpp:39) [254]  (0 ns)
	'load' operation ('local_B_load', kernel_gemm.cpp:39) on array 'local_B', kernel_gemm.cpp:13 [258]  (1.16 ns)

 <State 52>: 1.16ns
The critical path consists of the following:
	'load' operation ('local_B_load', kernel_gemm.cpp:39) on array 'local_B', kernel_gemm.cpp:13 [258]  (1.16 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', kernel_gemm.cpp:39) [259]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', kernel_gemm.cpp:39) [259]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', kernel_gemm.cpp:39) [259]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', kernel_gemm.cpp:39) [259]  (2.32 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', kernel_gemm.cpp:39) [261]  (2.34 ns)

 <State 64>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln39', kernel_gemm.cpp:39) of variable 'tmp_3', kernel_gemm.cpp:39 on array 'local_C', kernel_gemm.cpp:14 [262]  (1.16 ns)

 <State 65>: 2.28ns
The critical path consists of the following:
	'phi' operation ('ii7_0', kernel_gemm.cpp:45) with incoming values : ('select_ln45_1', kernel_gemm.cpp:45) [277]  (0 ns)
	'add' operation ('ii', kernel_gemm.cpp:42) [286]  (0.705 ns)
	'add' operation ('add_ln45_1', kernel_gemm.cpp:45) [295]  (0.745 ns)
	'select' operation ('select_ln45_2', kernel_gemm.cpp:45) [297]  (0 ns)
	'add' operation ('add_ln45_2', kernel_gemm.cpp:45) [298]  (0.827 ns)

 <State 66>: 1.93ns
The critical path consists of the following:
	'add' operation ('add_ln45_3', kernel_gemm.cpp:45) [305]  (0.775 ns)
	'getelementptr' operation ('local_C_addr_1', kernel_gemm.cpp:45) [307]  (0 ns)
	'load' operation ('local_C_load', kernel_gemm.cpp:45) on array 'local_C', kernel_gemm.cpp:14 [308]  (1.16 ns)

 <State 67>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', kernel_gemm.cpp:45) [311]  (0 ns)
	bus request on port 'gmem' (kernel_gemm.cpp:45) [317]  (2.91 ns)

 <State 68>: 2.91ns
The critical path consists of the following:
	bus write on port 'gmem' (kernel_gemm.cpp:45) [320]  (2.91 ns)

 <State 69>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:45) [329]  (2.91 ns)

 <State 70>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:45) [329]  (2.91 ns)

 <State 71>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:45) [329]  (2.91 ns)

 <State 72>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:45) [329]  (2.91 ns)

 <State 73>: 2.91ns
The critical path consists of the following:
	bus access on port 'gmem' (kernel_gemm.cpp:45) [329]  (2.91 ns)

 <State 74>: 0.745ns
The critical path consists of the following:
	'add' operation ('j', kernel_gemm.cpp:17) [335]  (0.745 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
