==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 195.055 ; gain = 105.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 195.055 ; gain = 105.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<64, 360, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:182) in function 'int hls::Array2Mat<360, unsigned char, 64, 360, 0>(FORWARD_REFERENCE*, int, hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<64, 360, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/toplevel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:243).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/toplevel.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:180).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:184).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::write' into 'hls::Mat<64, 360, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::operator<<' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::read' into 'hls::Mat<64, 360, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::operator>>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::kernel_CvtColor<HLS_GRAY2RGB, unsigned char, unsigned char>::apply<1, 3>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::write' into 'hls::Mat<64, 360, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::operator<<' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::read' into 'hls::Mat<64, 360, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 64, 360, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 64, 360, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:14 . Memory (MB): peak = 475.594 ; gain = 385.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:16 . Memory (MB): peak = 619.176 ; gain = 529.168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:775) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:776) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:777) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img4.data_stream.V' (Iris-recognition/toplevel.cpp:778) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img5.data_stream.V' (Iris-recognition/toplevel.cpp:779) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'core_low' (Iris-recognition/toplevel.cpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Array2Mat<360, unsigned char, 64, 360, 0>.1' into 'hls::Array2Mat<360, unsigned char, 64, 360, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<8>' into 'hls::sr_cast_class<ap_uint<8> >::operator()' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:432) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()' into 'hls::sr_cast<unsigned char, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, unsigned char>' into 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1554->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'core_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'method1', detected/extracted 11 process function(s): 
	 'method1_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'core_low'
	 'hls::Array2Mat<360, unsigned char, 64, 360, 0>'
	 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>'
	 'hls::Mat2AXIvideo<32, 64, 360, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/toplevel.cpp:222:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:30:27) to (Iris-recognition/toplevel.cpp:30:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:372:13) to (Iris-recognition/toplevel.cpp:380:19) in function 'core_low'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:100:24) to (Iris-recognition/sine.cpp:99:23) in function 'cordicSin_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:94:29) to (Iris-recognition/sine.cpp:99:15) in function 'cordicSin_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:126:24) to (Iris-recognition/sine.cpp:125:23) in function 'cordicCos_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:120:29) to (Iris-recognition/sine.cpp:125:15) in function 'cordicCos_fix'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 804.441 ; gain = 714.434
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 64, 360, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_GRAY2RGB, 0, 4096, 64, 360>' to 'CvtColor.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2Mat<360, unsigned char, 64, 360, 0>' to 'Array2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174:46)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/toplevel.cpp:5:5)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:227:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:228:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:236:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:248:6)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/toplevel.cpp:386:4)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:26 . Memory (MB): peak = 961.836 ; gain = 871.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level' ...
WARNING: [SYN 201-103] Legalizing function name 'method1_Block__proc' to 'method1_Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'method1_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.462 seconds; current allocated memory: 881.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 881.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 882.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 882.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 882.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 883.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 883.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 883.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 884.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 885.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 885.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 885.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 885.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 885.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 886.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 886.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 886.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 887.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 887.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 887.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 888.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 889.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 890.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 890.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 890.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 890.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 890.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 890.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'method1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 891.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 892.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 892.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 892.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'method1_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'method1_Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 893.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 894.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_22ns_8ns_29_1_1' to 'top_level_mul_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_mac_mulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_mac_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 894.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 895.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_fadd_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fmul_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_sitofp_32ns_32_6_1' to 'top_level_sitofp_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_9ns_11ns_20_1_1' to 'top_level_mul_muljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fadd_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fmul_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitofp_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 897.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 897.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 898.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicCos_fix_arctan_V' to 'cordicCos_fix_arckbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fpext_32ns_64_2_1' to 'top_level_fpext_3lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicCos_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 898.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicSin_fix_arctan_V268' to 'cordicSin_fix_arcmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicSin_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 899.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fptrunc_64ns_32_2_1' to 'top_level_fptruncncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level_dadd_64ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dcmp_64ns_64ns_1_2_1' to 'top_level_dcmp_64pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_dadd_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dcmp_64pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_Sin_fixed'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 900.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_faddfsuqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_dmul_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_sitodp_32ns_64_6_1' to 'top_level_sitodp_sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_dadd_64ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dcmp_64pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_dmul_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fadd_32g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_faddfsuqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fmul_32hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fpext_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitodp_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_sitofp_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core_low'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 902.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_mul_mul_10ns_16s_16_1_1' to 'top_level_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_mul_multde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2Mat'.
INFO: [HLS 200-111]  Elapsed time: 1.618 seconds; current allocated memory: 903.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 904.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 904.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'method1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_1_U0' to 'start_for_CvtColoyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIzec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'method1'.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 906.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level/outputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level'.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 906.987 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordicCos_fix_arckbM_rom' using distributed ROMs.
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'method1_imageIn_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'method1_imageOut_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_rows_V_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_cols_V_c_U(fifo_w10_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c16_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c17_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_rows_V_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img4_cols_V_c21_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img5_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoudo_U(start_for_CvtColoudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupvdy_U(start_for_findPupvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irwdI_U(start_for_find_irwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrxdS_U(start_for_Mat2ArrxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoyd2_U(start_for_CvtColoyd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIzec_U(start_for_Mat2AXIzec)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO method1_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO method1_imageOut_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:02:06 . Memory (MB): peak = 1021.156 ; gain = 931.148
INFO: [VHDL 208-304] Generating VHDL RTL for top_level.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level.
INFO: [HLS 200-112] Total elapsed time: 125.801 seconds; peak allocated memory: 906.987 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "C:/Users/Dennis/VivadoHLS/Final/Iris-recognition/PYNQ_SOLUTION/csim/build\gaborcodes_acc.dat": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'inputStream': C:\Users\Dennis\VivadoHLS\Final\Iris-recognition\toplevel.cpp:726
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 195.359 ; gain = 102.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 195.359 ; gain = 102.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/toplevel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:243).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/toplevel.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:25 . Memory (MB): peak = 527.129 ; gain = 434.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef8' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isinf<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isnan<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv6' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'cordic' (Iris-recognition/sine.cpp:299) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel' (Iris-recognition/toplevel.cpp:446) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/toplevel.cpp:487) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:28 . Memory (MB): peak = 693.234 ; gain = 600.836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:727).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:726).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:729).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:728).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:726) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:727) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:728) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:729) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:726) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:727) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:728) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:729) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'core_low' (Iris-recognition/toplevel.cpp:383) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef8' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isinf<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isnan<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv6' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'cordic' (Iris-recognition/sine.cpp:299) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel' (Iris-recognition/toplevel.cpp:446) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/toplevel.cpp:487) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'core_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod', detected/extracted 9 process function(s): 
	 'arrayMethod_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'core_low'
	 'encode'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320:27) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/toplevel.cpp:222:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:30:27) to (Iris-recognition/toplevel.cpp:30:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:372:13) to (Iris-recognition/toplevel.cpp:380:19) in function 'core_low'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:100:23) to (Iris-recognition/sine.cpp:99:23) in function 'cordicSin_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:94:29) to (Iris-recognition/sine.cpp:99:15) in function 'cordicSin_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:126:24) to (Iris-recognition/sine.cpp:125:23) in function 'cordicCos_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:120:29) to (Iris-recognition/sine.cpp:125:15) in function 'cordicCos_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:298:29) to (Iris-recognition/sine.cpp:297:23) in function 'cordic'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:36 . Memory (MB): peak = 909.371 ; gain = 816.973
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<float>' to 'pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/toplevel.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_Block__proc' to 'arrayMethod_Block__p' (Iris-recognition/toplevel.cpp:726)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/toplevel.cpp:415:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/toplevel.cpp:416:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/toplevel.cpp:424:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/toplevel.cpp:425:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/toplevel.cpp:430:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/toplevel.cpp:431:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss' (Iris-recognition/toplevel.cpp:447:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/toplevel.cpp:455:5)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/toplevel.cpp:456:5)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/toplevel.cpp:471:5)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/toplevel.cpp:472:5)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:227:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:228:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:236:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:248:6)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/toplevel.cpp:386:4)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1111.098 ; gain = 1018.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'arrayMethod_Block__p' to 'arrayMethod_Block_p'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.341 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.38625ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_float_s' consists of the following:
	'mul' operation of DSP[65] ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [62]  (3.36 ns)
	'add' operation of DSP[65] ('ret.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [65]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (2.32 ns)
	'select' operation ('select_ln313', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [71]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (0.687 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.083 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_Block_p'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicCos_fix_arctan_V287' to 'cordicCos_fix_arckbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicCos_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicSin_fix_arctan_V' to 'cordicSin_fix_arcmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicSin_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fptrunc_64ns_32_2_1' to 'top_level2_fptrunncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dadd_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dcmp_64ns_64ns_1_2_1' to 'top_level2_dcmp_6pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_Sin_fixed'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level2_faddfsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32ns_64_6_1' to 'top_level2_sitodpsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core_low'.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_1' to 'pow_generic_floattde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo' to 'pow_generic_floatudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_13s_16s_25_1_1' to 'top_level2_mac_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_18ns_18ns_36_1_1' to 'top_level2_mul_muwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.865 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordic_arctan_double' to 'cordic_arctan_douxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fcmp_32ns_32ns_1_2_1' to 'top_level2_fcmp_3zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss' to 'generateGaborKernAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level2_fexp_3Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dsub_6CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_ddiv_64ns_64ns_64_31_1' to 'top_level2_ddiv_6DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_ddiv_6DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dsub_6CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsqcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3yd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fexp_3Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_srem_11ns_10ns_11_15_seq_1' to 'top_level2_srem_1Ee0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3zec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_srem_1Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterGfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_imageOut' to 'arrayMethod_imageHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod'.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.794 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordicCos_fix_arckbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floattde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_arctan_douxdS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernAem_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_srem_1Ee0_div'
INFO: [RTMG 210-278] Implementing memory 'encode_sin_filterFfa_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_imageIn_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageHfu_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_imageHfu_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupJfO_U(start_for_findPupJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irKfY_U(start_for_find_irKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrLf8_U(start_for_Mat2ArrLf8)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageHfu_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageHfu_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:02:40 . Memory (MB): peak = 1193.285 ; gain = 1100.887
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 159.957 seconds; peak allocated memory: 1.037 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 195.016 ; gain = 105.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 195.016 ; gain = 105.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:244).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/toplevel.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:243).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/toplevel.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:01:24 . Memory (MB): peak = 496.473 ; gain = 407.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:556) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:593) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/toplevel.cpp:630) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:26 . Memory (MB): peak = 646.996 ; gain = 557.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:702).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:701).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:704).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:703).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:701) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:702) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:703) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:704) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/toplevel.cpp:13) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:701) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:702) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:703) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:704) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/toplevel.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:372) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'core_low' (Iris-recognition/toplevel.cpp:383) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:556) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:593) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/toplevel.cpp:630) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'core_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 9 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'core_low'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:555:34) to (Iris-recognition/toplevel.cpp:555:29) in function 'generateGaborKernel_fix'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:569:34) to (Iris-recognition/toplevel.cpp:569:29) in function 'generateGaborKernel_fix'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:591:44) to (Iris-recognition/toplevel.cpp:590:31) in function 'generateGaborKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:640:6) to (Iris-recognition/toplevel.cpp:621:25) in function 'gaborPixel_fix'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/toplevel.cpp:222:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:30:27) to (Iris-recognition/toplevel.cpp:30:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:372:13) to (Iris-recognition/toplevel.cpp:380:19) in function 'core_low'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:181:23) to (Iris-recognition/sine.cpp:180:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:175:23) to (Iris-recognition/sine.cpp:180:15) in function 'cordic_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:100:23) to (Iris-recognition/sine.cpp:99:23) in function 'cordicSin_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:94:29) to (Iris-recognition/sine.cpp:99:15) in function 'cordicSin_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:126:24) to (Iris-recognition/sine.cpp:125:23) in function 'cordicCos_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:120:29) to (Iris-recognition/sine.cpp:125:15) in function 'cordicCos_fix'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:33 . Memory (MB): peak = 844.375 ; gain = 755.262
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/toplevel.cpp:15:33)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/toplevel.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:204:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:701)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:562:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:563:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:570:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:571:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:577:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:578:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/toplevel.cpp:593:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:600:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:601:34)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:614:65)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:615:65)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:227:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/toplevel.cpp:228:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:236:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/toplevel.cpp:248:6)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/toplevel.cpp:386:4)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:37 . Memory (MB): peak = 1031.867 ; gain = 942.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.675 seconds; current allocated memory: 947.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 947.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 948.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 948.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 948.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 949.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 949.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 949.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 950.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 951.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 951.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 951.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 951.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 951.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 952.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 952.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 952.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 953.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 953.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 953.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 954.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 955.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 956.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 956.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 956.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 957.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 958.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 960.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 961.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 962.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 962.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 963.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 963.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 964.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 965.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 966.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 966.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 967.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 968.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 968.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 970.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 971.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 971.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicCos_fix_arctan_V233' to 'cordicCos_fix_arckbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicCos_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 972.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicSin_fix_arctan_V232' to 'cordicSin_fix_arcmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicSin_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 973.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fptrunc_64ns_32_2_1' to 'top_level2_fptrunncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dadd_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dcmp_64ns_64ns_1_2_1' to 'top_level2_dcmp_6pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_Sin_fixed'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 973.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level2_faddfsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32ns_64_6_1' to 'top_level2_sitodpsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core_low'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 976.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 977.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 978.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss_V' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level2_fexp_3vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dsub_6wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_ddiv_64ns_64ns_64_31_1' to 'top_level2_ddiv_6xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_12ns_8s_8_16_seq_1' to 'top_level2_sdiv_1yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_ddiv_6xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dsub_6wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fexp_3vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_1yd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 982.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_srem_11ns_10ns_11_15_seq_1' to 'top_level2_srem_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_8s_8ns_16ns_16_1_1' to 'top_level2_mac_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_srem_1zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 3.077 seconds; current allocated memory: 985.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_fi' to 'encode_fix_sin_fiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_fi' to 'encode_fix_cos_fiCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 986.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 987.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.929 seconds; current allocated memory: 989.017 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordicCos_fix_arckbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_1yd2_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_srem_1zec_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iDeQ_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iEe0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoFfa_U(start_for_CvtColoFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupGfk_U(start_for_findPupGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irHfu_U(start_for_find_irHfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrIfE_U(start_for_Mat2ArrIfE)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:02:33 . Memory (MB): peak = 1120.602 ; gain = 1031.488
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 153.21 seconds; peak allocated memory: 989.017 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 194.867 ; gain = 105.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 194.867 ; gain = 105.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:48 . Memory (MB): peak = 526.938 ; gain = 437.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:276) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/toplevel.cpp:313) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:01:51 . Memory (MB): peak = 699.734 ; gain = 609.879
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:385).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:384).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:387).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:386).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:384) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:385) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:386) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:387) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:385) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:386) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:387) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'core_low' (Iris-recognition/toplevel.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'core_low' (Iris-recognition/toplevel.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:239) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaborKernel_fix' (Iris-recognition/toplevel.cpp:276) automatically.
INFO: [XFORM 203-602] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/toplevel.cpp:313) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'core_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 9 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'core_low'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:238:34) to (Iris-recognition/toplevel.cpp:238:29) in function 'generateGaborKernel_fix'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:252:34) to (Iris-recognition/toplevel.cpp:252:29) in function 'generateGaborKernel_fix'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:274:44) to (Iris-recognition/toplevel.cpp:273:31) in function 'generateGaborKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:323:6) to (Iris-recognition/toplevel.cpp:304:25) in function 'gaborPixel_fix'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/segmentation.cpp:213:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/toplevel.cpp:55:13) to (Iris-recognition/toplevel.cpp:63:19) in function 'core_low'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:181:23) to (Iris-recognition/sine.cpp:180:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:175:23) to (Iris-recognition/sine.cpp:180:15) in function 'cordic_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:100:23) to (Iris-recognition/sine.cpp:99:23) in function 'cordicSin_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:94:29) to (Iris-recognition/sine.cpp:99:15) in function 'cordicSin_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:126:24) to (Iris-recognition/sine.cpp:125:23) in function 'cordicCos_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:120:29) to (Iris-recognition/sine.cpp:125:15) in function 'cordicCos_fix'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:58 . Memory (MB): peak = 924.398 ; gain = 834.543
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/toplevel.cpp:15:33)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/segmentation.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:204:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:384)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:245:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:246:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:254:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:260:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/toplevel.cpp:276:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:283:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:284:34)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix_fi' (Iris-recognition/toplevel.cpp:297:65)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix_fi' (Iris-recognition/toplevel.cpp:298:65)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:218:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:219:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:227:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/toplevel.cpp:69:4)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:02:03 . Memory (MB): peak = 1120.496 ; gain = 1030.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.148 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.428 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicCos_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicCos_fix_arctan_V233' to 'cordicCos_fix_arckbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicCos_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordicSin_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordicSin_fix_arctan_V232' to 'cordicSin_fix_arcmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordicSin_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_Sin_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fptrunc_64ns_32_2_1' to 'top_level2_fptrunncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dadd_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dcmp_64ns_64ns_1_2_1' to 'top_level2_dcmp_6pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_Sin_fixed'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level2_faddfsqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32ns_64_6_1' to 'top_level2_sitodpsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core_low'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.714 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_dadd_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss_V' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level2_fexp_3vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dsub_6wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_ddiv_64ns_64ns_64_31_1' to 'top_level2_ddiv_6xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_12ns_8s_8_16_seq_1' to 'top_level2_sdiv_1yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_ddiv_6xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dsub_6wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fexp_3vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_1yd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_srem_11ns_10ns_11_15_seq_1' to 'top_level2_srem_1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_8s_8ns_16ns_16_1_1' to 'top_level2_mac_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dcmp_6pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_srem_1zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 3.089 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_fi' to 'encode_fix_sin_fiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_fi' to 'encode_fix_cos_fiCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.324 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordicCos_fix_arckbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_1yd2_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_srem_1zec_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iDeQ_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iEe0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoFfa_U(start_for_CvtColoFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupGfk_U(start_for_findPupGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irHfu_U(start_for_find_irHfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrIfE_U(start_for_Mat2ArrIfE)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iDeQ_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iEe0_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:03:00 . Memory (MB): peak = 1210.223 ; gain = 1120.367
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 179.954 seconds; peak allocated memory: 1.050 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:165:19: error: no matching function for call to 'gaborPixel'
   uint8_t temp = gaborPixel(radius,theta,norm_img,filter_height);
                  ^~~~~~~~~~
Iris-recognition/gabor.cpp:99:9: note: candidate function not viable: requires 6 arguments, but 4 were provided
uint8_t gaborPixel(int rho, int phi, uint8_t norm_img[64 * 360],
        ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:26 . Memory (MB): peak = 195.188 ; gain = 102.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:26 . Memory (MB): peak = 195.188 ; gain = 102.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:02:36 . Memory (MB): peak = 603.102 ; gain = 510.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'norm_low' (Iris-recognition/normalization.cpp:52) automatically.
WARNING: [SYNCHK 200-23] Iris-recognition/normalization.cpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] Iris-recognition/toplevel.cpp:33: function 'void encode_fix<16, 8, 8, 2>(unsigned char*, unsigned char*)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'top_level2' (Iris-recognition/toplevel.cpp:131) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:26 . Memory (MB): peak = 195.398 ; gain = 106.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:26 . Memory (MB): peak = 195.398 ; gain = 106.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:02:36 . Memory (MB): peak = 604.727 ; gain = 515.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic360_Cos_fixed' into 'norm_low' (Iris-recognition/normalization.cpp:52) automatically.
WARNING: [SYNCHK 200-23] Iris-recognition/normalization.cpp:52: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-71] Iris-recognition/toplevel.cpp:33: function 'void encode_fix<16, 8, 8, 2>(unsigned char*, unsigned char*)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'top_level2' (Iris-recognition/toplevel.cpp:131) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:209:58: error: use of overloaded operator '/' is ambiguous (with operand types 'ap_fixed<16, 8>' and 'double')
  int phi = i - ((ap_fixed<INTERN_W,INTERN_H>) kern_size / 2.0);
                 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~
...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:214:3: error: no matching function for call to 'cordic360_COS_SIN_fix'
  cordic360_COS_SIN_fix(angle, val_sin, val_cos, 5);
  ^~~~~~~~~~~~~~~~~~~~~
Iris-recognition/gabor.cpp:338:3: note: in instantiation of function template specialization 'generateGaborKernel_fix<16, 8, 16, 8>' requested here
  generateGaborKernel_fix<RESULT_W, RESULT_H, INTERN_W, INTERN_H>(
  ^
Iris-recognition/sine.hpp:151:6: note: candidate function not viable: no known conversion from 'ap_fixed<16, 8>' to 'float30 &' (aka 'ap_fixed<8, 1> &') for 2nd argument; 
void cordic360_COS_SIN_fix(float x, float30 &s, float30 &c,int nMax);
     ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<41, 33, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:1042:71: note: in instantiation of member function 'ap_fixed_base<41, 33, true, 5, 3, 0>::to_int' requested here
  inline __attribute__((always_inline)) operator int() const { return to_int(); }
                                                                      ^
Iris-recognition/gabor.cpp:209:13: note: in instantiation of member function 'ap_fixed_base<41, 33, true, 5, 3, 0>::operator int' requested here
  int phi = i - ((ap_fixed<INTERN_W,INTERN_H>) kern_size / (ap_fixed<INTERN_W,INTERN_H>)2.0);
            ^
Iris-recognition/gabor.cpp:338:3: note: in instantiation of function template specialization 'generateGaborKernel_fix<16, 8, 16, 8>' requested here
  generateGaborKernel_fix<RESULT_W, RESULT_H, INTERN_W, INTERN_H>(
  ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:15 . Memory (MB): peak = 195.168 ; gain = 105.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:15 . Memory (MB): peak = 195.168 ; gain = 105.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:30 . Memory (MB): peak = 754.328 ; gain = 664.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef8' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isinf<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isnan<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv6' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'cordic' (Iris-recognition/sine.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:76) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:34 . Memory (MB): peak = 970.125 ; gain = 880.648
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:42).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:45).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:44).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:42) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef8' into '_ZN9fp_structIfEC1Ef4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isinf<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'generic_isnan<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef4' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:324) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE4expvEv6' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::pow' into 'hls::powf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::powf' into 'cordic' (Iris-recognition/sine.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:76) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'norm_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod', detected/extracted 9 process function(s): 
	 'arrayMethod_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'norm_low'
	 'encode'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320:27) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 22 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/segmentation.cpp:213:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:62:25) to (Iris-recognition/sine.cpp:61:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:104:29) to (Iris-recognition/sine.cpp:103:23) in function 'cordic'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:43 . Memory (MB): peak = 1324.691 ; gain = 1235.215
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<float>' to 'pow_generic<float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/segmentation.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:82:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_Block__proc' to 'arrayMethod_Block__p' (Iris-recognition/toplevel.cpp:42)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin' (Iris-recognition/gabor.cpp:44:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos' (Iris-recognition/gabor.cpp:45:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin' (Iris-recognition/gabor.cpp:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos' (Iris-recognition/gabor.cpp:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin' (Iris-recognition/gabor.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'cos' (Iris-recognition/gabor.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:26:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:98:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:100:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:218:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:219:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:227:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:47 . Memory (MB): peak = 1539.262 ; gain = 1449.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'arrayMethod_Block__p' to 'arrayMethod_Block_p'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 227.204 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (9.38625ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_float_s' consists of the following:
	'mul' operation of DSP[65] ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [62]  (3.36 ns)
	'add' operation of DSP[65] ('ret.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [65]  (3.02 ns)
	'icmp' operation ('icmp_ln805', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [69]  (2.32 ns)
	'select' operation ('select_ln313', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [71]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592) [72]  (0.687 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 1.410 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 1.413 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 1.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 1.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.004 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_Block_p'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_4s_9ns_11ns_11_1_1' to 'top_level2_mac_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_muncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mulbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo_1' to 'pow_generic_floatocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymo' to 'pow_generic_floatpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_13s_16s_25_1_1' to 'top_level2_mac_muqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_18ns_18ns_36_1_1' to 'top_level2_mul_murcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_murcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.239 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cordic_arctan_double' to 'cordic_arctan_dousc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level2_faddfstde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fcmp_32ns_32ns_1_2_1' to 'top_level2_fcmp_3vdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfstde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3vdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN'.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfstde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fptrunc_64ns_32_2_1' to 'top_level2_fptrunxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level2_fexp_3yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dsub_6zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dsub_6zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfstde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3udo': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fexp_3yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_srem_11ns_10ns_11_15_seq_1' to 'top_level2_srem_1CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3vdy': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_srem_1CeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.711 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 1.041 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_imageOut' to 'arrayMethod_imageFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod'.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.703 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_floatpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_arctan_dousc4_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_srem_1CeG_div'
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_imageIn_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageFfa_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_imageFfa_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoGfk_U(start_for_CvtColoGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupHfu_U(start_for_findPupHfu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irIfE_U(start_for_find_irIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrJfO_U(start_for_Mat2ArrJfO)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageFfa_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageFfa_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:04:46 . Memory (MB): peak = 1611.414 ; gain = 1521.938
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 286.111 seconds; peak allocated memory: 1.436 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:18 . Memory (MB): peak = 194.785 ; gain = 125.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:18 . Memory (MB): peak = 194.785 ; gain = 125.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:32 . Memory (MB): peak = 747.730 ; gain = 678.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:37 . Memory (MB): peak = 984.148 ; gain = 914.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'norm_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 9 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'norm_low'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:296:52) to (Iris-recognition/gabor.cpp:295:33) in function 'gaborPixel_fix'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/segmentation.cpp:213:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:62:25) to (Iris-recognition/sine.cpp:61:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:45 . Memory (MB): peak = 1353.836 ; gain = 1284.445
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/gabor.cpp:249:34)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/segmentation.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:82:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:17)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:277:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:218:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:219:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:227:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:49 . Memory (MB): peak = 1582.133 ; gain = 1512.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.538 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_muncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mupcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mupcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_udo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.307 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_sin' to 'generateGaborKernBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_cos' to 'generateGaborKernCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss' to 'generateGaborKernDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_27ns_16ns_16_31_seq_1' to 'top_level2_sdiv_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muFfa': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_16s_24_1_1' to 'top_level2_mul_muGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muGfk': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2rcU_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_udo_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4xdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2Ee0_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernBew_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iJfO_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iKfY_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoLf8_U(start_for_CvtColoLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupMgi_U(start_for_findPupMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irNgs_U(start_for_find_irNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrOgC_U(start_for_Mat2ArrOgC)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:04:42 . Memory (MB): peak = 1648.934 ; gain = 1579.543
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 282.73 seconds; peak allocated memory: 1.472 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.215 ; gain = 105.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.215 ; gain = 105.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:03:21 . Memory (MB): peak = 633.395 ; gain = 544.023
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] Iris-recognition/toplevel.cpp:201: function 'arrayMethod_fix(hls::stream<ap_axiu<32, 1, 1, 1> >&, unsigned char*)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'top_level2' (Iris-recognition/toplevel.cpp:196) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.152 ; gain = 102.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.152 ; gain = 102.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:235).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:234).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:28 . Memory (MB): peak = 746.750 ; gain = 654.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:32 . Memory (MB): peak = 980.410 ; gain = 888.082
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:214) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'norm_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 9 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'writeValues'
	 'norm_low'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:296:52) to (Iris-recognition/gabor.cpp:295:33) in function 'gaborPixel_fix'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:14:22) to (Iris-recognition/segmentation.cpp:213:34) in function 'find_iris_high_accuracy'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:62:25) to (Iris-recognition/sine.cpp:61:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:03:40 . Memory (MB): peak = 1350.918 ; gain = 1258.590
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/gabor.cpp:249:34)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/segmentation.cpp:5:5)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:82:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:17)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:277:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:218:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:219:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:227:24)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:45 . Memory (MB): peak = 1580.984 ; gain = 1488.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.169 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_muncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mupcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muncg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mupcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_udo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.315 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_sin' to 'generateGaborKernBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_cos' to 'generateGaborKernCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss' to 'generateGaborKernDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_27ns_16ns_16_31_seq_1' to 'top_level2_sdiv_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muFfa': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_16s_24_1_1' to 'top_level2_mul_muGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muGfk': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.596 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2rcU_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_udo_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4xdS_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2Ee0_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernBew_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iJfO_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iKfY_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoLf8_U(start_for_CvtColoLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupMgi_U(start_for_findPupMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irNgs_U(start_for_find_irNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrOgC_U(start_for_Mat2ArrOgC)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iJfO_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iKfY_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:04:37 . Memory (MB): peak = 1648.324 ; gain = 1555.996
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 277.1 seconds; peak allocated memory: 1.472 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: Iris-recognition/toplevel.cpp:33:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: Iris-recognition/toplevel.cpp:226:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Iris-recognition/toplevel.cpp
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 195.141 ; gain = 105.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 195.141 ; gain = 105.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:27 . Memory (MB): peak = 741.109 ; gain = 651.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:32 . Memory (MB): peak = 981.945 ; gain = 892.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
ERROR: [XFORM 203-711] Array 'imageIn' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'imageIn' has write operations in process function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] Variable 'imageIn' has read operations in process function 'Iris'.
WARNING: [XFORM 203-713] Variable 'imageIn' has read operations in process function 'norm_low'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'norm_low', otherwise it may not be synthesized correctly.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
Iris-recognition/toplevel.cpp:234:7: error: no matching function for call to 'Iris'
 r2 = Iris(imageIn,r1,x,y);
      ^~~~
Iris-recognition/segmentation.hpp:17:6: note: candidate function not viable: requires 5 arguments, but 4 were provided
void Iris(uint8_t image_in[280 * 320],
     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:13 . Memory (MB): peak = 195.320 ; gain = 105.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:13 . Memory (MB): peak = 195.320 ; gain = 105.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
ERROR: [SYNCHK 200-74] Recursive functions are not supported: recursion found in the following functions 
ERROR: [SYNCHK 200-74] 'tmp(Iris-recognition/toplevel.cpp:16) --> 'tmp'(Iris-recognition/toplevel.cpp:20:2)
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 195.340 ; gain = 105.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 195.340 ; gain = 105.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:28 . Memory (MB): peak = 747.750 ; gain = 657.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:32 . Memory (MB): peak = 986.273 ; gain = 896.508
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:268) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:296:52) to (Iris-recognition/gabor.cpp:295:33) in function 'gaborPixel_fix'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:268) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:03:40 . Memory (MB): peak = 1355.977 ; gain = 1266.211
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/gabor.cpp:249:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:277:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:44 . Memory (MB): peak = 1583.469 ; gain = 1493.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.3 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.418 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_rcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodptde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_sin' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_cos' to 'generateGaborKernzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss' to 'generateGaborKernAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_27ns_16ns_16_31_seq_1' to 'top_level2_sdiv_2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muCeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2Bew': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.223 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_16s_24_1_1' to 'top_level2_mul_muDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2ocq_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4udo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2Bew_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernyd2_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iGfk_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iHfu_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupJfO_U(start_for_findPupJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrKfY_U(start_for_Mat2ArrKfY)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:04:35 . Memory (MB): peak = 1642.887 ; gain = 1553.121
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 275.537 seconds; peak allocated memory: 1.469 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.039 ; gain = 104.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.039 ; gain = 104.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:297).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:29 . Memory (MB): peak = 747.387 ; gain = 657.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:03:33 . Memory (MB): peak = 981.656 ; gain = 891.492
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:296:52) to (Iris-recognition/gabor.cpp:295:33) in function 'gaborPixel_fix'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:41 . Memory (MB): peak = 1350.613 ; gain = 1260.449
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/gabor.cpp:249:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:277:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:45 . Memory (MB): peak = 1580.383 ; gain = 1490.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.777 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_rcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.324 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodptde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_sin' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_cos' to 'generateGaborKernzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss' to 'generateGaborKernAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_27ns_16ns_16_31_seq_1' to 'top_level2_sdiv_2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muCeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2Bew': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.194 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_16s_24_1_1' to 'top_level2_mul_muDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.412 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2ocq_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4udo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2Bew_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernyd2_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iGfk_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iHfu_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupJfO_U(start_for_findPupJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrKfY_U(start_for_Mat2ArrKfY)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:04:35 . Memory (MB): peak = 1643.133 ; gain = 1552.969
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 275.884 seconds; peak allocated memory: 1.469 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
Iris-recognition/toplevel.cpp:43:2: error: no matching function for call to 'encode_fix'
 encode_fix(imageOut,code);
 ^~~~~~~~~~
Iris-recognition/gabor.hpp:8:6: note: candidate function not viable: no known conversion from 'int2 *' (aka 'ap_uint<2> *') to 'ap_uint<1> *' for 2nd argument; 
void encode_fix(uint8_t norm_img[32*360],ap_uint<1> bit_code[2048]);
     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
Iris-recognition/toplevel.cpp:252:2: error: no matching function for call to 'arrayMethod_fix'
 arrayMethod_fix(inputStream,code);
 ^~~~~~~~~~~~~~~
Iris-recognition/toplevel.hpp:15:6: note: candidate function not viable: no known conversion from 'int2 *' (aka 'ap_uint<2> *') to 'uint8_t *' (aka 'unsigned char *') for 2nd argument; 
void arrayMethod_fix(AXI_STREAM& INPUT_STREAM, uint8_t code[2048]);
     ^
Iris-recognition/toplevel.cpp:25:6: note: candidate function not viable: no known conversion from 'int2 *' (aka 'ap_uint<2> *') to 'ap_uint<1> *' for 2nd argument; 
void arrayMethod_fix(AXI_STREAM& INPUT_STREAM,ap_uint<1> code[2048]){
     ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:356:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:2311:722: note: in instantiation of member function 'ap_fixed_base<24, 13, true, 5, 3, 0>::to_ap_int_base' requested here
template <int _AP_W, int _AP_I, bool _AP_S, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N, int _AP_W2, bool _AP_S2> inline __attribute__((always_inline)) ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>& operator +=( ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>& op, const ap_int_base<_AP_W2, _AP_S2>& i_op) { return op.operator +=(ap_fixed_base<_AP_W2, _AP_W2, _AP_S2>(i_op)); } template <int _AP_W, int _AP_I, bool _AP_S, ap_q_mode _AP_Q, ap_o_mode _AP_O, int _AP_N, int _AP_W2, bool _AP_S2> inline __attribute__((always_inline)) ap_int_base<_AP_W2, _AP_S2>& operator +=( ap_int_base<_AP_W2, _AP_S2>& i_op, const ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>& op) { return i_op.operator +=(op.to_ap_int_base()); }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ^
Iris-recognition/gabor.cpp:301:12: note: in instantiation of function template specialization 'operator+=<24, 13, true, 5, 3, 0, 14, true>' requested here
   total_i += sin_filter_matrix[i][j] * tmp;
           ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:356:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_int_base.h:359:18: note: in instantiation of member function 'ap_fixed_base<24, 13, true, 5, 3, 0>::to_ap_int_base' requested here
    Base::V = op.to_ap_int_base().V;
                 ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:108:9: note: in instantiation of function template specialization 'ap_int_base<14, true>::ap_int_base<24, 13, true, 5, 3, 0>' requested here
      : Base((ap_fixed_base<_AP_W2, _AP_I2, true, _AP_Q2, _AP_O2, _AP_N2>)op) {}
        ^
Iris-recognition/gabor.cpp:301:24: note: in instantiation of function template specialization 'ap_int<14>::ap_int<24, 13, 5, 3, 0>' requested here
   total_i = total_i + (ap_int<14>)(sin_filter_matrix[i][j] * tmp);
                       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:357:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_int_base.h:359:18: note: in instantiation of member function 'ap_fixed_base<24, 13, true, 5, 3, 0>::to_ap_int_base' requested here
    Base::V = op.to_ap_int_base().V;
                 ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:108:9: note: in instantiation of function template specialization 'ap_int_base<14, true>::ap_int_base<24, 13, true, 5, 3, 0>' requested here
      : Base((ap_fixed_base<_AP_W2, _AP_I2, true, _AP_Q2, _AP_O2, _AP_N2>)op) {}
        ^
Iris-recognition/gabor.cpp:302:24: note: in instantiation of function template specialization 'ap_int<14>::ap_int<24, 13, 5, 3, 0>' requested here
   total_i = total_i + (ap_int<14>)(sin_filter_matrix[i][j] * tmp2);
                       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:359:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_int_base.h:359:18: note: in instantiation of member function 'ap_fixed_base<30, 19, true, 5, 3, 0>::to_ap_int_base' requested here
    Base::V = op.to_ap_int_base().V;
                 ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:108:9: note: in instantiation of function template specialization 'ap_int_base<14, true>::ap_int_base<30, 19, true, 5, 3, 0>' requested here
      : Base((ap_fixed_base<_AP_W2, _AP_I2, true, _AP_Q2, _AP_O2, _AP_N2>)op) {}
        ^
Iris-recognition/gabor.cpp:301:24: note: in instantiation of function template specialization 'ap_int<14>::ap_int<30, 19, 5, 3, 0>' requested here
   ap_int<14> valueS = (sin_filter_matrix[i][j])*tmp;
                       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:359:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.cpp:1:
In file included from Iris-recognition/gabor.hpp:3:
In file included from Iris-recognition/definitions.hpp:1:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_video.h:48:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:39:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:367:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:869:69: note: in instantiation of member function 'ap_fixed_base<30, 19, true, 5, 3, 0>::to_ap_int_base' requested here
  inline __attribute__((always_inline)) int to_int() const { return to_ap_int_base().to_int(); }
                                                                    ^
Iris-recognition/gabor.cpp:301:68: note: in instantiation of member function 'ap_fixed_base<30, 19, true, 5, 3, 0>::to_int' requested here
   ap_int<14> valueS = (ap_int<14>)((sin_filter_matrix[i][j])*tmp).to_int();
                                                                   ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:359:9: error: no viable conversion from 'void' to 'int2' (aka 'ap_uint<2>')
   int2 temp = gaborPixel_fix(radius, theta, norm_img, filter_height,
        ^      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:203:8: note: candidate constructor (the implicit copy constructor) not viable: cannot convert argument of incomplete type 'void' to 'const ap_uint<2> &'
struct ap_uint : ap_int_base<_AP_W, false> {
       ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:295:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'bool'
  inline __attribute__((always_inline)) ap_uint(bool val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:296:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'char'
  inline __attribute__((always_inline)) ap_uint(char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:297:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'signed char'
  inline __attribute__((always_inline)) ap_uint(signed char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:298:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned char'
  inline __attribute__((always_inline)) ap_uint(unsigned char val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:299:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'short'
  inline __attribute__((always_inline)) ap_uint(short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:300:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned short'
  inline __attribute__((always_inline)) ap_uint(unsigned short val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:301:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'int'
  inline __attribute__((always_inline)) ap_uint(int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:302:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned int'
  inline __attribute__((always_inline)) ap_uint(unsigned int val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:303:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'long'
  inline __attribute__((always_inline)) ap_uint(long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:304:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'unsigned long'
  inline __attribute__((always_inline)) ap_uint(unsigned long val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:305:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_slong' (aka 'long long')
  inline __attribute__((always_inline)) ap_uint(ap_slong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:306:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'ap_ulong' (aka 'unsigned long long')
  inline __attribute__((always_inline)) ap_uint(ap_ulong val) { Base::V = val; }
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:308:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'double'
  ap_uint(double val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:309:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'float'
  ap_uint(float val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:310:3: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'half'
  ap_uint(half val) : Base(val) {}
  ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:313:41: note: candidate constructor not viable: cannot convert argument of incomplete type 'void' to 'const char *'
  inline __attribute__((always_inline)) ap_uint(const char* s) : Base(s) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:208:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:213:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:218:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_uint<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:223:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const volatile ap_int<_AP_W2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:237:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_range_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:240:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_bit_ref<_AP_W2, _AP_S2>& ref) : Base(ref) {}
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:243:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_concat_ref<_AP_W2, _AP_T2, _AP_W3, _AP_T3>& ref)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:248:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_fixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:253:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_ufixed<_AP_W2, _AP_I2, _AP_Q2, _AP_O2, _AP_N2>& op)
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:259:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:265:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:271:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(const ap_int_base<_AP_W2, _AP_S2>& op) {
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:277:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:283:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_int.h:289:41: note: candidate template ignored: failed template argument deduction
  inline __attribute__((always_inline)) ap_uint(
                                        ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 194.738 ; gain = 105.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 194.738 ; gain = 105.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:298).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:28 . Memory (MB): peak = 747.473 ; gain = 657.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:32 . Memory (MB): peak = 986.898 ; gain = 897.219
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:39 . Memory (MB): peak = 1356.859 ; gain = 1267.180
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaborKernel_fix' to 'generateGaborKernel_' (Iris-recognition/gabor.cpp:249:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:277:9)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:43 . Memory (MB): peak = 1584.734 ; gain = 1495.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaborKernel_' to 'generateGaborKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.762 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.066 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lspcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_rcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodptde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_sin' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_cos' to 'generateGaborKernzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_s_gauss' to 'generateGaborKernAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_27ns_16ns_16_31_seq_1' to 'top_level2_sdiv_2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muCeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2Bew': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_12s_12_1_1' to 'top_level2_mul_muDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.181 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2ocq_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lspcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4udo_div'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2Bew_div'
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernyd2_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iGfk_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iHfu_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoIfE_U(start_for_CvtColoIfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupJfO_U(start_for_findPupJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrKfY_U(start_for_Mat2ArrKfY)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:04:33 . Memory (MB): peak = 1644.266 ; gain = 1554.586
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 273.033 seconds; peak allocated memory: 1.470 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iGfk_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iHfu_memcore using a single memory for all blocks
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 196.055 ; gain = 106.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 196.055 ; gain = 106.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 280, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<280, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<280, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::init' into 'hls::Mat<280, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::init' into 'hls::Mat<280, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::write' into 'hls::Mat<280, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 280, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::read' into 'hls::Mat<280, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::write' into 'hls::Mat<280, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:25).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::read' into 'hls::Mat<280, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:24).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<280, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:298).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:31 . Memory (MB): peak = 747.605 ; gain = 657.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:269) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:03:36 . Memory (MB): peak = 989.012 ; gain = 899.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:351) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 280 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 280, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 280, 320, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:189:34) to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:21:27) to (Iris-recognition/segmentation.cpp:21:22) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:270) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:44 . Memory (MB): peak = 1359.480 ; gain = 1269.785
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 280, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 280, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 280, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:48 . Memory (MB): peak = 1576.227 ; gain = 1486.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 228.247 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_9ns_8s_15ns_15_1_1' to 'top_level2_mac_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodprcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8s_16s_22_1_1' to 'top_level2_mul_muyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muyd2': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2mb6_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_pcA_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4sc4_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_izec_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iAem_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoBew_U(start_for_CvtColoBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupCeG_U(start_for_findPupCeG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrDeQ_U(start_for_Mat2ArrDeQ)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:04:36 . Memory (MB): peak = 1631.551 ; gain = 1541.855
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 276.355 seconds; peak allocated memory: 1.459 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
In file included from Iris-recognition/toplevel.cpp:1:
In file included from Iris-recognition/toplevel.hpp:7:
Iris-recognition/segmentation.hpp:83:3: error: use of undeclared identifier 'RGBPIXEL'
  RGBPIXEL px1;
  ^
Iris-recognition/segmentation.hpp:91:2: error: use of undeclared identifier 'px1'
 px1.val[0] = in[x + y * w];
 ^
Iris-recognition/segmentation.hpp:92:5: error: use of undeclared identifier 'px1'
    px1.val[1] = in[x + y * w];
    ^
Iris-recognition/segmentation.hpp:93:5: error: use of undeclared identifier 'px1'
    px1.val[2] = in[x + y * w];
    ^
Iris-recognition/segmentation.hpp:94:12: error: use of undeclared identifier 'px1'
    out << px1;
           ^
Iris-recognition/segmentation.hpp:100:29: error: unknown type name 'Pixel'
 void SobelXY(uint8_t *src, Pixel *dst)
                            ^
Iris-recognition/segmentation.hpp:132:5: error: use of undeclared identifier 'Direction'
    Direction grad_sobel;
    ^
Iris-recognition/segmentation.hpp:201:6: error: use of undeclared identifier 'grad_sobel'
     grad_sobel = GRAD_135;
     ^
Iris-recognition/segmentation.hpp:201:19: error: use of undeclared identifier 'GRAD_135'
     grad_sobel = GRAD_135;
                  ^
Iris-recognition/segmentation.hpp:206:6: error: use of undeclared identifier 'grad_sobel'
     grad_sobel = GRAD_0;
     ^
Iris-recognition/segmentation.hpp:206:19: error: use of undeclared identifier 'GRAD_0'
     grad_sobel = GRAD_0;
                  ^
Iris-recognition/segmentation.hpp:211:6: error: use of undeclared identifier 'grad_sobel'
     grad_sobel = GRAD_45;
     ^
Iris-recognition/segmentation.hpp:211:19: error: use of undeclared identifier 'GRAD_45'
     grad_sobel = GRAD_45;
                  ^
Iris-recognition/segmentation.hpp:216:6: error: use of undeclared identifier 'grad_sobel'
     grad_sobel = GRAD_90;
     ^
Iris-recognition/segmentation.hpp:216:19: error: use of undeclared identifier 'GRAD_90'
     grad_sobel = GRAD_90;
                  ^
Iris-recognition/segmentation.hpp:224:33: error: use of undeclared identifier 'grad_sobel'
     dst[xi + yi * WIDTH].dir = grad_sobel;
                                ^
Iris-recognition/segmentation.hpp:229:33: error: use of undeclared identifier 'grad_sobel'
     dst[xi + yi * WIDTH].dir = grad_sobel;
                                ^
Iris-recognition/segmentation.hpp:236:7: error: variable 'NonMaxSuppression' declared as a template
 void NonMaxSuppression(Pixel *src, uint8_t *dst)
      ^
Iris-recognition/segmentation.hpp:236:25: error: use of undeclared identifier 'Pixel'
 void NonMaxSuppression(Pixel *src, uint8_t *dst)
                        ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
In file included from Iris-recognition/toplevel.cpp:1:
In file included from Iris-recognition/toplevel.hpp:7:
Iris-recognition/segmentation.hpp:91:3: error: use of undeclared identifier 'RGBPIXEL'
  RGBPIXEL px1;
  ^
Iris-recognition/segmentation.hpp:98:2: error: use of undeclared identifier 'px1'
 px1.val[0] = in[x+y*w];
 ^
Iris-recognition/segmentation.hpp:99:5: error: use of undeclared identifier 'px1'
    px1.val[1] = in[x+y*w];
    ^
Iris-recognition/segmentation.hpp:100:5: error: use of undeclared identifier 'px1'
    px1.val[2] = in[x+y*w];
    ^
Iris-recognition/segmentation.hpp:101:12: error: use of undeclared identifier 'px1'
    out << px1;
           ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:08 . Memory (MB): peak = 195.207 ; gain = 106.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:08 . Memory (MB): peak = 195.207 ; gain = 106.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:26).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:298).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:23 . Memory (MB): peak = 745.949 ; gain = 657.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:27 . Memory (MB): peak = 984.945 ; gain = 896.059
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:351) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:189:34) to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:23:4) to (Iris-recognition/segmentation.cpp:22:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:34 . Memory (MB): peak = 1353.223 ; gain = 1264.336
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:230:25)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:232:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:238:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:239:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:263:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:264:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:38 . Memory (MB): peak = 1572.547 ; gain = 1483.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.827 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_9ns_8s_15ns_15_1_1' to 'top_level2_mac_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_29ns_16s_15_33_seq_1' to 'top_level2_sdiv_2mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_2mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodprcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8s_16s_22_1_1' to 'top_level2_mul_muyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muyd2': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_2mb6_div'
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_pcA_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4sc4_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_izec_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iAem_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoBew_U(start_for_CvtColoBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupCeG_U(start_for_findPupCeG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrDeQ_U(start_for_Mat2ArrDeQ)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_izec_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iAem_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:04:26 . Memory (MB): peak = 1631.496 ; gain = 1542.609
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 265.993 seconds; peak allocated memory: 1.459 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:08 . Memory (MB): peak = 195.852 ; gain = 106.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:08 . Memory (MB): peak = 195.852 ; gain = 106.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<48, 432, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<48, 432, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<432, unsigned char, 48, 432, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::init' into 'hls::Mat<48, 432, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::init' into 'hls::Mat<48, 432, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::write' into 'hls::Mat<48, 432, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::read' into 'hls::Mat<48, 432, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::write' into 'hls::Mat<48, 432, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:118).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::read' into 'hls::Mat<48, 432, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:117).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:26).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:117).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:22 . Memory (MB): peak = 738.293 ; gain = 648.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:76) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:26 . Memory (MB): peak = 956.082 ; gain = 866.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:48).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:47).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:50).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:49).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:50) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:76) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 432 for loop 'Loop-0-0' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_pixel' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'norm_low', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod', detected/extracted 9 process function(s): 
	 'arrayMethod_Block__proc'
	 'hls::AXIvideo2Mat<32, 48, 432, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>'
	 'findPupil'
	 'find_iris_high_accuracy'
	 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'
	 'writeValues'
	 'norm_low'
	 'encode'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:3:22) to (Iris-recognition/sine.cpp:13:1) in function 'replaceCOS'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:23:4) to (Iris-recognition/segmentation.cpp:22:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'find_iris_high_accuracy' (Iris-recognition/segmentation.cpp:95) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:34 . Memory (MB): peak = 1296.387 ; gain = 1206.988
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'find_iris_high_accuracy' to 'find_iris_high_accur' (Iris-recognition/segmentation.cpp:4:5)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_Block__proc' to 'arrayMethod_Block__p' (Iris-recognition/toplevel.cpp:47)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK' (Iris-recognition/gabor.cpp:61:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK' (Iris-recognition/gabor.cpp:62:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:26:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:98:4)
INFO: [HLS 200-472] Inferring partial write operation for 'points' (Iris-recognition/segmentation.cpp:99:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:108:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sums' (Iris-recognition/segmentation.cpp:124:6)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:39 . Memory (MB): peak = 1513.660 ; gain = 1424.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'arrayMethod_Block__p' to 'arrayMethod_Block_p'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.443 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_Block_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_Block_p'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_iris_high_accur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_points' to 'find_iris_high_aceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'find_iris_high_accur_sums' to 'find_iris_high_acfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_9ns_11ns_20_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_iris_high_accur'.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.413 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeValues' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeValues'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_9ns_8s_15ns_15_1_1' to 'top_level2_mac_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_muncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mulbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doublesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doubletde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doubleudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_170ns_53ns_223_5_1' to 'top_level2_mul_17vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_49ns_49ns_98_2_1' to 'top_level2_mul_49wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mux_83_1_1_1' to 'top_level2_mux_83xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_56ns_52s_108_2_1' to 'top_level2_mul_56yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_49ns_44s_93_2_1' to 'top_level2_mul_49zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_42ns_33ns_75_2_1' to 'top_level2_mul_42Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_64s_63ns_126_5_1' to 'top_level2_mul_64Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mux_164_1_1_1' to 'top_level2_mux_16CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_17vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_42Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_49wdI': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_49zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_56yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_64Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mux_16CeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mux_83xdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level2_faddfsDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fptrunc_64ns_32_2_1' to 'top_level2_fptrunFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_faddfsDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3Ee0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunFfa': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level2_fexp_3Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level2_dsub_6IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpKfY' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_dsub_6IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fexp_3Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fptrunFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpKfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.598 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fcmp_32ns_32ns_1_2_1' to 'top_level2_fcmp_3Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_srem_11ns_10ns_11_15_seq_1' to 'top_level2_srem_1Mgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fcmp_3Lf8': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_srem_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_imageOut' to 'arrayMethod_imagePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_find_iris_high_accur_U0' to 'start_for_find_irShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrThq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.767 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_aceOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'find_iris_high_acfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_17vdy_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_49wdI_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_56yd2_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_49zec_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_42Aem_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_mul_64Bew_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublepcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublercU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublesc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubletde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleudo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernGfk_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_srem_1Mgi_div'
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_imageIn_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c10_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c11_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img3_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c12_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c13_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_0_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_1_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_2_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_3_channel_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoQgW_U(start_for_CvtColoQgW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupRg6_U(start_for_findPupRg6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_find_irShg_U(start_for_find_irShg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrThq_U(start_for_Mat2ArrThq)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_imageIn_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:04:38 . Memory (MB): peak = 1583.008 ; gain = 1493.609
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 278.026 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:09 . Memory (MB): peak = 195.473 ; gain = 103.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:09 . Memory (MB): peak = 195.473 ; gain = 103.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<48, 432, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<48, 432, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<432, unsigned char, 48, 432, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::init' into 'hls::Mat<48, 432, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::init' into 'hls::Mat<48, 432, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::write' into 'hls::Mat<48, 432, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::read' into 'hls::Mat<48, 432, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::write' into 'hls::Mat<48, 432, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::read' into 'hls::Mat<48, 432, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:26).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:301).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:24 . Memory (MB): peak = 747.801 ; gain = 655.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:28 . Memory (MB): peak = 985.824 ; gain = 893.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:354) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 432 for loop 'Loop-0-0' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_pixel' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 48, 432, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>'
	 'findPupil'
	 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:228:39) to (Iris-recognition/gabor.cpp:228:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:189:34) to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:23:4) to (Iris-recognition/segmentation.cpp:22:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:36 . Memory (MB): peak = 1354.996 ; gain = 1262.617
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:234:43)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:235:43)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:241:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:242:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:266:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:267:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:40 . Memory (MB): peak = 1574.523 ; gain = 1482.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.178 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_9ns_8s_15ns_15_1_1' to 'top_level2_mac_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.129 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_44s_17ns_44_48_seq_1' to 'top_level2_sdiv_4rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_musc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_26_1_1' to 'top_level2_mul_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_16s_26s_32_1_1' to 'top_level2_mac_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_musc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8s_16s_22_1_1' to 'top_level2_mul_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.526 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_ocq_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4rcU_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iyd2_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iyd2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoAem_U(start_for_CvtColoAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupBew_U(start_for_findPupBew)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrCeG_U(start_for_Mat2ArrCeG)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iyd2_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iyd2_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:04:28 . Memory (MB): peak = 1638.824 ; gain = 1546.445
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 268.262 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:09 . Memory (MB): peak = 195.203 ; gain = 105.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:09 . Memory (MB): peak = 195.203 ; gain = 105.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<48, 432, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<48, 432, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<432, unsigned char, 48, 432, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::init' into 'hls::Mat<48, 432, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::init' into 'hls::Mat<48, 432, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::write' into 'hls::Mat<48, 432, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::read' into 'hls::Mat<48, 432, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::write' into 'hls::Mat<48, 432, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::read' into 'hls::Mat<48, 432, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:26).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:301).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:23 . Memory (MB): peak = 746.172 ; gain = 656.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:27 . Memory (MB): peak = 985.422 ; gain = 895.977
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:202) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:354) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 432 for loop 'Loop-0-0' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_pixel' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 48, 432, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>'
	 'findPupil'
	 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:215:39) to (Iris-recognition/gabor.cpp:215:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:228:39) to (Iris-recognition/gabor.cpp:228:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:189:34) to (Iris-recognition/gabor.cpp:196:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:23:4) to (Iris-recognition/segmentation.cpp:22:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:35 . Memory (MB): peak = 1353.805 ; gain = 1264.359
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:207:34)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:192:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:222:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:223:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:234:43)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:235:43)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:241:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:242:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:266:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:267:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:39 . Memory (MB): peak = 1571.633 ; gain = 1482.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.01 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.114 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_44s_17ns_44_48_seq_1' to 'top_level2_sdiv_4tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_26_1_1' to 'top_level2_mul_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_16s_26s_32_1_1' to 'top_level2_mac_muwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_12s_12_1_1' to 'top_level2_mul_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muAem': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.515 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4tde_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iBew_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoDeQ_U(start_for_CvtColoDeQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupEe0_U(start_for_findPupEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrFfa_U(start_for_Mat2ArrFfa)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:04:28 . Memory (MB): peak = 1634.063 ; gain = 1544.617
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 268.789 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:12 . Memory (MB): peak = 195.938 ; gain = 105.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:12 . Memory (MB): peak = 195.938 ; gain = 105.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<432, unsigned char, 48, 432, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<48, 432, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<48, 432, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::init' into 'hls::Mat<48, 432, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::init' into 'hls::Mat<48, 432, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::write' into 'hls::Mat<48, 432, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 48, 432, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::read' into 'hls::Mat<48, 432, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::write' into 'hls::Mat<48, 432, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:27).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::read' into 'hls::Mat<48, 432, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:26).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<48, 432, 0>::operator>>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:279).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:28 . Memory (MB): peak = 746.121 ; gain = 656.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:224) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:192) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:03:32 . Memory (MB): peak = 984.742 ; gain = 894.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'val' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) .
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>.1' into 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'tmp' (Iris-recognition/toplevel.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'writeValues' into 'tmp' (Iris-recognition/toplevel.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:192) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:329) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 432 for loop 'Loop-0-0' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 48 for loop 'loop_pixel' in function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'.
WARNING: [XFORM 203-713] All the elements of global array 'imageOut' should be updated in process function 'tmp', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'arrayMethod_fix', detected/extracted 7 process function(s): 
	 'arrayMethod_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 48, 432, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>'
	 'findPupil'
	 'hls::Mat2Array<432, unsigned char, 48, 432, 0>'
	 'tmp'
	 'encode_fix'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:15:22) to (Iris-recognition/sine.cpp:25:1) in function 'replaceSIN'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/normalization.cpp:47:34) to (Iris-recognition/normalization.cpp:57:17) in function 'norm_low'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:205:39) to (Iris-recognition/gabor.cpp:205:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:218:39) to (Iris-recognition/gabor.cpp:218:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:179:34) to (Iris-recognition/gabor.cpp:186:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:23:4) to (Iris-recognition/segmentation.cpp:22:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:225) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:40 . Memory (MB): peak = 1352.855 ; gain = 1262.863
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<432, unsigned char, 48, 432, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 48, 432>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 48, 432, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:197:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:182:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
WARNING: [XFORM 203-631] Renaming function 'arrayMethod_fix_Block__proc' to 'arrayMethod_fix_Bloc' (Iris-recognition/toplevel.cpp:26)
INFO: [HLS 200-472] Inferring partial write operation for 'image_out' (Iris-recognition/normalization.cpp:64:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:212:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:213:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sin.V' (Iris-recognition/gabor.cpp:224:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cos.V' (Iris-recognition/gabor.cpp:225:37)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:192:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:244:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:245:30)
INFO: [HLS 200-472] Inferring partial write operation for 'fb' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:03:44 . Memory (MB): peak = 1570.555 ; gain = 1480.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level2' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.532 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_22ns_8ns_29_1_1' to 'top_level2_mul_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level2_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level2_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level2_fadd_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level2_fmul_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitofp_32ns_32_6_1' to 'top_level2_sitofpg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fadd_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15ns_16s_30_1_1' to 'top_level2_mul_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_15ns_30_1_1' to 'top_level2_mul_muibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_low' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fpext_32ns_64_2_1' to 'top_level2_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_16s_9ns_23ns_23_1_1' to 'top_level2_mac_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_13ns_9ns_21_1_1' to 'top_level2_mul_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_13ns_8ns_21ns_21_1_1' to 'top_level2_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mukbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_mumb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_mulbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_low'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tmp'.
INFO: [HLS 200-111]  Elapsed time: 1.097 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_fdiv_32ns_32ns_32_16_1' to 'top_level2_fdiv_3ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_fdiv_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fmul_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_fpext_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitofpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_qcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.032 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level2_dmul_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sitodp_32s_64_6_1' to 'top_level2_sitodpsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_sdiv_42s_17ns_42_46_seq_1' to 'top_level2_sdiv_4tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16ns_16ns_27_1_1' to 'top_level2_mul_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_15s_15s_26_1_1' to 'top_level2_mul_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mac_muladd_15s_15s_26s_30_1_1' to 'top_level2_mac_muwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_dmul_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mac_muwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sdiv_4tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level2_sitodpsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_8ns_14s_14_1_1' to 'top_level2_mul_muxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muxdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level2_mul_mul_16s_16s_30_1_1' to 'top_level2_mul_muAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level2_mul_muAem': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arrayMethod_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageIn' to 'arrayMethod_fix_iBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'arrayMethod_fix_imageOut' to 'arrayMethod_fix_iCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'arrayMethod_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level2/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level2' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level2'.
INFO: [HLS 200-111]  Elapsed time: 1.539 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level2_sdiv_4tde_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fiyd2_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iBew_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iCeG_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'arrayMethod_fix_iCeG_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w7_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoDeQ_U(start_for_CvtColoDeQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupEe0_U(start_for_findPupEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrFfa_U(start_for_Mat2ArrFfa)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iCeG_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iBew_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO arrayMethod_fix_iCeG_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:04:35 . Memory (MB): peak = 1633.281 ; gain = 1543.289
INFO: [VHDL 208-304] Generating VHDL RTL for top_level2.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level2.
INFO: [HLS 200-112] Total elapsed time: 275.31 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.117 ; gain = 104.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:14 . Memory (MB): peak = 195.117 ; gain = 104.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:108).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:28 . Memory (MB): peak = 730.496 ; gain = 639.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSegmentation_and_Normalization' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:31 . Memory (MB): peak = 899.156 ; gain = 808.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:18) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img3.data_stream.V' (Iris-recognition/toplevel.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSegmentation_and_Normalization' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-731] Internal stream variable 'img2.data_stream[0].V' (Iris-recognition/toplevel.cpp:17) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'img3.data_stream[0].V' (Iris-recognition/toplevel.cpp:18) is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 7 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'irisSegmentation_and_Normalization'
	 'encode'.
WARNING: [XFORM 203-124] Array  'imageIn': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'imageOut': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:66) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:38 . Memory (MB): peak = 1199.543 ; gain = 1108.969
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:15)
WARNING: [XFORM 203-631] Renaming function 'irisSegmentation_and_Normalization' to 'irisSegmentation_and' (Iris-recognition/toplevel.cpp:10:2)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:43:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:53:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:26:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:73:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:03:40 . Memory (MB): peak = 1347.520 ; gain = 1256.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.956 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'irisSegmentation_and' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'irisSegmentation_and' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'irisSegmentation_and'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.402 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.307 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c6_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c7_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_U0_U(start_for_encode_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:04:22 . Memory (MB): peak = 1394.258 ; gain = 1303.684
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 262.66 seconds; peak allocated memory: 1.242 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/toplevel.cpp:1:
Iris-recognition/toplevel.cpp:34:7: error: no member named 'cout' in namespace 'std'
 std::cout << x <<";"<<y<<";"<<r1<<";"<<r2<<"\n";
 ~~~~~^
Iris-recognition/toplevel.cpp:59:7: error: no member named 'cout' in namespace 'std'
 std::cout << x <<";"<<y<<";"<<r1<<";"<<r2<<"\n";
 ~~~~~^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Iris-recognition/gabor.cpp:1:
Iris-recognition/gabor.cpp:118:7: error: no member named 'cout' in namespace 'std'
 std::cout << total_i <<"\n";
 ~~~~~^
Iris-recognition/gabor.cpp:274:9: error: no member named 'cout' in namespace 'std'
   std::cout << total_i.to_float() <<"\n";
   ~~~~~^
Iris-recognition/gabor.cpp:393:22: error: array type 'floatGabor [10][10]' is not assignable
   sin_filter_matrix = gaborKernel_5_imag;
   ~~~~~~~~~~~~~~~~~ ^
Iris-recognition/gabor.cpp:394:22: error: array type 'floatGabor [10][10]' is not assignable
   cos_filter_matrix = gaborKernel_5_real;
   ~~~~~~~~~~~~~~~~~ ^
Iris-recognition/gabor.cpp:397:23: error: array type 'floatGabor [10][10]' is not assignable
    sin_filter_matrix = gaborKernel_10_imag;
    ~~~~~~~~~~~~~~~~~ ^
Iris-recognition/gabor.cpp:398:23: error: array type 'floatGabor [10][10]' is not assignable
    cos_filter_matrix = gaborKernel_10_real;
    ~~~~~~~~~~~~~~~~~ ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:03 . Memory (MB): peak = 195.152 ; gain = 102.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:03 . Memory (MB): peak = 195.152 ; gain = 102.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:19 . Memory (MB): peak = 778.004 ; gain = 685.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1080.625 ; gain = 988.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:301) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 7 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'irisSeg_and_Norm'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'imageIn': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'imageOut': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:03:32 . Memory (MB): peak = 1404.930 ; gain = 1312.574
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:40)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1598.246 ; gain = 1505.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.367 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'irisSeg_and_Norm'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15ns_16s_30_1_1' to 'top_level_fix_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sithbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdig8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpeibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sithbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.998 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdiocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8ns_18s_26_1_1' to 'top_level_fix_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulsc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16s_16s_30_1_1' to 'top_level_fix_mulvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColowdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_irisSeg_and_Norm_U0' to 'start_for_irisSegzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.347 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.294 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdiocq_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fitde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColowdI_U(start_for_CvtColowdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupxdS_U(start_for_findPupxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arryd2_U(start_for_Mat2Arryd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_irisSegzec_U(start_for_irisSegzec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_Aem_U(start_for_encode_Aem)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:04:18 . Memory (MB): peak = 1642.652 ; gain = 1550.297
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 258.758 seconds; peak allocated memory: 1.472 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.121 ; gain = 105.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.121 ; gain = 105.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:18 . Memory (MB): peak = 730.359 ; gain = 640.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:21 . Memory (MB): peak = 899.117 ; gain = 809.359
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 7 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'irisSeg_and_Norm'
	 'encode'.
WARNING: [XFORM 203-124] Array  'imageIn': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'imageOut': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:28 . Memory (MB): peak = 1200.859 ; gain = 1111.102
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:15)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:31 . Memory (MB): peak = 1348.941 ; gain = 1259.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 211.137 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'irisSeg_and_Norm'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.724 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_irisSeg_and_Norm_U0' to 'start_for_irisSegNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.294 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_irisSegNgs_U(start_for_irisSegNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_U0_U(start_for_encode_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:04:12 . Memory (MB): peak = 1393.137 ; gain = 1303.379
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 252.118 seconds; peak allocated memory: 1.240 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:03 . Memory (MB): peak = 195.613 ; gain = 105.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:03 . Memory (MB): peak = 195.613 ; gain = 105.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:19 . Memory (MB): peak = 778.637 ; gain = 688.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1079.375 ; gain = 989.148
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'Iris' into 'irisSeg_and_Norm' (Iris-recognition/toplevel.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 7 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'irisSeg_and_Norm'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'imageIn': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'imageOut': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:03:32 . Memory (MB): peak = 1404.242 ; gain = 1314.016
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:40)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:03:36 . Memory (MB): peak = 1598.941 ; gain = 1508.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.66 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'irisSeg_and_Norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'irisSeg_and_Norm'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdifYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpehbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.053 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdincg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8ns_18s_26_1_1' to 'top_level_fix_mulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulrcU': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8s_16s_22_1_1' to 'top_level_fix_muludo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_muludo': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_irisSeg_and_Norm_U0' to 'start_for_irisSegyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_zec' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.295 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdincg_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fisc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColovdy_U(start_for_CvtColovdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupwdI_U(start_for_findPupwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrxdS_U(start_for_Mat2ArrxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_irisSegyd2_U(start_for_irisSegyd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_zec_U(start_for_encode_zec)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:04:21 . Memory (MB): peak = 1646.883 ; gain = 1556.656
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 260.944 seconds; peak allocated memory: 1.474 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:05 . Memory (MB): peak = 196.125 ; gain = 106.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:06 . Memory (MB): peak = 196.125 ; gain = 106.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:19 . Memory (MB): peak = 730.285 ; gain = 640.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:23 . Memory (MB): peak = 895.598 ; gain = 806.293
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:15) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:29 . Memory (MB): peak = 1196.914 ; gain = 1107.609
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:15)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:32 . Memory (MB): peak = 1345.066 ; gain = 1255.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 212.806 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.082 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.748 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flNgs_U(start_for_norm_flNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_U0_U(start_for_encode_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:04:16 . Memory (MB): peak = 1395.523 ; gain = 1306.219
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 256.183 seconds; peak allocated memory: 1.241 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:03 . Memory (MB): peak = 195.355 ; gain = 105.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:03 . Memory (MB): peak = 195.355 ; gain = 105.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:03:19 . Memory (MB): peak = 777.059 ; gain = 686.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1078.098 ; gain = 987.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:33 . Memory (MB): peak = 1402.934 ; gain = 1312.738
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:03:37 . Memory (MB): peak = 1596.555 ; gain = 1506.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.189 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15ns_16s_30_1_1' to 'top_level_fix_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sithbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdig8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpeibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sithbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.096 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdiocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8ns_16s_24_1_1' to 'top_level_fix_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulsc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16s_16s_30_1_1' to 'top_level_fix_mulvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColowdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdiocq_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColowdI_U(start_for_CvtColowdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupxdS_U(start_for_findPupxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arryd2_U(start_for_Mat2Arryd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flzec_U(start_for_norm_flzec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_Aem_U(start_for_encode_Aem)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:04:22 . Memory (MB): peak = 1644.391 ; gain = 1554.195
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 262.481 seconds; peak allocated memory: 1.472 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 194.867 ; gain = 104.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 194.867 ; gain = 104.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:20 . Memory (MB): peak = 779.434 ; gain = 689.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:25 . Memory (MB): peak = 1082.027 ; gain = 991.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:34 . Memory (MB): peak = 1408.965 ; gain = 1318.887
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:03:38 . Memory (MB): peak = 1604.406 ; gain = 1514.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.516 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 1.496 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdifYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpehbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.047 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdincg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8s_16s_22_1_1' to 'top_level_fix_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_multde': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.428 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdincg_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fircU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoudo_U(start_for_CvtColoudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupvdy_U(start_for_findPupvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrwdI_U(start_for_Mat2ArrwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flxdS_U(start_for_norm_flxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_yd2_U(start_for_encode_yd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:04:22 . Memory (MB): peak = 1648.684 ; gain = 1558.605
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 262.15 seconds; peak allocated memory: 1.475 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 195.387 ; gain = 104.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 195.387 ; gain = 104.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:20 . Memory (MB): peak = 791.551 ; gain = 701.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:25 . Memory (MB): peak = 1096.121 ; gain = 1005.711
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:34 . Memory (MB): peak = 1429.309 ; gain = 1338.898
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:03:38 . Memory (MB): peak = 1625.852 ; gain = 1535.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.213 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 1.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdifYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpehbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.017 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdincg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fisc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_xdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.262 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdincg_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_fircU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupudo_U(start_for_findPupudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrvdy_U(start_for_Mat2Arrvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flwdI_U(start_for_norm_flwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_xdS_U(start_for_encode_xdS)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:04:21 . Memory (MB): peak = 1675.332 ; gain = 1584.922
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 261.015 seconds; peak allocated memory: 1.501 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.090 ; gain = 102.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.090 ; gain = 102.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:03:20 . Memory (MB): peak = 779.035 ; gain = 686.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:25 . Memory (MB): peak = 1080.328 ; gain = 987.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris_fix_border'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:34 . Memory (MB): peak = 1405.434 ; gain = 1313.102
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:03:38 . Memory (MB): peak = 1600.250 ; gain = 1507.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.608 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris_fix_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris_fix_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris_fix_border'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdifYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpehbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdincg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fisc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Iris_fix_border_U0' to 'start_for_Iris_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdincg_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupudo_U(start_for_findPupudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrvdy_U(start_for_Mat2Arrvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_fiwdI_U(start_for_Iris_fiwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flxdS_U(start_for_norm_flxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_yd2_U(start_for_encode_yd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:04:22 . Memory (MB): peak = 1647.637 ; gain = 1555.305
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 262.325 seconds; peak allocated memory: 1.474 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.875 ; gain = 105.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:04 . Memory (MB): peak = 195.875 ; gain = 105.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:20 . Memory (MB): peak = 779.004 ; gain = 688.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceCOS' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'replaceSIN' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:25 . Memory (MB): peak = 1079.129 ; gain = 988.340
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum' (Iris-recognition/segmentation.cpp:230) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris_fix_border'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:64:25) to (Iris-recognition/sine.cpp:63:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:03:34 . Memory (MB): peak = 1403.969 ; gain = 1313.180
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:03:38 . Memory (MB): peak = 1598.594 ; gain = 1507.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.276 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris_fix_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris_fix_border' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris_fix_border'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sitg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdifYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpehbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 2.024 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdincg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fisc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.833 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Iris_fix_border_U0' to 'start_for_Iris_fiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_norm_float_U0' to 'start_for_norm_flxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_encode_fix_U0' to 'start_for_encode_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdincg_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColotde_U(start_for_CvtColotde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupudo_U(start_for_findPupudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrvdy_U(start_for_Mat2Arrvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_fiwdI_U(start_for_Iris_fiwdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_norm_flxdS_U(start_for_norm_flxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_encode_yd2_U(start_for_encode_yd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:04:20 . Memory (MB): peak = 1646.555 ; gain = 1555.766
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 260.326 seconds; peak allocated memory: 1.474 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'code': C:\Users\Dennis\VivadoHLS\Final\Iris-recognition\toplevel.cpp:108
ERROR: [HLS 214-124] use of undeclared identifier 'code': C:\Users\Dennis\VivadoHLS\Final\Iris-recognition\toplevel.cpp:114
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.371 ; gain = 106.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.371 ; gain = 106.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:26 . Memory (MB): peak = 731.391 ; gain = 642.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:29 . Memory (MB): peak = 900.730 ; gain = 811.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'calcCircleSum2' (Iris-recognition/segmentation.cpp:237)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:36 . Memory (MB): peak = 1213.574 ; gain = 1124.211
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i32' to '__hls_fptosi_double_' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:241:41)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:242:41)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:243:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:244:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:245:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:246:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:247:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:248:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:249:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:250:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_huelle' (Iris-recognition/segmentation.cpp:252:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:255:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:256:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:258:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:260:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:262:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_huelle' (Iris-recognition/segmentation.cpp:263:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:40 . Memory (MB): peak = 1388.762 ; gain = 1299.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.709 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.947 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_x_huelle' to 'calcCircleSum2_x_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_y_huelle' to 'calcCircleSum2_y_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dadd_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32ns_64_6_1' to 'top_level_float_sjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dg8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sjbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum2'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeekbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doubleqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_myd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_myd2': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fEe0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sJfO': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fLf8' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fKfY': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.773 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrQgW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.193 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'calcCircleSum2_x_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeekbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_msc4_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mudo_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mvdy_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mwdI_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mxdS_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublelbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublencg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublepcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernzec_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernAem_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoOgC_U(start_for_CvtColoOgC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupPgM_U(start_for_findPupPgM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrQgW_U(start_for_Mat2ArrQgW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:04:31 . Memory (MB): peak = 1445.656 ; gain = 1356.293
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 271.336 seconds; peak allocated memory: 1.286 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.246 ; gain = 105.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.246 ; gain = 105.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:26 . Memory (MB): peak = 731.641 ; gain = 641.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:29 . Memory (MB): peak = 899.820 ; gain = 810.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'calcCircleSum2' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:36 . Memory (MB): peak = 1213.449 ; gain = 1123.668
INFO: [XFORM 203-151] Mapping array 'x_huelle' (Iris-recognition/segmentation.cpp:241) with offset 0 and array 'y_huelle' (Iris-recognition/segmentation.cpp:242) with offset 10 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:252:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:255:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:256:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:258:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:260:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:263:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:264:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:265:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:266:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:267:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:269:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:270:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:271:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:272:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:39 . Memory (MB): peak = 1379.215 ; gain = 1289.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.935 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_array3' to 'calcCircleSum2_areOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32ns_64_6_1' to 'top_level_float_sg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum2'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doublelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fzec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sHfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.364 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.452 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'calcCircleSum2_areOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_msc4_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mtde_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mudo_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublelbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublencg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernxdS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoMgi_U(start_for_CvtColoMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupNgs_U(start_for_findPupNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrOgC_U(start_for_Mat2ArrOgC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:04:25 . Memory (MB): peak = 1433.883 ; gain = 1344.102
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 265.559 seconds; peak allocated memory: 1.276 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 195.844 ; gain = 103.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 195.844 ; gain = 103.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:26 . Memory (MB): peak = 732.254 ; gain = 639.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:30 . Memory (MB): peak = 901.879 ; gain = 809.527
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'calcCircleSum2' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:37 . Memory (MB): peak = 1214.203 ; gain = 1121.852
INFO: [XFORM 203-151] Mapping array 'x_huelle' (Iris-recognition/segmentation.cpp:241) with offset 0 and array 'y_huelle' (Iris-recognition/segmentation.cpp:242) with offset 10 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:252:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:255:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:256:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:258:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:260:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:262:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:263:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:264:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:265:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:266:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:267:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:269:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:270:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:271:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:41 . Memory (MB): peak = 1379.180 ; gain = 1286.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 221.281 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.685 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_array3' to 'calcCircleSum2_areOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32ns_64_6_1' to 'top_level_float_sg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum2'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doublelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fzec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sHfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.414 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.749 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.468 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'calcCircleSum2_areOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_msc4_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mtde_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mudo_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublelbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublencg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernxdS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r1_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoMgi_U(start_for_CvtColoMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupNgs_U(start_for_findPupNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrOgC_U(start_for_Mat2ArrOgC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:04:28 . Memory (MB): peak = 1433.535 ; gain = 1341.184
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 267.974 seconds; peak allocated memory: 1.275 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 195.316 ; gain = 105.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 195.316 ; gain = 105.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:28 . Memory (MB): peak = 731.930 ; gain = 642.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:31 . Memory (MB): peak = 899.176 ; gain = 809.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'calcCircleSum2' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:38 . Memory (MB): peak = 1212.805 ; gain = 1123.117
INFO: [XFORM 203-151] Mapping array 'x_huelle' (Iris-recognition/segmentation.cpp:241) with offset 0 and array 'y_huelle' (Iris-recognition/segmentation.cpp:242) with offset 10 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:252:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:255:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:256:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:258:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:260:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:262:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:263:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:264:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:265:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:266:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:267:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:269:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:270:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:271:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:42 . Memory (MB): peak = 1379.770 ; gain = 1290.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 222.334 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.665 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_array3' to 'calcCircleSum2_areOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum2'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doublelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.586 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fzec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sCeG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.755 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'calcCircleSum2_areOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeehbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_msc4_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mtde_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mudo_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublelbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublemb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublencg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernwdI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernxdS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoLf8_U(start_for_CvtColoLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupMgi_U(start_for_findPupMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrNgs_U(start_for_Mat2ArrNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:04:28 . Memory (MB): peak = 1433.820 ; gain = 1344.133
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 268.678 seconds; peak allocated memory: 1.275 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:15 . Memory (MB): peak = 195.008 ; gain = 104.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:15 . Memory (MB): peak = 195.008 ; gain = 104.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:30 . Memory (MB): peak = 730.973 ; gain = 640.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:33 . Memory (MB): peak = 899.680 ; gain = 809.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'calcCircleSum2' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum3' (Iris-recognition/segmentation.cpp:295) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed10' into '_ZN9fp_structIdEC1Ed6' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv8' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed6' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:41 . Memory (MB): peak = 1203.336 ; gain = 1112.926
INFO: [XFORM 203-151] Mapping array 'x_huelle' (Iris-recognition/segmentation.cpp:241) with offset 0 and array 'y_huelle' (Iris-recognition/segmentation.cpp:242) with offset 10 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:252:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:255:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:256:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:258:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:260:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:262:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:263:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:264:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:265:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:266:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:267:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:269:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:270:2)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (Iris-recognition/segmentation.cpp:271:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:03:44 . Memory (MB): peak = 1371.277 ; gain = 1280.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.87 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.639 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcCircleSum2_array3' to 'calcCircleSum2_areOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum2'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeefYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mtde': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fzec': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sGfk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sAem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'calcCircleSum2_areOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mncg_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_msc4_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublelbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernvdy_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoLf8_U(start_for_CvtColoLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupMgi_U(start_for_findPupMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrNgs_U(start_for_Mat2ArrNgs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:04:32 . Memory (MB): peak = 1422.898 ; gain = 1332.488
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 272.668 seconds; peak allocated memory: 1.266 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.293 ; gain = 102.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.293 ; gain = 102.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:24 . Memory (MB): peak = 727.793 ; gain = 635.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:28 . Memory (MB): peak = 900.637 ; gain = 808.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum3' (Iris-recognition/segmentation.cpp:295) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:34 . Memory (MB): peak = 1203.250 ; gain = 1110.934
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:38 . Memory (MB): peak = 1360.613 ; gain = 1268.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.001 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 1.399 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.724 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:04:22 . Memory (MB): peak = 1409.188 ; gain = 1316.871
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 261.921 seconds; peak allocated memory: 1.254 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.637 ; gain = 103.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 195.637 ; gain = 103.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:26 . Memory (MB): peak = 731.754 ; gain = 639.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:30 . Memory (MB): peak = 902.141 ; gain = 809.777
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:360) in function 'Iris' completely with a factor of 65.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum3' (Iris-recognition/segmentation.cpp:295) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:37 . Memory (MB): peak = 1204.250 ; gain = 1111.887
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:40 . Memory (MB): peak = 1361.352 ; gain = 1268.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.306 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.722 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.097 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:04:22 . Memory (MB): peak = 1406.438 ; gain = 1314.074
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 262.691 seconds; peak allocated memory: 1.252 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:09 . Memory (MB): peak = 195.574 ; gain = 103.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:09 . Memory (MB): peak = 195.574 ; gain = 103.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:23 . Memory (MB): peak = 731.977 ; gain = 639.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:27 . Memory (MB): peak = 898.078 ; gain = 805.684
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum3' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:33 . Memory (MB): peak = 1199.898 ; gain = 1107.504
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:36 . Memory (MB): peak = 1357.539 ; gain = 1265.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 216.811 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.433 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.391 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:04:20 . Memory (MB): peak = 1408.473 ; gain = 1316.078
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 260.551 seconds; peak allocated memory: 1.254 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:10 . Memory (MB): peak = 194.988 ; gain = 104.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:10 . Memory (MB): peak = 194.988 ; gain = 104.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:24 . Memory (MB): peak = 731.246 ; gain = 641.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:27 . Memory (MB): peak = 899.699 ; gain = 809.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:288) in function 'Iris' completely with a factor of 65.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'calcCircleSum3' (Iris-recognition/segmentation.cpp:246) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:34 . Memory (MB): peak = 1204.176 ; gain = 1113.941
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:37 . Memory (MB): peak = 1360.387 ; gain = 1270.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.673 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.717 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:04:19 . Memory (MB): peak = 1406.961 ; gain = 1316.727
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 259.765 seconds; peak allocated memory: 1.252 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.512 ; gain = 105.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.512 ; gain = 105.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:24 . Memory (MB): peak = 730.543 ; gain = 640.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:28 . Memory (MB): peak = 898.684 ; gain = 809.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:334) in function 'Iris' completely with a factor of 65.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:35 . Memory (MB): peak = 1211.578 ; gain = 1121.992
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:38 . Memory (MB): peak = 1368.141 ; gain = 1278.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.938 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:04:22 . Memory (MB): peak = 1415.496 ; gain = 1325.910
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 262.61 seconds; peak allocated memory: 1.261 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:11 . Memory (MB): peak = 195.324 ; gain = 105.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:11 . Memory (MB): peak = 195.324 ; gain = 105.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 0>::init' into 'hls::Mat<64, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<64, 360, 4096>::init' into 'hls::Mat<64, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:25 . Memory (MB): peak = 731.906 ; gain = 641.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:28 . Memory (MB): peak = 898.461 ; gain = 808.242
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:35 . Memory (MB): peak = 1209.750 ; gain = 1119.531
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:38 . Memory (MB): peak = 1367.910 ; gain = 1277.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.911 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.426 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.375 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.109 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:04:22 . Memory (MB): peak = 1417.559 ; gain = 1327.340
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 262.389 seconds; peak allocated memory: 1.262 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.270 ; gain = 105.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:11 . Memory (MB): peak = 195.270 ; gain = 105.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:24 . Memory (MB): peak = 732.215 ; gain = 642.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:03:28 . Memory (MB): peak = 899.449 ; gain = 809.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:03:35 . Memory (MB): peak = 1209.172 ; gain = 1119.676
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:38 . Memory (MB): peak = 1366.594 ; gain = 1277.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.294 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.088 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.393 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.731 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:04:21 . Memory (MB): peak = 1417.898 ; gain = 1328.402
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 261.186 seconds; peak allocated memory: 1.262 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.734 ; gain = 106.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.734 ; gain = 106.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:23 . Memory (MB): peak = 731.914 ; gain = 642.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:27 . Memory (MB): peak = 900.996 ; gain = 811.535
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:334) in function 'Iris' completely with a factor of 75.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:34 . Memory (MB): peak = 1213.105 ; gain = 1123.645
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:37 . Memory (MB): peak = 1368.348 ; gain = 1278.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.546 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.399 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.726 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.356 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:04:20 . Memory (MB): peak = 1416.156 ; gain = 1326.695
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 260.402 seconds; peak allocated memory: 1.261 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.895 ; gain = 105.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.895 ; gain = 105.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel' (Iris-recognition/gabor.cpp:109).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:03:23 . Memory (MB): peak = 730.949 ; gain = 640.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:03:27 . Memory (MB): peak = 902.488 ; gain = 812.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:334) in function 'Iris' completely with a factor of 45.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'generateSinKernel' (Iris-recognition/gabor.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'generateSinKernel' (Iris-recognition/gabor.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'generateGaussKernel' (Iris-recognition/gabor.cpp:26) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaussKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:68) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_float', detected/extracted 8 process function(s): 
	 'iris_scanning_float_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generateSinKernel' into 'generateGaborKernel' (Iris-recognition/gabor.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:03:34 . Memory (MB): peak = 1212.465 ; gain = 1122.141
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<63, 1>' to 'scaled_fixed2ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:110:37)
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_float_Block__proc' to 'iris_scanning_float_' (Iris-recognition/toplevel.cpp:5)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<double>' to 'sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:426:9)
INFO: [HLS 200-472] Inferring partial write operation for 'out_bits.V' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:430:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435:20)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:44:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:45:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sinK.assign' (Iris-recognition/gabor.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosK.assign' (Iris-recognition/gabor.cpp:55:3)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.assign' (Iris-recognition/gabor.cpp:27:4)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix' (Iris-recognition/gabor.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix' (Iris-recognition/gabor.cpp:75:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:37 . Memory (MB): peak = 1370.484 ; gain = 1280.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_float' ...
WARNING: [SYN 201-103] Legalizing function name 'iris_scanning_float_' to 'iris_scanning_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<double>' to 'sin_or_cos_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.523 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_mul_22ns_8ns_29_1_1' to 'top_level_float_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_float_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_float_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeeeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_ref_4oPi_table_256_V' to 'sin_or_cos_doublefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_4' to 'sin_or_cos_doubleg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_5' to 'sin_or_cos_doublehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_6' to 'sin_or_cos_doubleibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_7' to 'sin_or_cos_doublejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_double_s_fourth_order_double_s' to 'sin_or_cos_doublekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_170ns_53ns_223_5_1' to 'top_level_float_mlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_49ns_98_2_1' to 'top_level_float_mmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_83_1_1_1' to 'top_level_float_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_56ns_52s_108_2_1' to 'top_level_float_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_49ns_44s_93_2_1' to 'top_level_float_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_42ns_33ns_75_2_1' to 'top_level_float_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mul_64s_63ns_126_5_1' to 'top_level_float_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_mux_164_1_1_1' to 'top_level_float_msc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mmb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_msc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaborKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_gauss_assign' to 'generateGaborKerntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_sinK_assign' to 'generateGaborKernudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'generateGaborKernel_cosK_assign' to 'generateGaborKernvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_float_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fdiv_32ns_32ns_32_16_1' to 'top_level_float_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitofp_32ns_32_6_1' to 'top_level_float_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fptrunc_64ns_32_2_1' to 'top_level_float_fAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fpext_32ns_64_2_1' to 'top_level_float_fBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fexp_32ns_32ns_32_9_full_dsp_1' to 'top_level_float_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dsub_64ns_64ns_64_5_full_dsp_1' to 'top_level_float_dDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_float_dEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_sitodp_32s_64_6_1' to 'top_level_float_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_dEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fAem': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fwdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fyd2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaborKernel'.
INFO: [HLS 200-111]  Elapsed time: 1.394 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_float_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_level_float_fGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_float_fcmp_32ns_32ns_1_2_1' to 'top_level_float_fHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_fxdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_float_szec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel'.
INFO: [HLS 200-111]  Elapsed time: 1.738 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_sin_filter_matrix' to 'encode_sin_filterIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_cos_filter_matrix' to 'encode_cos_filterJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColoKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2ArrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_float'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_float/code' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_float' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_float'.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mlbW_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mmb6_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mocq_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mpcA_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mqcK_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_float_mrcU_MulnS_5'
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublefYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublehbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doubleibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublejbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_doublekbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKerntde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'generateGaborKernudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColoKfY_U(start_for_CvtColoKfY)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupLf8_U(start_for_findPupLf8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrMgi_U(start_for_Mat2ArrMgi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:04:20 . Memory (MB): peak = 1416.512 ; gain = 1326.188
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_float.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_float.
INFO: [HLS 200-112] Total elapsed time: 260.451 seconds; peak allocated memory: 1.261 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:11 . Memory (MB): peak = 194.773 ; gain = 104.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:11 . Memory (MB): peak = 194.773 ; gain = 104.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:27 . Memory (MB): peak = 777.723 ; gain = 687.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:33 . Memory (MB): peak = 1078.121 ; gain = 987.805
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:82:25) to (Iris-recognition/sine.cpp:81:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:42 . Memory (MB): peak = 1411.629 ; gain = 1321.313
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:30)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:102:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:03:46 . Memory (MB): peak = 1615.680 ; gain = 1525.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 226.074 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15ns_16s_30_1_1' to 'top_level_fix_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sithbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdig8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpeibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sithbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.977 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdiocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8ns_16s_24_1_1' to 'top_level_fix_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulsc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16s_16s_30_1_1' to 'top_level_fix_mulvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColowdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arryd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.361 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdiocq_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColowdI_U(start_for_CvtColowdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupxdS_U(start_for_findPupxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arryd2_U(start_for_Mat2Arryd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:04:31 . Memory (MB): peak = 1665.578 ; gain = 1575.262
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 271.09 seconds; peak allocated memory: 1.492 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/toplevel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/sine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/segmentation.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/normalization.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Iris-recognition/gabor.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.070 ; gain = 105.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:10 . Memory (MB): peak = 195.070 ; gain = 105.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:247) in function 'int hls::Mat2Array<320, unsigned char, 240, 320, 0>(hls::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, FORWARD_REFERENCE*, int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<240, 320, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<240, 320, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::init' into 'hls::Mat<240, 320, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::init' into 'hls::Mat<240, 320, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 0>::init' into 'hls::Mat<32, 360, 0>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<32, 360, 4096>::init' into 'hls::Mat<32, 360, 4096>::Mat.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::write' into 'hls::Mat<240, 320, 4096>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 240, 320, 4096>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::read' into 'hls::Mat<240, 320, 4096>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 4096>::operator>>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::write' into 'hls::Mat<240, 320, 0>::operator<<' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'findPupil' (Iris-recognition/segmentation.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator<<' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::read' into 'hls::Mat<240, 320, 0>::operator>>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'findPupil' (Iris-recognition/segmentation.cpp:31).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<240, 320, 0>::operator>>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:249).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:252).
INFO: [XFORM 203-603] Inlining function 'MODULO' into 'gaborPixel_fix' (Iris-recognition/gabor.cpp:265).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:03:25 . Memory (MB): peak = 777.762 ; gain = 688.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:425: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:03:30 . Memory (MB): peak = 1079.598 ; gain = 990.094
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<16, 6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<16, 6>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<16, 6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<16, 6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'IrisSegmentaionLoop' (Iris-recognition/segmentation.cpp:284) in function 'Iris' completely with a factor of 45.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_value.val' (Iris-recognition/segmentation.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img0.data_stream.V' (Iris-recognition/toplevel.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img1.data_stream.V' (Iris-recognition/toplevel.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img2.data_stream.V' (Iris-recognition/toplevel.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_RGB2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>.1' into 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:264) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:469) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<52, 61>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<61, 124, 0>' into 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:435) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::set_mantissa' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:463) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'scaled_fixed2ieee<63, 1>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:466) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<61, double, 63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<double>::sin_or_cos_approximation<63, 63>' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'hotbm_::sin_or_cos<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'sin' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'cos' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'sin' into 'norm_float' (Iris-recognition/normalization.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'cos' into 'norm_float' (Iris-recognition/normalization.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'norm_float' (Iris-recognition/normalization.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp<16, 6>' into 'generateGaussKernel_fix' (Iris-recognition/gabor.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'generateGaborKernel_fix' into 'encode_fix' (Iris-recognition/gabor.cpp:298) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'Loop-0-0' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_pixel' in function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'iris_scanning_fix', detected/extracted 8 process function(s): 
	 'iris_scanning_fix_Block__proc'
	 'hls::AXIvideo2Mat<32, 240, 320, 4096>'
	 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>'
	 'findPupil'
	 'hls::Mat2Array<320, unsigned char, 240, 320, 0>'
	 'Iris'
	 'norm_float'
	 'encode_fix'.
WARNING: [XFORM 203-124] Array  'fifo1': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo2': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fifo3': The entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:443:20) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:467:1) in function 'scaled_fixed2ieee<63, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:24:22) in function 'replaceSIN'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:238:18) in function 'hotbm_::sin_or_cos<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:190:39) to (Iris-recognition/gabor.cpp:190:33) in function 'generateSinKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:204:39) to (Iris-recognition/gabor.cpp:204:33) in function 'generateSinKernel_fix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/gabor.cpp:164:34) to (Iris-recognition/gabor.cpp:171:16) in function 'generateGaussKernel_fix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/segmentation.cpp:28:4) to (Iris-recognition/segmentation.cpp:27:28) in function 'findPupil'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1) to (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<16, 6>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Iris-recognition/sine.cpp:82:25) to (Iris-recognition/sine.cpp:81:23) in function 'cordic_fix'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:03:40 . Memory (MB): peak = 1413.633 ; gain = 1324.129
WARNING: [XFORM 203-631] Renaming function 'iris_scanning_fix_Block__proc' to 'iris_scanning_fix_Bl' (Iris-recognition/toplevel.cpp:30)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array<320, unsigned char, 240, 320, 0>' to 'Mat2Array' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240:46)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_RGB2GRAY, 4096, 0, 240, 320>' to 'CvtColor' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 240, 320, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'generateSinKernel_fix' to 'generateSinKernel_fi' (Iris-recognition/gabor.cpp:182:33)
WARNING: [XFORM 203-631] Renaming function 'generateGaussKernel_fix' to 'generateGaussKernel_' (Iris-recognition/gabor.cpp:167:34)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<16, 6>' to 'exp<16, 6>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'cordic360_COS_SIN_fix' to 'cordic360_COS_SIN_fi' (Iris-recognition/sine.cpp:102:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'sink.V' (Iris-recognition/gabor.cpp:210:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cosk.V' (Iris-recognition/gabor.cpp:211:39)
INFO: [HLS 200-472] Inferring partial write operation for 'gauss.V' (Iris-recognition/gabor.cpp:177:25)
INFO: [HLS 200-472] Inferring partial write operation for 'sin_filter_matrix.V' (Iris-recognition/gabor.cpp:230:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cos_filter_matrix.V' (Iris-recognition/gabor.cpp:231:30)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:03:43 . Memory (MB): peak = 1617.559 ; gain = 1528.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_level_fix' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 6>' to 'exp_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'generateGaussKernel_' to 'generateGaussKernel_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.981 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[51] ('r.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [49]  (3.36 ns)
	'add' operation of DSP[51] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [51]  (3.02 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1545->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopPixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_pixel.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<16, 6>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.278 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix_Bl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix_Bl'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_22ns_8ns_29_1_1' to 'top_level_fix_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_23ns_8ns_29ns_30_1_1' to 'top_level_fix_maccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_20ns_8ns_29ns_29_1_1' to 'top_level_fix_macdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findPupil' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findPupil'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcCircleSum3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcCircleSum3'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Iris' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Iris'.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'norm_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'norm_float'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15ns_16s_30_1_1' to 'top_level_fix_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic360_COS_SIN_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic360_COS_SIN_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateSinKernel_fi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_level_fix_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fdiv_32ns_32ns_32_16_1' to 'top_level_fix_fdig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitofp_32ns_32_6_1' to 'top_level_fix_sithbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_fpext_32ns_64_2_1' to 'top_level_fix_fpeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fdig8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fmufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_fpeibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sithbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateSinKernel_fi'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_f_x_lsb_table_V' to 'exp_16_6_s_f_x_lsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_2_m_1_tabl' to 'exp_16_6_s_exp_x_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_16_6_s_exp_x_msb_1_table_V' to 'exp_16_6_s_exp_x_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.975 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateGaussKernel_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_dmul_64ns_64ns_64_6_max_dsp_1' to 'top_level_fix_dmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sitodp_32s_64_6_1' to 'top_level_fix_sitncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_sdiv_42s_17ns_42_46_seq_1' to 'top_level_fix_sdiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16ns_16ns_27_1_1' to 'top_level_fix_mulpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_15s_15s_26_1_1' to 'top_level_fix_mulqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mac_muladd_15s_15s_26s_30_1_1' to 'top_level_fix_macrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_dmumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_macrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sdiocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_sitncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateGaussKernel_s'.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaborPixel_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_8ns_16s_24_1_1' to 'top_level_fix_mulsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulsc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gaborPixel_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'encode_fix_sin_filter_matrix_V' to 'encode_fix_sin_fitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'encode_fix_cos_filter_matrix_V' to 'encode_fix_cos_fiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_level_fix_mul_mul_16s_16s_30_1_1' to 'top_level_fix_mulvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_level_fix_mulvdy': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_fix'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iris_scanning_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColowdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findPupil_U0' to 'start_for_findPupxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array_U0' to 'start_for_Mat2Arryd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'iris_scanning_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_level_fix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/inputStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_level_fix/code_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_level_fix' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'code_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_level_fix'.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.38 MHz
INFO: [RTMG 210-279] Implementing memory 'cordic_fix_arctan_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_f_x_lsjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_16_6_s_exp_x_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'top_level_fix_sdiocq_div'
INFO: [RTMG 210-278] Implementing memory 'encode_fix_sin_k_i_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'encode_fix_gauss_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_rows_V_c8_U(fifo_w9_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img0_cols_V_c9_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img2_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'y_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColowdI_U(start_for_CvtColowdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findPupxdS_U(start_for_findPupxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arryd2_U(start_for_Mat2Arryd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Iris_U0_U(start_for_Iris_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:04:28 . Memory (MB): peak = 1663.195 ; gain = 1573.691
INFO: [VHDL 208-304] Generating VHDL RTL for top_level_fix.
INFO: [VLOG 209-307] Generating Verilog RTL for top_level_fix.
INFO: [HLS 200-112] Total elapsed time: 268.07 seconds; peak allocated memory: 1.491 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
