
*** Running vivado
    with args -log gtwizard_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source gtwizard_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source gtwizard_0.tcl -notrace
Command: synth_design -top gtwizard_0 -part xc7k420tffg1156-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k420t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 404745 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.719 ; gain = 186.414 ; free physical = 2180 ; free virtual = 19010
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtwizard_0' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.vhd:161]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_support' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:74' bound to instance 'U0' of component 'gtwizard_0_support' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.vhd:264]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_support' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:169]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_USRCLK_SOURCE' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:72' bound to instance 'gt_usrclk_source' of component 'gtwizard_0_GT_USRCLK_SOURCE' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:474]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:90]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibufds_instq1_clk0' to cell 'IBUFDS_GTE2' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:146]
INFO: [Synth 8-113] binding component instance 'txoutclk_bufg0_i' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:160]
INFO: [Synth 8-113] binding component instance 'rxoutclk_bufg1_i' to cell 'BUFG' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (1#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.vhd:90]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
INFO: [Synth 8-3491] module 'gtwizard_0_common' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.vhd:72' bound to instance 'common0_i' of component 'gtwizard_0_common' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:492]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.vhd:94]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_i' to cell 'GTXE2_COMMON' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common' (2#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.vhd:94]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_common_reset' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.vhd:78' bound to instance 'common_reset_i' of component 'gtwizard_0_common_reset' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:512]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common_reset' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.vhd:91]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common_reset' (3#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.vhd:91]
INFO: [Synth 8-3491] module 'gtwizard_0_init' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:75' bound to instance 'gtwizard_0_init_i' of component 'gtwizard_0_init' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:525]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_init' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:181]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'gtwizard_0_multi_gt' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:73' bound to instance 'gtwizard_0_i' of component 'gtwizard_0_multi_gt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:463]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_multi_gt' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:175]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100010100100010101100 
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'gtwizard_0_GT' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:72' bound to instance 'gt0_gtwizard_0_i' of component 'gtwizard_0_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:346]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:171]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT' (4#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd:171]
	Parameter USE_BUFG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_cpll_railing' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:75' bound to instance 'cpll_railing0_i' of component 'gtwizard_0_cpll_railing' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:442]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_cpll_railing' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:88]
	Parameter USE_BUFG bound to: 0 - type: integer 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'refclk_buf' to cell 'BUFR' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_cpll_railing' (5#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_multi_gt' (6#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd:175]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gtwizard_0_TX_STARTUP_FSM' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:74' bound to instance 'gt0_txresetfsm_i' of component 'gtwizard_0_TX_STARTUP_FSM' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:586]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:276]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:140]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:160]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:170]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_sync_block' (7#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:97]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:284]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:301]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:309]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:317]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:337]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:345]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (8#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd:120]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gtwizard_0_RX_STARTUP_FSM' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:76' bound to instance 'gt0_rxresetfsm_i' of component 'gtwizard_0_RX_STARTUP_FSM' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:627]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_RX_STARTUP_FSM' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:131]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:370]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:377]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_RXRESETDONE' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:394]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:402]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:410]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_data_valid' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:418]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:438]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-3491] module 'gtwizard_0_sync_block' declared at '/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gtwizard_0_sync_block' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_RX_STARTUP_FSM' (9#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_init' (10#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_support' (11#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0' (12#1) [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.vhd:161]
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port CPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_TX_STARTUP_FSM has unconnected port QPLLREFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_cpllreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_txuserrdy_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.156 ; gain = 227.852 ; free physical = 2135 ; free virtual = 18965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.156 ; gain = 227.852 ; free physical = 2135 ; free virtual = 18965
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/gtwizard_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.runs/gtwizard_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  FD => FDRE: 90 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1694.656 ; gain = 1.000 ; free physical = 1800 ; free virtual = 18630
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1798 ; free virtual = 18628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k420tffg1156-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1798 ; free virtual = 18628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1798 ; free virtual = 18628
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:549]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:292]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:559]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:560]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd:561]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_0_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adapt_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_adapt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1798 ; free virtual = 18628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	  10 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gtwizard_0_cpll_railing 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module gtwizard_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 17    
Module gtwizard_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  11 Input      1 Bit        Muxes := 19    
Module gtwizard_0_init 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1680 (col length:160)
BRAMs: 1670 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1801 ; free virtual = 18631
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_adapt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtwizard_0_init_i/gt0_rx_cdrlocked" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_cpllreset_in
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_support has unconnected port gt0_txuserrdy_in
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1801 ; free virtual = 18631
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1801 ; free virtual = 18631

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gtwizard_0_init_i/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gtwizard_0_init_i/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\gtwizard_0_init_i/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg )
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg1) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg2) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg3) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg4) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg5) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg6) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[7]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[6]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[5]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[4]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[3]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[2]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[1]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_count_reg[0]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/init_wait_done_reg) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/state_reg) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (common_reset_i/common_reset_asserted_reg) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_count_reset_reg) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[1]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[3]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[5]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[6]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[7]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[8]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[9]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[10]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[11]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[13]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[14]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[15]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[16]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[17]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[18]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[19]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[20]) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/adapt_wait_hw.time_out_adapt_reg) is unused and will be removed from module gtwizard_0_support.
INFO: [Synth 8-3332] Sequential element (gtwizard_0_init_i/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg) is unused and will be removed from module gtwizard_0_support.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1799 ; free virtual = 18629
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1799 ; free virtual = 18629

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_support | gtwizard_0_init_i/gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_support | gtwizard_0_init_i/gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+-------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     2|
|2     |BUFR          |     1|
|3     |CARRY4        |    24|
|4     |GTXE2_CHANNEL |     1|
|5     |GTXE2_COMMON  |     1|
|6     |IBUFDS_GTE2   |     1|
|7     |LUT1          |    87|
|8     |LUT2          |    38|
|9     |LUT3          |    17|
|10    |LUT4          |    24|
|11    |LUT5          |    32|
|12    |LUT6          |    51|
|13    |MUXF7         |     3|
|14    |SRLC32E       |     7|
|15    |FD            |    78|
|16    |FDCE          |    14|
|17    |FDRE          |   143|
|18    |FDSE          |     7|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   531|
|2     |  U0                                 |gtwizard_0_support          |   531|
|3     |    common0_i                        |gtwizard_0_common           |     1|
|4     |    gt_usrclk_source                 |gtwizard_0_GT_USRCLK_SOURCE |     3|
|5     |    gtwizard_0_init_i                |gtwizard_0_init             |   527|
|6     |      gt0_rxresetfsm_i               |gtwizard_0_RX_STARTUP_FSM   |   251|
|7     |        sync_CPLLLOCK                |gtwizard_0_sync_block_5     |    10|
|8     |        sync_RXRESETDONE             |gtwizard_0_sync_block_6     |     6|
|9     |        sync_data_valid              |gtwizard_0_sync_block_7     |    20|
|10    |        sync_mmcm_lock_reclocked     |gtwizard_0_sync_block_8     |     8|
|11    |        sync_run_phase_alignment_int |gtwizard_0_sync_block_9     |     6|
|12    |        sync_rx_fsm_reset_done_int   |gtwizard_0_sync_block_10    |     6|
|13    |        sync_time_out_wait_bypass    |gtwizard_0_sync_block_11    |     6|
|14    |      gt0_txresetfsm_i               |gtwizard_0_TX_STARTUP_FSM   |   231|
|15    |        sync_CPLLLOCK                |gtwizard_0_sync_block       |    13|
|16    |        sync_TXRESETDONE             |gtwizard_0_sync_block_0     |     6|
|17    |        sync_mmcm_lock_reclocked     |gtwizard_0_sync_block_1     |     8|
|18    |        sync_run_phase_alignment_int |gtwizard_0_sync_block_2     |     6|
|19    |        sync_time_out_wait_bypass    |gtwizard_0_sync_block_3     |     6|
|20    |        sync_tx_fsm_reset_done_int   |gtwizard_0_sync_block_4     |     6|
|21    |      gtwizard_0_i                   |gtwizard_0_multi_gt         |    12|
|22    |        cpll_railing0_i              |gtwizard_0_cpll_railing     |    11|
|23    |        gt0_gtwizard_0_i             |gtwizard_0_GT               |     1|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1694.656 ; gain = 113.438 ; free physical = 1754 ; free virtual = 18586
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1694.656 ; gain = 629.352 ; free physical = 1754 ; free virtual = 18586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rhensley/Documents/mu2e_UEM_firmware/mu2e_UEM_firmware.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  FD => FDRE: 78 instances

INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1694.656 ; gain = 544.789 ; free physical = 1752 ; free virtual = 18584
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1726.672 ; gain = 0.000 ; free physical = 1747 ; free virtual = 18579
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 16:36:56 2023...
