Fitter Status : Successful - Sat Nov 03 19:17:53 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : lab3
Top-level Entity Name : lab3
Family : Stratix III
Device : EP3SE50F780I4L
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 75 / 38,000 ( < 1 % )
    Memory ALUTs : 0 / 19,000 ( 0 % )
    Dedicated logic registers : 48 / 38,000 ( < 1 % )
Total registers : 48
Total pins : 86 / 488 ( 18 % )
Total virtual pins : 0
Total block memory bits : 2,048 / 5,455,872 ( < 1 % )
DSP block 18-bit elements : 0 / 384 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
