###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Thu May  5 01:17:19 2022
#  Design:            top
#  Command:           eval_legacy {timeDesign -postRoute}
###############################################################
Path 1: MET (0.232 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.672 (P)          0.531 (P)
          Arrival:=          5.872              3.131
 
Clock Gating Setup:-         0.000
    Required Time:=          5.872
     Launch Clock:-          3.131
        Data Path:-          2.510
            Slack:=          0.232
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.120   0.127       -    3.131  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.246   2.264    5.641  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       F     AND2X2          1  0.104   0.000       -    5.641  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.118   0.111      -    5.872  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         36  0.096   0.010      -    5.872  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (0.286 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.673 (P)          0.531 (P)
          Arrival:=          5.873              3.131
 
Clock Gating Setup:-         0.000
    Required Time:=          5.873
     Launch Clock:-          3.131
        Data Path:-          2.456
            Slack:=          0.286
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.120   0.127       -    3.131  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.231   2.225    5.587  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       F     AND2X2          1  0.090   0.000       -    5.587  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.118   0.111      -    5.873  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         36  0.096   0.010      -    5.873  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (1.399 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.671 (P)          0.530 (P)
          Arrival:=          5.871              3.130
 
Clock Gating Setup:-         0.000
    Required Time:=          5.871
     Launch Clock:-          3.130
        Data Path:-          1.342
            Slack:=          1.399
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.120   0.126       -    3.130  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.237   1.105    4.472  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X2          1  0.099   0.000       -    4.472  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                            -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.118   0.109      -    5.871  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -      -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         36  0.096   0.008      -    5.871  
#-------------------------------------------------------------------------------------------------------
Path 4: MET (1.436 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.670 (P)          0.529 (P)
          Arrival:=          5.870              3.129
 
Clock Gating Setup:-         0.000
    Required Time:=          5.870
     Launch Clock:-          3.129
        Data Path:-          1.305
            Slack:=          1.436
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                         (ns)    (ns)   Given     (ns)  
#                                                                                                           To           
#                                                                                                        Start           
#                                                                                                        Point           
#----------------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                            -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                          -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.120   0.125       -    3.129  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.090   0.208   1.097    4.434  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B       R     AND2X2          1  0.128   0.000       -    4.434  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                     (ns)    (ns)  Given     (ns)  
#                                                                                                      To           
#                                                                                                   Start           
#                                                                                                   Point           
#-----------------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                        -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                      -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                             -      A->Q    R     BUX20          36  0.118   0.109      -    5.870  
  CLK_I__L1_N0                               -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g12/A  -      A       R     AND2X2         36  0.096   0.008      -    5.870  
#-----------------------------------------------------------------------------------------------------------------
Path 5: MET (1.439 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.538 (P)
          Arrival:=          5.878              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.138
        Data Path:-          1.302
            Slack:=          1.439
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.325   0.977    4.439  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B       R     AND2X4          1  0.238   0.001       -    4.439  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (1.464 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.538 (P)
          Arrival:=          5.878              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.138
        Data Path:-          1.277
            Slack:=          1.464
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.304   0.973    4.414  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B       R     AND2X4          1  0.226   0.001       -    4.414  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 7: MET (1.469 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.683 (P)          0.537 (P)
          Arrival:=          5.883              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.883
     Launch Clock:-          3.137
        Data Path:-          1.277
            Slack:=          1.469
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.283   0.994    4.414  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B       F     AND2X4          1  0.138   0.001       -    4.414  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121      -    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      A       R     AND2X4         36  0.099   0.020      -    5.883  
#-------------------------------------------------------------------------------------------------------------------------
Path 8: MET (1.475 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.537 (P)
          Arrival:=          5.878              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.137
        Data Path:-          1.267
            Slack:=          1.475
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.298   0.968    4.404  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B       R     AND2X4          1  0.233   0.001       -    4.404  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 9: MET (1.477 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.537 (P)
          Arrival:=          5.878              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.137
        Data Path:-          1.264
            Slack:=          1.477
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.298   0.966    4.401  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B       R     AND2X4          1  0.242   0.001       -    4.401  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 10: MET (1.483 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.538 (P)
          Arrival:=          5.880              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.880
     Launch Clock:-          3.138
        Data Path:-          1.259
            Slack:=          1.483
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.132       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.249   1.011    4.397  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B       F     AND2X4          1  0.109   0.000       -    4.397  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.880  
#-------------------------------------------------------------------------------------------------------------------------
Path 11: MET (1.486 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.537 (P)
          Arrival:=          5.880              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.880
     Launch Clock:-          3.137
        Data Path:-          1.257
            Slack:=          1.486
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.256   1.000    4.394  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B       F     AND2X4          1  0.119   0.000       -    4.394  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.117      -    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      A       R     AND2X4         37  0.101   0.025      -    5.880  
#-------------------------------------------------------------------------------------------------------------------------
Path 12: MET (1.486 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.683 (P)          0.537 (P)
          Arrival:=          5.883              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.883
     Launch Clock:-          3.137
        Data Path:-          1.259
            Slack:=          1.486
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.274   0.985    4.396  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B       F     AND2X4          1  0.133   0.001       -    4.396  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121      -    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      A       R     AND2X4         36  0.099   0.020      -    5.883  
#-------------------------------------------------------------------------------------------------------------------------
Path 13: MET (1.490 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.677 (P)          0.534 (P)
          Arrival:=          5.877              3.134
 
Clock Gating Setup:-         0.000
    Required Time:=          5.877
     Launch Clock:-          3.134
        Data Path:-          1.253
            Slack:=          1.490
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.128       -    3.134  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.243   1.010    4.387  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B       F     AND2X4          1  0.106   0.000       -    4.387  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.113      -    5.877  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      A       R     AND2X4         37  0.101   0.021      -    5.877  
#-------------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.491 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.683 (P)          0.537 (P)
          Arrival:=          5.883              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.883
     Launch Clock:-          3.137
        Data Path:-          1.254
            Slack:=          1.491
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.259   0.995    4.392  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B       F     AND2X4          1  0.121   0.001       -    4.392  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121      -    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      A       R     AND2X4         36  0.099   0.020      -    5.883  
#-------------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.499 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.538 (P)
          Arrival:=          5.880              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.880
     Launch Clock:-          3.138
        Data Path:-          1.244
            Slack:=          1.499
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.132       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.250   0.994    4.381  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B       F     AND2X4          1  0.112   0.000       -    4.381  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.117      -    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      A       R     AND2X4         37  0.101   0.025      -    5.880  
#-------------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.499 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.535 (P)
          Arrival:=          5.879              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.135
        Data Path:-          1.245
            Slack:=          1.499
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.129       -    3.135  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.249   0.997    4.381  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B       F     AND2X4          1  0.111   0.000       -    4.381  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.879  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.508 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.680 (P)          0.538 (P)
          Arrival:=          5.880              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.880
     Launch Clock:-          3.138
        Data Path:-          1.234
            Slack:=          1.508
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.271   0.963    4.372  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B       R     AND2X4          1  0.216   0.002       -    4.372  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.880  
#-------------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.528 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.538 (P)
          Arrival:=          5.879              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.138
        Data Path:-          1.213
            Slack:=          1.528
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.255   0.958    4.351  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B       R     AND2X4          1  0.192   0.001       -    4.351  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.879  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.546 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.538 (P)
          Arrival:=          5.879              3.138
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.138
        Data Path:-          1.196
            Slack:=          1.546
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.132       -    3.138  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.234   0.962    4.334  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B       R     AND2X4          1  0.167   0.001       -    4.334  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.879  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.554 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.681 (P)          0.536 (P)
          Arrival:=          5.881              3.136
 
Clock Gating Setup:-         0.000
    Required Time:=          5.881
     Launch Clock:-          3.136
        Data Path:-          1.191
            Slack:=          1.554
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.130       -    3.136  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.225   0.965    4.327  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B       R     AND2X4          1  0.154   0.000       -    4.327  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.119      -    5.881  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      A       R     AND2X4         36  0.099   0.018      -    5.881  
#-------------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.593 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.537 (P)
          Arrival:=          5.879              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.137
        Data Path:-          1.149
            Slack:=          1.593
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.239   0.910    4.286  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B       R     AND2X4          1  0.166   0.001       -    4.286  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.879  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.610 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.537 (P)
          Arrival:=          5.879              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.137
        Data Path:-          1.133
            Slack:=          1.610
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.248   0.884    4.270  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B       F     AND2X4          1  0.111   0.000       -    4.270  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.879  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 23: MET (1.615 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.682 (P)          0.528 (P)
          Arrival:=          5.882              3.128
 
Clock Gating Setup:-         0.000
    Required Time:=          5.882
     Launch Clock:-          3.128
        Data Path:-          1.139
            Slack:=          1.615
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.122       -    3.128  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.094   0.247   0.892    4.267  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B       F     AND2X4          1  0.109   0.000       -    4.267  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121      -    5.882  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      A       R     AND2X4         36  0.099   0.020      -    5.882  
#-------------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.653 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.683 (P)          0.535 (P)
          Arrival:=          5.883              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.883
     Launch Clock:-          3.135
        Data Path:-          1.095
            Slack:=          1.653
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.129       -    3.135  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.263   0.831    4.230  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B       F     AND2X4          1  0.126   0.001       -    4.230  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.121      -    5.883  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      A       R     AND2X4         36  0.099   0.020      -    5.883  
#-------------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.661 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.674 (P)          0.534 (P)
          Arrival:=          5.874              3.134
 
Clock Gating Setup:-         0.000
    Required Time:=          5.874
     Launch Clock:-          3.134
        Data Path:-          1.080
            Slack:=          1.661
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.128       -    3.134  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.239   0.840    4.214  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B       F     AND2X4          1  0.100   0.000       -    4.214  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.110      -    5.874  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      A       R     AND2X4         37  0.101   0.018      -    5.874  
#-------------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.666 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.537 (P)
          Arrival:=          5.878              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.137
        Data Path:-          1.075
            Slack:=          1.666
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.287   0.789    4.212  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B       R     AND2X4          1  0.219   0.001       -    4.212  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.695 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.671 (P)          0.535 (P)
          Arrival:=          5.871              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.871
     Launch Clock:-          3.135
        Data Path:-          1.041
            Slack:=          1.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.129       -    3.135  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.096   0.259   0.781    4.176  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B       F     AND2X4          1  0.123   0.000       -    4.176  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.107      -    5.871  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      A       R     AND2X4         37  0.100   0.015      -    5.871  
#-------------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.709 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.679 (P)          0.535 (P)
          Arrival:=          5.879              3.135
 
Clock Gating Setup:-         0.000
    Required Time:=          5.879
     Launch Clock:-          3.135
        Data Path:-          1.035
            Slack:=          1.709
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.129       -    3.135  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.244   0.791    4.170  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B       R     AND2X4          1  0.164   0.001       -    4.170  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.564      -    5.764  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.119   0.116      -    5.879  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      A       R     AND2X4         37  0.101   0.024      -    5.879  
#-------------------------------------------------------------------------------------------------------------------------
Path 29: MET (1.721 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.678 (P)          0.536 (P)
          Arrival:=          5.878              3.136
 
Clock Gating Setup:-         0.000
    Required Time:=          5.878
     Launch Clock:-          3.136
        Data Path:-          1.021
            Slack:=          1.721
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.130       -    3.136  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.273   0.749    4.157  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B       R     AND2X4          1  0.208   0.001       -    4.157  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.117      -    5.878  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      A       R     AND2X4         36  0.099   0.016      -    5.878  
#-------------------------------------------------------------------------------------------------------------------------
Path 30: MET (1.735 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.681 (P)          0.537 (P)
          Arrival:=          5.881              3.137
 
Clock Gating Setup:-         0.000
    Required Time:=          5.881
     Launch Clock:-          3.137
        Data Path:-          1.009
            Slack:=          1.735
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                                 (ns)    (ns)   Given     (ns)  
#                                                                                                                   To           
#                                                                                                                Start           
#                                                                                                                Point           
#------------------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                                    -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP             2  0.135   0.406       -    3.006  
  CLK_I                                                  -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    F     BUX20          37  0.120   0.131       -    3.137  
  CLK_I__L1_N1                                           -      -       -     (net)          37      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.096   0.220   0.789    4.146  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B       R     AND2X4          1  0.145   0.000       -    4.146  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                             (ns)    (ns)  Given     (ns)  
#                                                                                                              To           
#                                                                                                           Start           
#                                                                                                           Point           
#-------------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                                -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                              -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.118   0.120      -    5.881  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      A       R     AND2X4         36  0.099   0.018      -    5.881  
#-------------------------------------------------------------------------------------------------------------------------
Path 31: MET (1.965 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.667 (P)          0.529 (P)
          Arrival:=          5.867              3.129
 
Clock Gating Setup:-         0.000
    Required Time:=          5.867
     Launch Clock:-          3.129
        Data Path:-          0.773
            Slack:=          1.965
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.120   0.125       -    3.129  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.090   0.201   0.572    3.902  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X2          1  0.111   0.000       -    3.902  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.118   0.105      -    5.867  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X2         36  0.095   0.004      -    5.867  
#----------------------------------------------------------------------------------------------------------------
Path 32: MET (2.048 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.673 (P)          0.529 (P)
          Arrival:=          5.873              3.129
 
Clock Gating Setup:-         0.000
    Required Time:=          5.873
     Launch Clock:-          3.129
        Data Path:-          0.696
            Slack:=          2.048
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.120   0.125       -    3.129  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.288   0.408    3.825  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B       F     AND2X4          1  0.151   0.001       -    3.825  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.118   0.111      -    5.873  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X4         36  0.097   0.010      -    5.873  
#----------------------------------------------------------------------------------------------------------------
Path 33: MET (2.136 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.672 (P)          0.531 (P)
          Arrival:=          5.872              3.131
 
Clock Gating Setup:-         0.000
    Required Time:=          5.872
     Launch Clock:-          3.131
        Data Path:-          0.606
            Slack:=          2.136
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.120   0.127       -    3.131  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.266   0.340    3.737  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B       F     AND2X4          1  0.125   0.000       -    3.737  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.118   0.111      -    5.872  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X4         36  0.096   0.010      -    5.872  
#----------------------------------------------------------------------------------------------------------------
Path 34: MET (2.141 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.672 (P)          0.530 (P)
          Arrival:=          5.872              3.130
 
Clock Gating Setup:-         0.000
    Required Time:=          5.872
     Launch Clock:-          3.130
        Data Path:-          0.601
            Slack:=          2.141
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.120   0.126       -    3.130  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.261   0.340    3.731  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B       F     AND2X4          1  0.124   0.000       -    3.731  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.118   0.111      -    5.872  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X4         36  0.096   0.010      -    5.872  
#----------------------------------------------------------------------------------------------------------------
Path 35: MET (2.161 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.673 (P)          0.529 (P)
          Arrival:=          5.873              3.129
 
Clock Gating Setup:-         0.000
    Required Time:=          5.873
     Launch Clock:-          3.129
        Data Path:-          0.583
            Slack:=          2.161
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                        (ns)    (ns)   Given     (ns)  
#                                                                                                          To           
#                                                                                                       Start           
#                                                                                                       Point           
#---------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000       -    2.600  
  CLK                                           -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP             2  0.135   0.404       -    3.004  
  CLK_I                                         -      -       -     (net)           2      -       -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    F     BUX20          36  0.120   0.125       -    3.129  
  CLK_I__L1_N0                                  -      -       -     (net)          36      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q    F     DLLQX1          1  0.090   0.294   0.289    3.712  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B       F     AND2X4          1  0.158   0.001       -    3.712  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                    (ns)    (ns)  Given     (ns)  
#                                                                                                     To           
#                                                                                                  Start           
#                                                                                                  Point           
#----------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000      -    5.200  
  CLK                                       -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP             2  0.200   0.561      -    5.761  
  CLK_I                                     -      -       -     (net)           2      -       -      -        -  
  CLK_I__L1_I0/Q                            -      A->Q    R     BUX20          36  0.118   0.111      -    5.873  
  CLK_I__L1_N0                              -      -       -     (net)          36      -       -      -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X4         36  0.097   0.010      -    5.873  
#----------------------------------------------------------------------------------------------------------------
Path 36: MET (2.426 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.672 (P)          0.531 (P)
          Arrival:=          5.872              3.131
 
Clock Gating Setup:-         0.000
    Required Time:=          5.872
     Launch Clock:-          3.131
        Data Path:-          0.316
            Slack:=          2.426
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP             2  0.135   0.405    3.005  
  CLK_I                                -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    F     BUX20          36  0.120   0.126    3.131  
  CLK_I__L1_N0                         -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.090   0.316    3.447  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.108   0.000    3.447  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    5.200  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP             2  0.200   0.561    5.761  
  CLK_I                            -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                   -      A->Q    R     BUX20          36  0.118   0.111    5.872  
  CLK_I__L1_N0                     -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         36  0.096   0.010    5.872  
#------------------------------------------------------------------------------------------------

