#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00ddd078 .scope module, "ALUControl_t" "ALUControl_t" 2 1;
 .timescale 0 0;
v00e15660_0 .var "address", 31 0;
v00e156b8_0 .var "clk", 0 0;
S_00f0d168 .scope module, "process" "processorinput" 2 19, 3 1 0, S_00ddd078;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 1 "clk"
v00e155b0_0 .net "ALUCon", 3 0, v00dd04e8_0;  1 drivers
v00e15ad8_0 .net "address", 31 0, v00e15660_0;  1 drivers
v00e15240_0 .net "aluop", 1 0, v00dd08b0_0;  1 drivers
v00e15920_0 .net "alusrc", 0 0, v00dd0490_0;  1 drivers
v00e153f8_0 .net "branch_eq", 0 0, v00dd0800_0;  1 drivers
v00e15768_0 .net "branch_ne", 0 0, v00dd0908_0;  1 drivers
v00e15558_0 .net "clk", 0 0, v00e156b8_0;  1 drivers
v00e15190_0 .net "data1", 31 0, v00e16000_0;  1 drivers
v00e15b30_0 .net "data2", 31 0, v00e15be0_0;  1 drivers
v00e15450_0 .net "instruction", 31 0, L_00dd9410;  1 drivers
v00e157c0_0 .var "memData", 31 0;
v00e15088_0 .net "memread", 0 0, v00dd0960_0;  1 drivers
v00e15a28_0 .net "memtoreg", 0 0, v00dd09b8_0;  1 drivers
v00e15138_0 .net "memwrite", 0 0, v00dd0330_0;  1 drivers
v00e154a8_0 .net "outALU", 31 0, v00dd0648_0;  1 drivers
v00e150e0_0 .net "regdst", 0 0, v00e15b88_0;  1 drivers
v00e151e8_0 .net "regwrite", 0 0, v00e15d98_0;  1 drivers
v00e15608_0 .net "zero", 0 0, v00dd02d8_0;  1 drivers
E_00dd0e08 .event posedge, v00e15558_0;
L_00e16ec8 .part L_00dd9410, 26, 6;
L_00e16d10 .part L_00dd9410, 21, 5;
L_00e171e0 .part L_00dd9410, 16, 5;
L_00e16e70 .part L_00dd9410, 11, 5;
L_00e16b00 .part L_00dd9410, 0, 6;
S_00f0d238 .scope module, "alu" "ALU" 3 27, 4 1 0, S_00f0d168;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCon"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
v00dd0388_0 .net "ALUCon", 3 0, v00dd04e8_0;  alias, 1 drivers
v00dd06f8_0 .net "a", 31 0, v00e16000_0;  alias, 1 drivers
v00dd05f0_0 .net "b", 31 0, v00e15be0_0;  alias, 1 drivers
v00dd0648_0 .var "out", 31 0;
v00dd02d8_0 .var "zero", 0 0;
E_00dd0fc0 .event edge, v00dd0648_0;
E_00dd0bd8 .event edge, v00dd0388_0, v00dd06f8_0, v00dd05f0_0;
S_00ddfe90 .scope module, "aluControl" "ALUControl" 3 26, 5 1 0, S_00f0d168;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 4 "ALUCon"
v00dd04e8_0 .var "ALUCon", 3 0;
v00dd0750_0 .net "ALUOp", 1 0, v00dd08b0_0;  alias, 1 drivers
v00dd06a0_0 .net "funct", 5 0, L_00e16b00;  1 drivers
E_00dd0b10 .event edge, v00dd0750_0, v00dd06a0_0;
S_00ddff60 .scope module, "control" "controlUnit" 3 24, 6 19 0, S_00f0d168;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
v00dd08b0_0 .var "aluop", 1 0;
v00dd0490_0 .var "alusrc", 0 0;
v00dd0800_0 .var "branch_eq", 0 0;
v00dd0908_0 .var "branch_ne", 0 0;
v00dd0960_0 .var "memread", 0 0;
v00dd09b8_0 .var "memtoreg", 0 0;
v00dd0330_0 .var "memwrite", 0 0;
v00dd0438_0 .net "opcode", 5 0, L_00e16ec8;  1 drivers
v00e15b88_0 .var "regdst", 0 0;
v00e15d98_0 .var "regwrite", 0 0;
E_00dd0ea8 .event edge, v00dd0438_0;
S_00f0ecb8 .scope module, "inst" "instructionmemory" 3 23, 7 1 0, S_00f0d168;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_00dd9410 .functor BUFZ 32, L_00e16fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00e15df0_0 .net *"_s0", 31 0, L_00e16fd0;  1 drivers
v00e15f50_0 .net *"_s2", 31 0, L_00e16c08;  1 drivers
v00e15ce8_0 .net *"_s4", 27 0, L_00e16f20;  1 drivers
L_00e17878 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00e15e48_0 .net *"_s6", 3 0, L_00e17878;  1 drivers
v00e15d40_0 .net "address", 31 0, v00e15660_0;  alias, 1 drivers
v00e15c38_0 .var/i "i", 31 0;
v00e15fa8_0 .net "instruction", 31 0, L_00dd9410;  alias, 1 drivers
v00e15ea0 .array "memory", 0 511, 31 0;
L_00e16fd0 .array/port v00e15ea0, L_00e16c08;
L_00e16f20 .part v00e15660_0, 4, 28;
L_00e16c08 .concat [ 28 4 0 0], L_00e16f20, L_00e17878;
S_00f0ed88 .scope module, "regis" "register" 3 25, 8 2 0, S_00f0d168;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read1"
    .port_info 1 /INPUT 5 "read2"
    .port_info 2 /INPUT 5 "reg_write"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /OUTPUT 32 "data1"
    .port_info 6 /OUTPUT 32 "data2"
v00e16000_0 .var "data1", 31 0;
v00e15be0_0 .var "data2", 31 0;
v00e15c90_0 .net "read1", 4 0, L_00e16d10;  1 drivers
v00e15ef8_0 .net "read2", 4 0, L_00e171e0;  1 drivers
v00e152f0_0 .net "reg_write", 4 0, L_00e16e70;  1 drivers
v00e158c8 .array "register", 0 31, 31 0;
v00e15500_0 .net "wdata", 31 0, v00e157c0_0;  1 drivers
v00e153a0_0 .net "write", 0 0, v00e15d98_0;  alias, 1 drivers
E_00dd0e30 .event edge, v00e15d98_0, v00e152f0_0, v00e15500_0;
E_00dd0ed0/0 .event edge, v00e15ef8_0, v00e152f0_0, v00e15d98_0, v00e15500_0;
v00e158c8_0 .array/port v00e158c8, 0;
v00e158c8_1 .array/port v00e158c8, 1;
v00e158c8_2 .array/port v00e158c8, 2;
v00e158c8_3 .array/port v00e158c8, 3;
E_00dd0ed0/1 .event edge, v00e158c8_0, v00e158c8_1, v00e158c8_2, v00e158c8_3;
v00e158c8_4 .array/port v00e158c8, 4;
v00e158c8_5 .array/port v00e158c8, 5;
v00e158c8_6 .array/port v00e158c8, 6;
v00e158c8_7 .array/port v00e158c8, 7;
E_00dd0ed0/2 .event edge, v00e158c8_4, v00e158c8_5, v00e158c8_6, v00e158c8_7;
v00e158c8_8 .array/port v00e158c8, 8;
v00e158c8_9 .array/port v00e158c8, 9;
v00e158c8_10 .array/port v00e158c8, 10;
v00e158c8_11 .array/port v00e158c8, 11;
E_00dd0ed0/3 .event edge, v00e158c8_8, v00e158c8_9, v00e158c8_10, v00e158c8_11;
v00e158c8_12 .array/port v00e158c8, 12;
v00e158c8_13 .array/port v00e158c8, 13;
v00e158c8_14 .array/port v00e158c8, 14;
v00e158c8_15 .array/port v00e158c8, 15;
E_00dd0ed0/4 .event edge, v00e158c8_12, v00e158c8_13, v00e158c8_14, v00e158c8_15;
v00e158c8_16 .array/port v00e158c8, 16;
v00e158c8_17 .array/port v00e158c8, 17;
v00e158c8_18 .array/port v00e158c8, 18;
v00e158c8_19 .array/port v00e158c8, 19;
E_00dd0ed0/5 .event edge, v00e158c8_16, v00e158c8_17, v00e158c8_18, v00e158c8_19;
v00e158c8_20 .array/port v00e158c8, 20;
v00e158c8_21 .array/port v00e158c8, 21;
v00e158c8_22 .array/port v00e158c8, 22;
v00e158c8_23 .array/port v00e158c8, 23;
E_00dd0ed0/6 .event edge, v00e158c8_20, v00e158c8_21, v00e158c8_22, v00e158c8_23;
v00e158c8_24 .array/port v00e158c8, 24;
v00e158c8_25 .array/port v00e158c8, 25;
v00e158c8_26 .array/port v00e158c8, 26;
v00e158c8_27 .array/port v00e158c8, 27;
E_00dd0ed0/7 .event edge, v00e158c8_24, v00e158c8_25, v00e158c8_26, v00e158c8_27;
v00e158c8_28 .array/port v00e158c8, 28;
v00e158c8_29 .array/port v00e158c8, 29;
v00e158c8_30 .array/port v00e158c8, 30;
v00e158c8_31 .array/port v00e158c8, 31;
E_00dd0ed0/8 .event edge, v00e158c8_28, v00e158c8_29, v00e158c8_30, v00e158c8_31;
E_00dd0ed0 .event/or E_00dd0ed0/0, E_00dd0ed0/1, E_00dd0ed0/2, E_00dd0ed0/3, E_00dd0ed0/4, E_00dd0ed0/5, E_00dd0ed0/6, E_00dd0ed0/7, E_00dd0ed0/8;
E_00dd0b60/0 .event edge, v00e15c90_0, v00e152f0_0, v00e15d98_0, v00e15500_0;
E_00dd0b60/1 .event edge, v00e158c8_0, v00e158c8_1, v00e158c8_2, v00e158c8_3;
E_00dd0b60/2 .event edge, v00e158c8_4, v00e158c8_5, v00e158c8_6, v00e158c8_7;
E_00dd0b60/3 .event edge, v00e158c8_8, v00e158c8_9, v00e158c8_10, v00e158c8_11;
E_00dd0b60/4 .event edge, v00e158c8_12, v00e158c8_13, v00e158c8_14, v00e158c8_15;
E_00dd0b60/5 .event edge, v00e158c8_16, v00e158c8_17, v00e158c8_18, v00e158c8_19;
E_00dd0b60/6 .event edge, v00e158c8_20, v00e158c8_21, v00e158c8_22, v00e158c8_23;
E_00dd0b60/7 .event edge, v00e158c8_24, v00e158c8_25, v00e158c8_26, v00e158c8_27;
E_00dd0b60/8 .event edge, v00e158c8_28, v00e158c8_29, v00e158c8_30, v00e158c8_31;
E_00dd0b60 .event/or E_00dd0b60/0, E_00dd0b60/1, E_00dd0b60/2, E_00dd0b60/3, E_00dd0b60/4, E_00dd0b60/5, E_00dd0b60/6, E_00dd0b60/7, E_00dd0b60/8;
S_00ddd148 .scope module, "dmem" "dmem" 9 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "readmode"
    .port_info 4 /INPUT 1 "writemode"
o00de484c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00e15710_0 .net "address", 31 0, o00de484c;  0 drivers
o00de4864 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00e15818_0 .net "dataIn", 31 0, o00de4864;  0 drivers
v00e15298_0 .var "dataOut", 31 0;
v00e15870 .array "memory", 0 511, 31 0;
o00de4894 .functor BUFZ 1, C4<z>; HiZ drive
v00e159d0_0 .net "readmode", 0 0, o00de4894;  0 drivers
o00de48ac .functor BUFZ 1, C4<z>; HiZ drive
v00e15348_0 .net "writemode", 0 0, o00de48ac;  0 drivers
E_00dd0d40 .event edge, v00e15348_0, v00e159d0_0;
S_00ddbcf8 .scope module, "mux32" "mux32" 10 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in0"
    .port_info 2 /INPUT 32 "in1"
    .port_info 3 /INPUT 1 "sel"
o00de493c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00e15978_0 .net "in0", 31 0, o00de493c;  0 drivers
o00de4954 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00e15a80_0 .net "in1", 31 0, o00de4954;  0 drivers
v00e16d68_0 .var "out", 31 0;
o00de4984 .functor BUFZ 1, C4<z>; HiZ drive
v00e16dc0_0 .net "sel", 0 0, o00de4984;  0 drivers
E_00dd0de0 .event edge, v00e15a80_0, v00e15978_0, v00e16dc0_0;
S_00ddbdc8 .scope module, "shift" "shift" 11 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "out"
    .port_info 1 /INPUT 6 "in"
P_00f0a9a0 .param/l "inWidth" 0 11 2, +C4<00000000000000000000000000000110>;
P_00f0a9c0 .param/l "outWidth" 0 11 3, +C4<00000000000000000000000000000110>;
P_00f0a9e0 .param/l "shiftAmount" 0 11 4, +C4<00000000000000000000000000000010>;
o00de49fc .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00e170d8_0 .net "in", 5 0, o00de49fc;  0 drivers
v00e17130_0 .net "out", 5 0, L_00e16e18;  1 drivers
v00e16898_0 .var "temp", 7 0;
E_00dd0f48 .event edge, v00e170d8_0;
L_00e16e18 .part v00e16898_0, 0, 6;
    .scope S_00f0ecb8;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00e15c38_0, 0, 32;
T_0.0 ;
    %load/vec4 v00e15c38_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00e15c38_0;
    %store/vec4a v00e15ea0, 4, 0;
    %load/vec4 v00e15c38_0;
    %addi 1, 0, 32;
    %store/vec4 v00e15c38_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00e15ea0, 4, 0;
    %end;
    .thread T_0;
    .scope S_00ddff60;
T_1 ;
    %wait E_00dd0ea8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00dd08b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd0490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd0800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd0908_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd0960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd09b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd0330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00e15b88_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00e15d98_0, 0;
    %load/vec4 v00dd0438_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00e15b88_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd09b8_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0490_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00e15b88_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0490_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00e15d98_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00e15d98_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00dd08b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd0908_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00e15d98_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00f0ed88;
T_2 ;
    %wait E_00dd0b60;
    %load/vec4 v00e15c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00e16000_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00e15c90_0;
    %load/vec4 v00e152f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00e153a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00e15500_0;
    %store/vec4 v00e16000_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00e15c90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00e158c8, 4;
    %store/vec4 v00e16000_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00f0ed88;
T_3 ;
    %wait E_00dd0ed0;
    %load/vec4 v00e15ef8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00e15be0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00e15ef8_0;
    %load/vec4 v00e152f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00e153a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00e15500_0;
    %store/vec4 v00e15be0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00e15ef8_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00e158c8, 4;
    %store/vec4 v00e15be0_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00f0ed88;
T_4 ;
    %wait E_00dd0e30;
    %load/vec4 v00e153a0_0;
    %load/vec4 v00e152f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00e15500_0;
    %load/vec4 v00e152f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00e158c8, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00ddfe90;
T_5 ;
    %wait E_00dd0b10;
    %load/vec4 v00dd0750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00dd06a0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v00dd06a0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v00dd06a0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00dd06a0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v00dd06a0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00dd04e8_0, 0;
T_5.14 ;
T_5.12 ;
T_5.10 ;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00f0d238;
T_6 ;
    %wait E_00dd0bd8;
    %load/vec4 v00dd0388_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v00dd06f8_0;
    %load/vec4 v00dd05f0_0;
    %add;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v00dd06f8_0;
    %load/vec4 v00dd05f0_0;
    %sub;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00dd06f8_0;
    %load/vec4 v00dd05f0_0;
    %or;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00dd06f8_0;
    %load/vec4 v00dd05f0_0;
    %and;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v00dd06f8_0;
    %load/vec4 v00dd05f0_0;
    %cmp/u;
    %jmp/0xz  T_6.7, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00dd0648_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00dd0648_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00f0d238;
T_7 ;
    %wait E_00dd0fc0;
    %load/vec4 v00dd0648_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00dd02d8_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00dd02d8_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00f0d168;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00e157c0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00f0d168;
T_9 ;
    %wait E_00dd0e08;
    %jmp T_9;
    .thread T_9;
    .scope S_00ddd078;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00e15660_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00ddd078;
T_11 ;
    %delay 10, 0;
    %load/vec4 v00e156b8_0;
    %inv;
    %store/vec4 v00e156b8_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00ddd148;
T_12 ;
    %wait E_00dd0d40;
    %load/vec4 v00e15348_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00e15818_0;
    %ix/getv 4, v00e15710_0;
    %store/vec4a v00e15870, 4, 0;
T_12.0 ;
    %load/vec4 v00e159d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v00e15710_0;
    %load/vec4a v00e15870, 4;
    %store/vec4 v00e15298_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00ddbcf8;
T_13 ;
    %wait E_00dd0de0;
    %load/vec4 v00e16dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00e15978_0;
    %store/vec4 v00e16d68_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00e15a80_0;
    %store/vec4 v00e16d68_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00ddbdc8;
T_14 ;
    %wait E_00dd0f48;
    %load/vec4 v00e170d8_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v00e16898_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "topmodule_t.v";
    "topmodule.v";
    "./ALU/ALU.v";
    "./ALUcontrol/ALUcontrol.v";
    "./cUnit/cUnit.v";
    "./imem/imem.v";
    "./register/register.v";
    "./dmem/dmem.v";
    "./mux/mux32b.v";
    "./shift/shiftL2.v";
