WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500132 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000132 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250133 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13170699 heartbeat IPC: 1.224 cumulative IPC: 0.7225 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_69.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 27211512 heartbeat IPC: 0.7122 cumulative IPC: 0.7156 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 42263713 heartbeat IPC: 0.6644 cumulative IPC: 0.6942 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 56273978 heartbeat IPC: 0.7138 cumulative IPC: 0.6997 (Simulation time: 00 hr 04 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_69.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 70240879 heartbeat IPC: 0.716 cumulative IPC: 0.7032 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 84279030 heartbeat IPC: 0.7123 cumulative IPC: 0.7049 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 99285829 heartbeat IPC: 0.6664 cumulative IPC: 0.6987 (Simulation time: 00 hr 07 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_69.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 113455565 heartbeat IPC: 0.7057 cumulative IPC: 0.6996 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 127372578 heartbeat IPC: 0.7185 cumulative IPC: 0.7018 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 142330122 heartbeat IPC: 0.6686 cumulative IPC: 0.6981 (Simulation time: 00 hr 10 min 00 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_69.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 143092775 cumulative IPC: 0.6988 (Simulation time: 00 hr 10 min 29 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 143092775 cumulative IPC: 0.6988 (Simulation time: 00 hr 10 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_69.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6988 instructions: 100000002 cycles: 143092775
CPU 0 Branch Prediction Accuracy: 82.1% MPKI: 32.27 Average ROB Occupancy at Mispredict: 15.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.775
BRANCH_INDIRECT: 17.5
BRANCH_CONDITIONAL: 10.8
BRANCH_DIRECT_CALL: 1.46
BRANCH_INDIRECT_CALL: 0.663
BRANCH_RETURN: 1.13

LLC TOTAL        ACCESS:    2382348 HIT:    2150995 MISS:     231353
LLC LOAD         ACCESS:    1768733 HIT:    1614571 MISS:     154162
LLC RFO          ACCESS:     105579 HIT:      79214 MISS:      26365
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     298398 HIT:     298168 MISS:        230
LLC TRANSLATION  ACCESS:     209638 HIT:     159042 MISS:      50596
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 158.6 cycles
cpu0_DTLB TOTAL        ACCESS:   22455535 HIT:   20921849 MISS:    1533686
cpu0_DTLB LOAD         ACCESS:   22455535 HIT:   20921849 MISS:    1533686
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.41 cycles
cpu0_ITLB TOTAL        ACCESS:    9266618 HIT:    8471747 MISS:     794871
cpu0_ITLB LOAD         ACCESS:    9266618 HIT:    8471747 MISS:     794871
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.708 cycles
cpu0_L1D TOTAL        ACCESS:   27567579 HIT:   25401918 MISS:    2165661
cpu0_L1D LOAD         ACCESS:   17164788 HIT:   15695277 MISS:    1469511
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10122203 HIT:    9674866 MISS:     447337
cpu0_L1D TRANSLATION  ACCESS:     280588 HIT:      31775 MISS:     248813
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.22 cycles
cpu0_L1I TOTAL        ACCESS:   10409643 HIT:    7087207 MISS:    3322436
cpu0_L1I LOAD         ACCESS:   10409643 HIT:    7087207 MISS:    3322436
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.97 cycles
cpu0_L2C TOTAL        ACCESS:    4560972 HIT:    2474492 MISS:    2086480
cpu0_L2C LOAD         ACCESS:    3631463 HIT:    1862731 MISS:    1768732
cpu0_L2C RFO          ACCESS:     181101 HIT:      75522 MISS:     105579
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     500633 HIT:     498102 MISS:       2531
cpu0_L2C TRANSLATION  ACCESS:     247775 HIT:      38137 MISS:     209638
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.68 cycles
cpu0_STLB TOTAL        ACCESS:    1582448 HIT:    1356143 MISS:     226305
cpu0_STLB LOAD         ACCESS:    1582448 HIT:    1356143 MISS:     226305
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 77.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      41276
  ROW_BUFFER_MISS:     189831
 AVG DBUS CONGESTED CYCLE: 3.908
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      21805
  FULL:      86836
