0.6
2019.1
May 24 2019
15:06:07
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sim_1/new/tb_mult.v,1571105677,verilog,,,,tb_mult,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sim_1/new/tb_multiplier.v,1571089833,verilog,,,,tb_multiplier,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/and_gate.v,1570469079,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/carry_lookaheadRevB.v,,and_gate,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/bcd_to_7seg.v,1571086023,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/carry_lookaheadRevB.v,,bcd_to_7seg,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/carry_lookaheadRevB.v,1570417076,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/cla8bit.v,,carry_lookaheadrevB,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/cla8bit.v,1570438219,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/fourbitadder.v,,cla8bit,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/clk_gen1.v,1571082398,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/flop.v,,clk_gen1,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/flop.v,1571016455,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/fourbitadder.v,,flop,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/flop8.v,1571015706,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/fourbitadder.v,,flop8,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/fourbitadder.v,1570417245,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/half_adder.v,,fourbitadder,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/half_adder.v,1570417183,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/shift_and_zero.v,,half_adder,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/led_mux.v,1571086291,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/mult_fpga.v,,led_mux,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/mult_fpga.v,1571089374,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/pipeline_mult.v,,fourbit_fpga,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/pipeline.v,1570950220,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/shift_and_zero.v,,pipeline,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/pipeline_mult.v,1571072320,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/shift_and_zero.v,,pipeline_mult,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/shift_and_zero.v,1570474918,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/unsigned_int_multiplier.v,,shift_and_zero,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/unsigned_int_multiplier.v,1570468537,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/xor_gate.v,,unsigned_int_multiplier,,,,,,,,
C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sources_1/new/xor_gate.v,1570417004,verilog,,C:/Vivado/unsignedmultiplierLab4Part1/unsignedmultiplierLab4Part1.srcs/sim_1/new/tb_mult.v,,xor_gate,,,,,,,,
