
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../PARSEC/parsec_2.1.blackscholes.simlarge.prebuilt.drop_3000M.length_250M.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3083104 heartbeat IPC: 3.24348 cumulative IPC: 3.24348 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 6166117 heartbeat IPC: 3.24358 cumulative IPC: 3.24353 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9249489 heartbeat IPC: 3.2432 cumulative IPC: 3.24342 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 12332276 heartbeat IPC: 3.24382 cumulative IPC: 3.24352 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 15414760 heartbeat IPC: 3.24414 cumulative IPC: 3.24364 (Simulation time: 0 hr 1 min 3 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 15414760 (Simulation time: 0 hr 1 min 3 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 31340203 heartbeat IPC: 0.627926 cumulative IPC: 0.627926 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 47248010 heartbeat IPC: 0.628622 cumulative IPC: 0.628274 (Simulation time: 0 hr 1 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 63167677 heartbeat IPC: 0.628154 cumulative IPC: 0.628234 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 79095172 heartbeat IPC: 0.627845 cumulative IPC: 0.628137 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 95011077 heartbeat IPC: 0.628302 cumulative IPC: 0.62817 (Simulation time: 0 hr 2 min 16 sec) 
Finished CPU 0 instructions: 50000000 cycles: 79596317 cumulative IPC: 0.62817 (Simulation time: 0 hr 2 min 16 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.62817 instructions: 50000000 cycles: 79596317
ITLB TOTAL     ACCESS:    7287498  HIT:    7287498  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    7287498  HIT:    7287498  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    8776397	FORWARD:          0	MERGED:    1488899	TO_CACHE:    7287498

DTLB TOTAL     ACCESS:    9071435  HIT:    8859298  MISS:     212137  HIT %:    97.6615  MISS %:    2.33852   MPKI: 4.24274
DTLB LOAD TRANSLATION ACCESS:    9071435  HIT:    8859298  MISS:     212137  HIT %:    97.6615  MISS %:    2.33852   MPKI: 4.24274
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.13694 cycles
DTLB RQ	ACCESS:   11350010	FORWARD:          0	MERGED:    2272047	TO_CACHE:    9077963

STLB TOTAL     ACCESS:    3956979  HIT:    3956979  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB LOAD TRANSLATION ACCESS:     212137  HIT:     212137  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    3744842  HIT:    3744842  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: -nan cycles
STLB RQ	ACCESS:    4250932	FORWARD:          0	MERGED:     293954	TO_CACHE:    3956978

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   15388800  HIT:   15354699  MISS:      34101  HIT %:    99.7784  MISS %:   0.221596   MPKI: 0.68202
L1D LOAD      ACCESS:    7373687  HIT:    7344489  MISS:      29198  HIT %:     99.604  MISS %:   0.395976   MPKI: 0.58396
L1D RFO       ACCESS:    3976317  HIT:    3971459  MISS:       4858  HIT %:    99.8778  MISS %:   0.122173   MPKI: 0.09716
L1D PREFETCH  ACCESS:    4038796  HIT:    4038751  MISS:         45  HIT %:    99.9989  MISS %: 0.00111419   MPKI: 0.0009
AGUS PREFETCH L1 MISS: 0
L1D PREFETCH  REQUESTED:   24365849  ISSUED:   24365849  USEFUL:          0  USELESS:         44
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:         45  ACCURACY: 0
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 45 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 45.3554 cycles
L1D RQ	ACCESS:    9904371	FORWARD:          0	MERGED:    2446329	TO_CACHE:    7373692
L1D WQ	ACCESS:    3986104	FORWARD:      84350	MERGED:       9786	TO_CACHE:    3976318
L1D PQ	ACCESS:   20327054	FORWARD:          0	MERGED:   16288259	TO_CACHE:    4038795

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 39999504
L1D ROI Sum of L1D PQ occupancy: 52365942
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8776395  HIT:    8776395  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    8776395  HIT:    8776395  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   12808908	FORWARD:          0	MERGED:    4032511	TO_CACHE:    8776397

BTB TOTAL     ACCESS:    2652244  HIT:    2343245  MISS:     308999  HIT %:    88.3495  MISS %:    11.6505   MPKI: 6.17998
BTB BRANCH_DIRECT_JUMP	ACCESS:     644526  HIT:     644521  MISS:          5
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:     764348  HIT:     764336  MISS:         12
BTB BRANCH_DIRECT_CALL	ACCESS:     621685  HIT:     621676  MISS:          9
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:     621685  HIT:     312712  MISS:     308973
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:      38959  HIT:       4952  MISS:      34007  HIT %:    12.7108  MISS %:    87.2892   MPKI: 0.68014
L2C LOAD      ACCESS:      29198  HIT:         49  MISS:      29149  HIT %:    0.16782  MISS %:    99.8322   MPKI: 0.58298
L2C DATA LOAD MPKI: 0.58298
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       4858  HIT:          0  MISS:       4858  HIT %:          0  MISS %:        100   MPKI: 0.09716
L2C PREFETCH  ACCESS:         45  HIT:         45  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 0
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:       4858  HIT:       4858  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          4
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 30 cycles
L2C RQ	ACCESS:      34056	FORWARD:          0	MERGED:          0	TO_CACHE:      34056
L2C WQ	ACCESS:       4858	FORWARD:          0	MERGED:          0	TO_CACHE:       4858
L2C PQ	ACCESS:         45	FORWARD:          0	MERGED:          0	TO_CACHE:         45

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 33991
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 5
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 11
L2C Dense regions hint from L2: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:      38830  HIT:      38830  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD      ACCESS:      29149  HIT:      29149  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC RFO       ACCESS:       4858  HIT:       4858  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC WRITEBACK ACCESS:       4823  HIT:       4823  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: -nan cycles
LLC RQ	ACCESS:      34007	FORWARD:          0	MERGED:          0	TO_CACHE:      34007
LLC WQ	ACCESS:       4823	FORWARD:          0	MERGED:          0	TO_CACHE:       4823

LLC Dense regions hint to LLC: 0

RAW hits: 497767
Loads Generated: 10402138
Loads sent to L1D: 9904371
Stores Generated: 3986106
Stores sent to L1D: 3986104
Major fault: 0 Minor fault: 486
Allocated PAGES: 486
CPU 0 L1D IP-based stride prefetcher final stats
Degree: 5

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 79596318
0banks busy for write cycles: 0
1banks busy for read cycles: 0
1banks busy for write cycles: 0
2banks busy for read cycles: 0
2banks busy for write cycles: 0
3banks busy for read cycles: 0
3banks busy for write cycles: 0
4banks busy for read cycles: 0
4banks busy for write cycles: 0
5banks busy for read cycles: 0
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 97.2686% MPKI: 2.67976 Average ROB Occupancy at Mispredict: 25.8133
Branch types
NOT_BRANCH: 45094117 90.1882%
BRANCH_DIRECT_JUMP: 644526 1.28905%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3017663 6.03533%
BRANCH_DIRECT_CALL: 621685 1.24337%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 621685 1.24337%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 486
