Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  6 14:21:00 2024
| Host         : DESKTOP-BSI61R4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock1/outsignal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock2/outsignal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  161          inf        0.000                      0                  161           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MinSecCount/sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 4.669ns (48.690%)  route 4.921ns (51.310%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[0]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[0]/Q
                         net (fo=21, routed)          1.810     2.266    MinSecCount/sec[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I1_O)        0.124     2.390 r  MinSecCount/CB_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     2.390    MinSecCount/CB_OBUF_inst_i_4_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.241     2.631 r  MinSecCount/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.631    MinSecCount/CB_OBUF_inst_i_2_n_0
    SLICE_X2Y87          MUXF8 (Prop_muxf8_I0_O)      0.098     2.729 r  MinSecCount/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.111     5.840    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.750     9.590 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     9.590    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/min_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 4.281ns (45.566%)  route 5.114ns (54.434%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  MinSecCount/min_reg[0]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/min_reg[0]/Q
                         net (fo=15, routed)          1.519     1.975    MinSecCount/min[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  MinSecCount/CA_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.669     2.768    MinSecCount/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.124     2.892 r  MinSecCount/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.926     5.818    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.395 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     9.395    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.230ns  (logic 4.641ns (50.286%)  route 4.589ns (49.714%))
  Logic Levels:           5  (FDCE=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[4]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[4]/Q
                         net (fo=25, routed)          1.175     1.631    MinSecCount/sec[4]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.124     1.755 r  MinSecCount/CA_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     1.755    MinSecCount/CA_OBUF_inst_i_5_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     1.967 r  MinSecCount/CA_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.886     2.853    MinSecCount/CA_OBUF_inst_i_2_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I0_O)        0.299     3.152 r  MinSecCount/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.527     5.680    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.230 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.230    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.675ns (51.792%)  route 4.351ns (48.208%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[4]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[4]/Q
                         net (fo=25, routed)          1.664     2.120    MinSecCount/sec[4]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.244 r  MinSecCount/CF_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     2.244    MinSecCount/CF_OBUF_inst_i_4_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I0_O)      0.238     2.482 r  MinSecCount/CF_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.482    MinSecCount/CF_OBUF_inst_i_2_n_0
    SLICE_X1Y87          MUXF8 (Prop_muxf8_I0_O)      0.104     2.586 r  MinSecCount/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.687     5.273    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.753     9.026 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     9.026    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 4.648ns (54.000%)  route 3.959ns (46.000%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[4]/C
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[4]/Q
                         net (fo=25, routed)          1.664     2.120    MinSecCount/sec[4]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     2.244 r  MinSecCount/CE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     2.244    MinSecCount/CE_OBUF_inst_i_4_n_0
    SLICE_X0Y87          MUXF7 (Prop_muxf7_I0_O)      0.238     2.482 r  MinSecCount/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.482    MinSecCount/CE_OBUF_inst_i_2_n_0
    SLICE_X0Y87          MUXF8 (Prop_muxf8_I0_O)      0.104     2.586 r  MinSecCount/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.295     4.881    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.726     8.607 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.607    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.306ns  (logic 4.607ns (55.466%)  route 3.699ns (44.534%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[5]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[5]/Q
                         net (fo=25, routed)          1.585     2.041    MinSecCount/sec[5]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     2.165 r  MinSecCount/CC_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     2.165    MinSecCount/CC_OBUF_inst_i_4_n_0
    SLICE_X0Y89          MUXF7 (Prop_muxf7_I0_O)      0.238     2.403 r  MinSecCount/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.000     2.403    MinSecCount/CC_OBUF_inst_i_2_n_0
    SLICE_X0Y89          MUXF8 (Prop_muxf8_I0_O)      0.104     2.507 r  MinSecCount/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114     4.621    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.685     8.306 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.306    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MinSecCount/sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.241ns (51.137%)  route 4.053ns (48.863%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  MinSecCount/sec_reg[5]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MinSecCount/sec_reg[5]/Q
                         net (fo=25, routed)          1.390     1.846    MinSecCount/sec[5]
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     1.970 r  MinSecCount/CG_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.794     2.764    MinSecCount/CG_OBUF_inst_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.888 r  MinSecCount/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.869     4.757    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.294 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.294    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upcounter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 4.368ns (53.581%)  route 3.784ns (46.419%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  upcounter/Q_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  upcounter/Q_reg[1]/Q
                         net (fo=17, routed)          1.305     1.761    upcounter/Q[1]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     1.913 r  upcounter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.479     4.392    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     8.152 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.152    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upcounter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.154ns (53.566%)  route 3.601ns (46.434%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  upcounter/Q_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  upcounter/Q_reg[1]/Q
                         net (fo=17, routed)          0.682     1.138    upcounter/Q[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.262 r  upcounter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.181    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.756 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.756    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 upcounter/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.346ns (56.177%)  route 3.390ns (43.823%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  upcounter/Q_reg[1]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  upcounter/Q_reg[1]/Q
                         net (fo=17, routed)          1.313     1.769    upcounter/Q[1]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     1.921 r  upcounter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.077     3.998    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.735 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.735    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  clock2/counter_reg[11]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[11]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[8]_i_1__0_n_4
    SLICE_X7Y83          FDRE                                         r  clock2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  clock2/counter_reg[15]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[15]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[12]_i_1__0_n_4
    SLICE_X7Y84          FDRE                                         r  clock2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE                         0.000     0.000 r  clock2/counter_reg[19]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[19]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[16]_i_1__0_n_4
    SLICE_X7Y85          FDRE                                         r  clock2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  clock2/counter_reg[23]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[23]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[20]_i_1__0_n_4
    SLICE_X7Y86          FDRE                                         r  clock2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  clock2/counter_reg[3]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[3]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[0]_i_2__0_n_4
    SLICE_X7Y81          FDRE                                         r  clock2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE                         0.000     0.000 r  clock2/counter_reg[7]/C
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    clock2/counter_reg[7]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock2/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock2/counter_reg[4]_i_1__0_n_4
    SLICE_X7Y82          FDRE                                         r  clock2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  clock2/counter_reg[10]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    clock2/counter_reg[10]
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  clock2/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.372    clock2/counter_reg[8]_i_1__0_n_5
    SLICE_X7Y83          FDRE                                         r  clock2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  clock2/counter_reg[14]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    clock2/counter_reg[14]
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  clock2/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.372    clock2/counter_reg[12]_i_1__0_n_5
    SLICE_X7Y84          FDRE                                         r  clock2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE                         0.000     0.000 r  clock2/counter_reg[18]/C
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[18]/Q
                         net (fo=2, routed)           0.120     0.261    clock2/counter_reg[18]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  clock2/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.372    clock2/counter_reg[16]_i_1__0_n_5
    SLICE_X7Y85          FDRE                                         r  clock2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  clock2/counter_reg[22]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock2/counter_reg[22]/Q
                         net (fo=2, routed)           0.120     0.261    clock2/counter_reg[22]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  clock2/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.372    clock2/counter_reg[20]_i_1__0_n_5
    SLICE_X7Y86          FDRE                                         r  clock2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------





