[{"name":"bus","qualifiedName":"bus","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"BusSubset","qualifiedName":"bus.BusSubset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A Module which gives access to a subset range of signals of the input.","enclosedBy":{"name":"bus","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus-library.html"}},{"name":"BusSubset","qualifiedName":"bus.BusSubset.BusSubset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/BusSubset.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Module that accesses a subset from bus which ranges\nfrom startIndex to endIndex (inclusive of both).\nWhen, bus has a width of '1', startIndex and endIndex are ignored\nin the generated SystemVerilog.","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"endIndex","qualifiedName":"bus.BusSubset.endIndex","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/endIndex.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"End index of the subset.","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"inlineVerilog","qualifiedName":"bus.BusSubset.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"original","qualifiedName":"bus.BusSubset.original","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/original.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The input to get a subset of.","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"startIndex","qualifiedName":"bus.BusSubset.startIndex","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/startIndex.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Start index of the subset.","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"subset","qualifiedName":"bus.BusSubset.subset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset/subset.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output, a subset of original.","enclosedBy":{"name":"BusSubset","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/BusSubset-class.html"}},{"name":"Swizzle","qualifiedName":"bus.Swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A Module that performs concatenation of signals into one bigger Logic.","enclosedBy":{"name":"bus","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus-library.html"}},{"name":"Swizzle","qualifiedName":"bus.Swizzle.Swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle/Swizzle.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Module which concatenates signals into one large out.","enclosedBy":{"name":"Swizzle","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle-class.html"}},{"name":"inlineVerilog","qualifiedName":"bus.Swizzle.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Swizzle","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle-class.html"}},{"name":"out","qualifiedName":"bus.Swizzle.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output port containing concatenated signals.","enclosedBy":{"name":"Swizzle","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_bus/Swizzle-class.html"}},{"name":"clkgen","qualifiedName":"clkgen","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"SimpleClockGenerator","qualifiedName":"clkgen.SimpleClockGenerator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A very simple clock generator.  Generates a non-synthesizable SystemVerilog\nrepresentation.","enclosedBy":{"name":"clkgen","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen-library.html"}},{"name":"SimpleClockGenerator","qualifiedName":"clkgen.SimpleClockGenerator.SimpleClockGenerator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator/SimpleClockGenerator.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a very simple clock generator.  Generates a non-synthesizable\nSystemVerilog representation.","enclosedBy":{"name":"SimpleClockGenerator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator-class.html"}},{"name":"clk","qualifiedName":"clkgen.SimpleClockGenerator.clk","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator/clk.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The generated clock.","enclosedBy":{"name":"SimpleClockGenerator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator-class.html"}},{"name":"clockPeriod","qualifiedName":"clkgen.SimpleClockGenerator.clockPeriod","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator/clockPeriod.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The number of time units between repetitions of this clock.","enclosedBy":{"name":"SimpleClockGenerator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator-class.html"}},{"name":"instantiationVerilog","qualifiedName":"clkgen.SimpleClockGenerator.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"SimpleClockGenerator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_clkgen/SimpleClockGenerator-class.html"}},{"name":"conditional","qualifiedName":"conditional","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":""},{"name":"Case","qualifiedName":"conditional.Case","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A block of CaseItems where only the one with a matching CaseItem.value\nis executed.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Case","qualifiedName":"conditional.Case.Case","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/Case.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Whenever an item in items matches expression, it will be executed.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"caseType","qualifiedName":"conditional.Case.caseType","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/caseType.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns the SystemVerilog keyword to represent this case block.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"conditionalType","qualifiedName":"conditional.Case.conditionalType","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/conditionalType.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The type of case block this is, for special attributes\n(e.g. ConditionalType.unique, ConditionalType.priority).","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"conditionals","qualifiedName":"conditional.Case.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists of all Conditionals directly contained within this Conditional\n(not including itself).","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"defaultItem","qualifiedName":"conditional.Case.defaultItem","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/defaultItem.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The default to execute when there was no match with any other CaseItems.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"drivers","qualifiedName":"conditional.Case.drivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/drivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all drivers, recursively including all sub-Conditionals drivers.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"execute","qualifiedName":"conditional.Case.execute","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/execute.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Executes the functionality of this Conditional and\npopulates drivenSignals with all Logics that were driven\nduring execution.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"expression","qualifiedName":"conditional.Case.expression","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/expression.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A logical signal to match against.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"isMatch","qualifiedName":"conditional.Case.isMatch","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/isMatch.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff value matches the expressions current value.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"items","qualifiedName":"conditional.Case.items","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/items.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An ordered collection of CaseItems to search through for a match\nto expression.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"receivers","qualifiedName":"conditional.Case.receivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/receivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all receivers, recursively including all sub-Conditionals\nreceivers.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"verilogContents","qualifiedName":"conditional.Case.verilogContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case/verilogContents.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Returns a String of SystemVerilog to be used in generated output.","enclosedBy":{"name":"Case","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Case-class.html"}},{"name":"CaseItem","qualifiedName":"conditional.CaseItem","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a single case within a Case block.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"CaseItem","qualifiedName":"conditional.CaseItem.CaseItem","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem/CaseItem.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Executes then when value matches.","enclosedBy":{"name":"CaseItem","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem-class.html"}},{"name":"then","qualifiedName":"conditional.CaseItem.then","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem/then.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A List of Conditionals to execute when value is matched.","enclosedBy":{"name":"CaseItem","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem-class.html"}},{"name":"toString","qualifiedName":"conditional.CaseItem.toString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"A string representation of this object.","enclosedBy":{"name":"CaseItem","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem-class.html"}},{"name":"value","qualifiedName":"conditional.CaseItem.value","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem/value.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The value to match against.","enclosedBy":{"name":"CaseItem","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseItem-class.html"}},{"name":"CaseZ","qualifiedName":"conditional.CaseZ","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A special version of Case which can do wildcard matching via z in\nthe expression.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"CaseZ","qualifiedName":"conditional.CaseZ.CaseZ","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ/CaseZ.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Whenever an item in items matches expression, it will be executed, but\nthe definition of matches allows for z to be a wildcard.","enclosedBy":{"name":"CaseZ","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ-class.html"}},{"name":"caseType","qualifiedName":"conditional.CaseZ.caseType","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ/caseType.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns the SystemVerilog keyword to represent this case block.","enclosedBy":{"name":"CaseZ","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ-class.html"}},{"name":"isMatch","qualifiedName":"conditional.CaseZ.isMatch","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ/isMatch.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Returns true iff value matches the expressions current value.","enclosedBy":{"name":"CaseZ","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/CaseZ-class.html"}},{"name":"Combinational","qualifiedName":"conditional.Combinational","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a block of combinational logic.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Combinational","qualifiedName":"conditional.Combinational.Combinational","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/Combinational.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a new Combinational which executes conditionals in order\nprocedurally.","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"alwaysVerilogStatement","qualifiedName":"conditional.Combinational.alwaysVerilogStatement","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/alwaysVerilogStatement.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"The \"always\" part of the always block when generating SystemVerilog.","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"assignOperator","qualifiedName":"conditional.Combinational.assignOperator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/assignOperator.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"The assignment operator to use when generating SystemVerilog.","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"conditionals","qualifiedName":"conditional.Combinational.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A List of the Conditionals to execute.","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"instantiationVerilog","qualifiedName":"conditional.Combinational.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"Combinational.ssa","qualifiedName":"conditional.Combinational.ssa","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational/Combinational.ssa.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a new Combinational where construct generates a list of\nConditionals which use the provided remapping function to enable\na \"static single-asssignment\" (SSA) form for procedural execution. The\nWikipedia article has a good explanation:\nhttps://en.wikipedia.org/wiki/Static_single-assignment_form","enclosedBy":{"name":"Combinational","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Combinational-class.html"}},{"name":"Conditional","qualifiedName":"conditional.Conditional","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents an some logical assignments or actions that will only happen\nunder certain conditions.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Conditional","qualifiedName":"conditional.Conditional.Conditional","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/Conditional.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"calcPadding","qualifiedName":"conditional.Conditional.calcPadding","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/calcPadding.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Calculates an amount of padding to provie at the beginning of each new\nline based on indent.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"conditionals","qualifiedName":"conditional.Conditional.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists of all Conditionals directly contained within this Conditional\n(not including itself).","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"driverInput","qualifiedName":"conditional.Conditional.driverInput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/driverInput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Gets the input port associated with driver.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"driverValue","qualifiedName":"conditional.Conditional.driverValue","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/driverValue.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Gets the value that should be used for execution for the input port\nassociated with driver.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"drivers","qualifiedName":"conditional.Conditional.drivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/drivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all drivers, recursively including all sub-Conditionals drivers.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"execute","qualifiedName":"conditional.Conditional.execute","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/execute.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Executes the functionality of this Conditional and\npopulates drivenSignals with all Logics that were driven\nduring execution.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"getConditionals","qualifiedName":"conditional.Conditional.getConditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/getConditionals.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Lists of all Conditionals directly contained within this Conditional\n(not including itself).","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"getDrivers","qualifiedName":"conditional.Conditional.getDrivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/getDrivers.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Lists all drivers, recursively including all sub-Conditionals drivers.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"getReceivers","qualifiedName":"conditional.Conditional.getReceivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/getReceivers.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Lists all receivers, recursively including all sub-Conditionals\nreceivers.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"receiverOutput","qualifiedName":"conditional.Conditional.receiverOutput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/receiverOutput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Gets the output port associated with receiver.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"receivers","qualifiedName":"conditional.Conditional.receivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/receivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all receivers, recursively including all sub-Conditionals\nreceivers.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"verilogContents","qualifiedName":"conditional.Conditional.verilogContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional/verilogContents.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a String of SystemVerilog to be used in generated output.","enclosedBy":{"name":"Conditional","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Conditional-class.html"}},{"name":"ConditionalAssign","qualifiedName":"conditional.ConditionalAssign","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An assignment that only happens under certain conditions.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"ConditionalAssign","qualifiedName":"conditional.ConditionalAssign.ConditionalAssign","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/ConditionalAssign.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Conditionally assigns receiver to the value of driver.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"conditionals","qualifiedName":"conditional.ConditionalAssign.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists of all Conditionals directly contained within this Conditional\n(not including itself).","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"driver","qualifiedName":"conditional.ConditionalAssign.driver","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/driver.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this assignment.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"drivers","qualifiedName":"conditional.ConditionalAssign.drivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/drivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all drivers, recursively including all sub-Conditionals drivers.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"execute","qualifiedName":"conditional.ConditionalAssign.execute","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/execute.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Executes the functionality of this Conditional and\npopulates drivenSignals with all Logics that were driven\nduring execution.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"receiver","qualifiedName":"conditional.ConditionalAssign.receiver","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/receiver.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The input to this assignment.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"receivers","qualifiedName":"conditional.ConditionalAssign.receivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/receivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all receivers, recursively including all sub-Conditionals\nreceivers.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"toString","qualifiedName":"conditional.ConditionalAssign.toString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"A string representation of this object.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"verilogContents","qualifiedName":"conditional.ConditionalAssign.verilogContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign/verilogContents.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Returns a String of SystemVerilog to be used in generated output.","enclosedBy":{"name":"ConditionalAssign","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalAssign-class.html"}},{"name":"ConditionalType","qualifiedName":"conditional.ConditionalType","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalType.html","type":"enum","overriddenDepth":0,"packageName":"rohd","desc":"Controls characteristics about Case blocks.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"ConditionalType","qualifiedName":"conditional.ConditionalType.ConditionalType","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalType/ConditionalType.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"ConditionalType","type":"enum","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalType.html"}},{"name":"values","qualifiedName":"conditional.ConditionalType.values","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalType/values-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"A constant List of the values in this enum, in order of their declaration.","enclosedBy":{"name":"ConditionalType","type":"enum","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ConditionalType.html"}},{"name":"Else","qualifiedName":"conditional.Else","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Else-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A conditional block to execute only if condition is satisified.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Else","qualifiedName":"conditional.Else.Else","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Else/Else.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If none of the proceding Iff or ElseIf are executed, then\nthen will be executed.","enclosedBy":{"name":"Else","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Else-class.html"}},{"name":"Else.s","qualifiedName":"conditional.Else.s","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Else/Else.s.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If none of the proceding Iff or ElseIf are executed, then\nthen will be executed.","enclosedBy":{"name":"Else","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Else-class.html"}},{"name":"ElseIf","qualifiedName":"conditional.ElseIf","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A conditional block to execute only if condition is satisified.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"ElseIf","qualifiedName":"conditional.ElseIf.ElseIf","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf/ElseIf.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If condition is 1, then then will be executed.","enclosedBy":{"name":"ElseIf","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf-class.html"}},{"name":"condition","qualifiedName":"conditional.ElseIf.condition","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf/condition.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A condition to match against to determine if then should be executed.","enclosedBy":{"name":"ElseIf","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf-class.html"}},{"name":"ElseIf.s","qualifiedName":"conditional.ElseIf.s","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf/ElseIf.s.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If condition is 1, then then will be executed.","enclosedBy":{"name":"ElseIf","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf-class.html"}},{"name":"then","qualifiedName":"conditional.ElseIf.then","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf/then.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The Conditionals to execute if condition is satisfied.","enclosedBy":{"name":"ElseIf","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/ElseIf-class.html"}},{"name":"FF","qualifiedName":"conditional.FF","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FF.html","type":"typedef","overriddenDepth":0,"packageName":"rohd","desc":"Deprecated: use Sequential instead.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"FlipFlop","qualifiedName":"conditional.FlipFlop","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a single flip-flop with no reset.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"FlipFlop","qualifiedName":"conditional.FlipFlop.FlipFlop","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop/FlipFlop.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a flip flop which is positive edge triggered on clk.","enclosedBy":{"name":"FlipFlop","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop-class.html"}},{"name":"instantiationVerilog","qualifiedName":"conditional.FlipFlop.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"FlipFlop","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop-class.html"}},{"name":"q","qualifiedName":"conditional.FlipFlop.q","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop/q.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of the flop.","enclosedBy":{"name":"FlipFlop","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/FlipFlop-class.html"}},{"name":"If","qualifiedName":"conditional.If","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a chain of blocks of code to be conditionally executed, like\nif/else if/else.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"If","qualifiedName":"conditional.If.If","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/If.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If condition is high, then then executes, otherwise orElse is\nexecuted.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"If.block","qualifiedName":"conditional.If.block","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/If.block.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Checks the conditions for iffs in order and executes the first one\nwhose condition is enabled.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"conditionals","qualifiedName":"conditional.If.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists of all Conditionals directly contained within this Conditional\n(not including itself).","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"drivers","qualifiedName":"conditional.If.drivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/drivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all drivers, recursively including all sub-Conditionals drivers.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"execute","qualifiedName":"conditional.If.execute","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/execute.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Executes the functionality of this Conditional and\npopulates drivenSignals with all Logics that were driven\nduring execution.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"iffs","qualifiedName":"conditional.If.iffs","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/iffs.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A set of conditional items to check against for execution, in order.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"receivers","qualifiedName":"conditional.If.receivers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/receivers.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Lists all receivers, recursively including all sub-Conditionals\nreceivers.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"If.s","qualifiedName":"conditional.If.s","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/If.s.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"If condition is high, then then is excutes,\notherwise orElse is executed.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"verilogContents","qualifiedName":"conditional.If.verilogContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If/verilogContents.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Returns a String of SystemVerilog to be used in generated output.","enclosedBy":{"name":"If","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/If-class.html"}},{"name":"IfBlock","qualifiedName":"conditional.IfBlock","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/IfBlock-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a chain of blocks of code to be conditionally executed, like\nif/else if/else.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"IfBlock","qualifiedName":"conditional.IfBlock.IfBlock","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/IfBlock/IfBlock.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Checks the conditions for iffs in order and executes the first one\nwhose condition is enabled.","enclosedBy":{"name":"IfBlock","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/IfBlock-class.html"}},{"name":"Iff","qualifiedName":"conditional.Iff","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Iff.html","type":"typedef","overriddenDepth":0,"packageName":"rohd","desc":"A conditional block to execute only if condition is satisified.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Sequential","qualifiedName":"conditional.Sequential","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a block of sequential logic.","enclosedBy":{"name":"conditional","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional-library.html"}},{"name":"Sequential","qualifiedName":"conditional.Sequential.Sequential","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/Sequential.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Sequential single-triggered by clk.","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"alwaysVerilogStatement","qualifiedName":"conditional.Sequential.alwaysVerilogStatement","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/alwaysVerilogStatement.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"The \"always\" part of the always block when generating SystemVerilog.","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"assignOperator","qualifiedName":"conditional.Sequential.assignOperator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/assignOperator.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"The assignment operator to use when generating SystemVerilog.","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"conditionals","qualifiedName":"conditional.Sequential.conditionals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/conditionals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A List of the Conditionals to execute.","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"instantiationVerilog","qualifiedName":"conditional.Sequential.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"Sequential.multi","qualifiedName":"conditional.Sequential.multi","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential/Sequential.multi.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Sequential multi-triggered by any of clks.","enclosedBy":{"name":"Sequential","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_conditional/Sequential-class.html"}},{"name":"external","qualifiedName":"external","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"ExternalModule","qualifiedName":"external.ExternalModule","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalModule.html","type":"typedef","overriddenDepth":0,"packageName":"rohd","desc":"Deprecated - Use ExternalSystemVerilogModule instead.","enclosedBy":{"name":"external","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external-library.html"}},{"name":"ExternalSystemVerilogModule","qualifiedName":"external.ExternalSystemVerilogModule","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a Module whose definition exists outside of this framework\nin SystemVerilog.","enclosedBy":{"name":"external","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external-library.html"}},{"name":"ExternalSystemVerilogModule","qualifiedName":"external.ExternalSystemVerilogModule.ExternalSystemVerilogModule","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule/ExternalSystemVerilogModule.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs an instance of an externally defined SystemVerilog module.","enclosedBy":{"name":"ExternalSystemVerilogModule","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule-class.html"}},{"name":"instantiationVerilog","qualifiedName":"external.ExternalSystemVerilogModule.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"ExternalSystemVerilogModule","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule-class.html"}},{"name":"parameters","qualifiedName":"external.ExternalSystemVerilogModule.parameters","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule/parameters.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A map of parameter names and values to be passed to the SystemVerilog\nmodule.","enclosedBy":{"name":"ExternalSystemVerilogModule","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_external/ExternalSystemVerilogModule-class.html"}},{"name":"gates","qualifiedName":"gates","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2023 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"ARShift","qualifiedName":"gates.ARShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An arithmetic right-shift module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"ARShift","qualifiedName":"gates.ARShift.ARShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift/ARShift.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the value of in_ shifted right (arithmetically) by\nshiftAmount.","enclosedBy":{"name":"ARShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.ARShift.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"ARShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift-class.html"}},{"name":"out","qualifiedName":"gates.ARShift.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"ARShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift-class.html"}},{"name":"signed","qualifiedName":"gates.ARShift.signed","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift/signed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Whether or not this gate operates on a signed number.","enclosedBy":{"name":"ARShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ARShift-class.html"}},{"name":"Add","qualifiedName":"gates.Add","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input addition module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Add","qualifiedName":"gates.Add.Add","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add/Add.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the sum of in0 and in1.","enclosedBy":{"name":"Add","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Add.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Add","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add-class.html"}},{"name":"out","qualifiedName":"gates.Add.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Add","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add-class.html"}},{"name":"y","qualifiedName":"gates.Add.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Add","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Add-class.html"}},{"name":"And2Gate","qualifiedName":"gates.And2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input AND gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"And2Gate","qualifiedName":"gates.And2Gate.And2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate/And2Gate.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the AND of in0 and in1.","enclosedBy":{"name":"And2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.And2Gate.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"And2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate-class.html"}},{"name":"out","qualifiedName":"gates.And2Gate.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"And2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate-class.html"}},{"name":"y","qualifiedName":"gates.And2Gate.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"And2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/And2Gate-class.html"}},{"name":"AndUnary","qualifiedName":"gates.AndUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A unary AND gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"AndUnary","qualifiedName":"gates.AndUnary.AndUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary/AndUnary.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether all bits of in_ are high.","enclosedBy":{"name":"AndUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.AndUnary.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"AndUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary-class.html"}},{"name":"out","qualifiedName":"gates.AndUnary.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"AndUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary-class.html"}},{"name":"y","qualifiedName":"gates.AndUnary.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"AndUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/AndUnary-class.html"}},{"name":"Divide","qualifiedName":"gates.Divide","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input divison module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Divide","qualifiedName":"gates.Divide.Divide","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide/Divide.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates in0 divided by in1.","enclosedBy":{"name":"Divide","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Divide.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Divide","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide-class.html"}},{"name":"out","qualifiedName":"gates.Divide.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Divide","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide-class.html"}},{"name":"y","qualifiedName":"gates.Divide.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Divide","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Divide-class.html"}},{"name":"Equals","qualifiedName":"gates.Equals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input equality comparison module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Equals","qualifiedName":"gates.Equals.Equals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals/Equals.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 and in1 are equal.","enclosedBy":{"name":"Equals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Equals.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Equals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals-class.html"}},{"name":"out","qualifiedName":"gates.Equals.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Equals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals-class.html"}},{"name":"y","qualifiedName":"gates.Equals.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Equals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Equals-class.html"}},{"name":"GreaterThan","qualifiedName":"gates.GreaterThan","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input comparison module for greater-than.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"GreaterThan","qualifiedName":"gates.GreaterThan.GreaterThan","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan/GreaterThan.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 is greater than in1.","enclosedBy":{"name":"GreaterThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.GreaterThan.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"GreaterThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan-class.html"}},{"name":"out","qualifiedName":"gates.GreaterThan.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"GreaterThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan-class.html"}},{"name":"y","qualifiedName":"gates.GreaterThan.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"GreaterThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThan-class.html"}},{"name":"GreaterThanOrEqual","qualifiedName":"gates.GreaterThanOrEqual","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input comparison module for greater-than-or-equal-to.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"GreaterThanOrEqual","qualifiedName":"gates.GreaterThanOrEqual.GreaterThanOrEqual","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual/GreaterThanOrEqual.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 is greater than or equal to in1.","enclosedBy":{"name":"GreaterThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.GreaterThanOrEqual.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"GreaterThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual-class.html"}},{"name":"out","qualifiedName":"gates.GreaterThanOrEqual.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"GreaterThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual-class.html"}},{"name":"y","qualifiedName":"gates.GreaterThanOrEqual.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"GreaterThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/GreaterThanOrEqual-class.html"}},{"name":"IndexGate","qualifiedName":"gates.IndexGate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input bit index gate Module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"IndexGate","qualifiedName":"gates.IndexGate.IndexGate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate/IndexGate.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a two-input bit index gate for an abitrary custom functional\nimplementation.","enclosedBy":{"name":"IndexGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.IndexGate.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"IndexGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate-class.html"}},{"name":"selection","qualifiedName":"gates.IndexGate.selection","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate/selection.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"IndexGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/IndexGate-class.html"}},{"name":"LShift","qualifiedName":"gates.LShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A logical left-shift module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"LShift","qualifiedName":"gates.LShift.LShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift/LShift.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the value of in_ shifted left by shiftAmount.","enclosedBy":{"name":"LShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.LShift.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"LShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift-class.html"}},{"name":"out","qualifiedName":"gates.LShift.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"LShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift-class.html"}},{"name":"signed","qualifiedName":"gates.LShift.signed","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift/signed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Whether or not this gate operates on a signed number.","enclosedBy":{"name":"LShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LShift-class.html"}},{"name":"LessThan","qualifiedName":"gates.LessThan","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input comparison module for less-than.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"LessThan","qualifiedName":"gates.LessThan.LessThan","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan/LessThan.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 is less than in1.","enclosedBy":{"name":"LessThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.LessThan.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"LessThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan-class.html"}},{"name":"out","qualifiedName":"gates.LessThan.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"LessThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan-class.html"}},{"name":"y","qualifiedName":"gates.LessThan.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"LessThan","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThan-class.html"}},{"name":"LessThanOrEqual","qualifiedName":"gates.LessThanOrEqual","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input comparison module for less-than-or-equal-to.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"LessThanOrEqual","qualifiedName":"gates.LessThanOrEqual.LessThanOrEqual","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual/LessThanOrEqual.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 is less than or equal to in1.","enclosedBy":{"name":"LessThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.LessThanOrEqual.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"LessThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual-class.html"}},{"name":"out","qualifiedName":"gates.LessThanOrEqual.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"LessThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual-class.html"}},{"name":"y","qualifiedName":"gates.LessThanOrEqual.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"LessThanOrEqual","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/LessThanOrEqual-class.html"}},{"name":"Modulo","qualifiedName":"gates.Modulo","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input modulo module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Modulo","qualifiedName":"gates.Modulo.Modulo","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo/Modulo.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the module of in0 % in1.","enclosedBy":{"name":"Modulo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Modulo.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Modulo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo-class.html"}},{"name":"out","qualifiedName":"gates.Modulo.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Modulo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo-class.html"}},{"name":"y","qualifiedName":"gates.Modulo.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Modulo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Modulo-class.html"}},{"name":"Multiply","qualifiedName":"gates.Multiply","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input multiplication module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Multiply","qualifiedName":"gates.Multiply.Multiply","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply/Multiply.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the product of in0 and in1.","enclosedBy":{"name":"Multiply","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Multiply.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Multiply","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply-class.html"}},{"name":"out","qualifiedName":"gates.Multiply.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Multiply","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply-class.html"}},{"name":"y","qualifiedName":"gates.Multiply.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Multiply","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Multiply-class.html"}},{"name":"Mux","qualifiedName":"gates.Mux","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A mux (multiplexer) module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Mux","qualifiedName":"gates.Mux.Mux","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux/Mux.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a multiplexer which passes d0 or d1 to out depending\non if control is 0 or 1, respectively.","enclosedBy":{"name":"Mux","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Mux.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Mux","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux-class.html"}},{"name":"out","qualifiedName":"gates.Mux.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Output port of the Mux.","enclosedBy":{"name":"Mux","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux-class.html"}},{"name":"y","qualifiedName":"gates.Mux.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Output port of the Mux.","enclosedBy":{"name":"Mux","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Mux-class.html"}},{"name":"NotEquals","qualifiedName":"gates.NotEquals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input inequality comparison module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"NotEquals","qualifiedName":"gates.NotEquals.NotEquals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals/NotEquals.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether in0 and in1 are not-equal.","enclosedBy":{"name":"NotEquals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.NotEquals.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"NotEquals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals-class.html"}},{"name":"out","qualifiedName":"gates.NotEquals.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"NotEquals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals-class.html"}},{"name":"y","qualifiedName":"gates.NotEquals.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"NotEquals","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotEquals-class.html"}},{"name":"NotGate","qualifiedName":"gates.NotGate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A gate Module that performs bit-wise inversion.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"NotGate","qualifiedName":"gates.NotGate.NotGate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate/NotGate.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a NotGate with in_ as its input.","enclosedBy":{"name":"NotGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.NotGate.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"NotGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate-class.html"}},{"name":"out","qualifiedName":"gates.NotGate.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this NotGate.","enclosedBy":{"name":"NotGate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/NotGate-class.html"}},{"name":"Or2Gate","qualifiedName":"gates.Or2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input OR gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Or2Gate","qualifiedName":"gates.Or2Gate.Or2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate/Or2Gate.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the OR of in0 and in1.","enclosedBy":{"name":"Or2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Or2Gate.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Or2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate-class.html"}},{"name":"out","qualifiedName":"gates.Or2Gate.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Or2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate-class.html"}},{"name":"y","qualifiedName":"gates.Or2Gate.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Or2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Or2Gate-class.html"}},{"name":"OrUnary","qualifiedName":"gates.OrUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A unary OR gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"OrUnary","qualifiedName":"gates.OrUnary.OrUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary/OrUnary.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates whether any bits of in_ are high.","enclosedBy":{"name":"OrUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.OrUnary.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"OrUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary-class.html"}},{"name":"out","qualifiedName":"gates.OrUnary.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"OrUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary-class.html"}},{"name":"y","qualifiedName":"gates.OrUnary.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"OrUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/OrUnary-class.html"}},{"name":"RShift","qualifiedName":"gates.RShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A logical right-shift module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"RShift","qualifiedName":"gates.RShift.RShift","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift/RShift.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the value of in_ shifted right (logically) by shiftAmount.","enclosedBy":{"name":"RShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.RShift.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"RShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift-class.html"}},{"name":"out","qualifiedName":"gates.RShift.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"RShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift-class.html"}},{"name":"signed","qualifiedName":"gates.RShift.signed","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift/signed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Whether or not this gate operates on a signed number.","enclosedBy":{"name":"RShift","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/RShift-class.html"}},{"name":"ReplicationOp","qualifiedName":"gates.ReplicationOp","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A Replication Operator Module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"ReplicationOp","qualifiedName":"gates.ReplicationOp.ReplicationOp","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp/ReplicationOp.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a ReplicationOp","enclosedBy":{"name":"ReplicationOp","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.ReplicationOp.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"ReplicationOp","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp-class.html"}},{"name":"replicated","qualifiedName":"gates.ReplicationOp.replicated","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp/replicated.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"ReplicationOp","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/ReplicationOp-class.html"}},{"name":"Subtract","qualifiedName":"gates.Subtract","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input subtraction module.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Subtract","qualifiedName":"gates.Subtract.Subtract","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract/Subtract.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the difference between in0 and in1.","enclosedBy":{"name":"Subtract","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Subtract.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Subtract","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract-class.html"}},{"name":"out","qualifiedName":"gates.Subtract.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Subtract","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract-class.html"}},{"name":"y","qualifiedName":"gates.Subtract.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Subtract","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Subtract-class.html"}},{"name":"Xor2Gate","qualifiedName":"gates.Xor2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A two-input XOR gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"Xor2Gate","qualifiedName":"gates.Xor2Gate.Xor2Gate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate/Xor2Gate.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the XOR of in0 and in1.","enclosedBy":{"name":"Xor2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.Xor2Gate.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Xor2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate-class.html"}},{"name":"out","qualifiedName":"gates.Xor2Gate.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Xor2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate-class.html"}},{"name":"y","qualifiedName":"gates.Xor2Gate.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate.","enclosedBy":{"name":"Xor2Gate","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/Xor2Gate-class.html"}},{"name":"XorUnary","qualifiedName":"gates.XorUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A unary XOR gate.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"XorUnary","qualifiedName":"gates.XorUnary.XorUnary","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary/XorUnary.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Calculates the parity of the bits of in_.","enclosedBy":{"name":"XorUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary-class.html"}},{"name":"inlineVerilog","qualifiedName":"gates.XorUnary.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"XorUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary-class.html"}},{"name":"out","qualifiedName":"gates.XorUnary.out","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary/out.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"XorUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary-class.html"}},{"name":"y","qualifiedName":"gates.XorUnary.y","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary/y.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output of this gate (width is always 1).","enclosedBy":{"name":"XorUnary","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/XorUnary-class.html"}},{"name":"mux","qualifiedName":"gates.mux","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/mux.html","type":"function","overriddenDepth":0,"packageName":"rohd","desc":"Performs a multiplexer/ternary operation.","enclosedBy":{"name":"gates","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_gates-library.html"}},{"name":"interface","qualifiedName":"interface","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"Interface","qualifiedName":"interface.Interface","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a logical interface to a Module.","enclosedBy":{"name":"interface","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface-library.html"}},{"name":"Interface","qualifiedName":"interface.Interface.Interface","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/Interface.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"connectIO","qualifiedName":"interface.Interface.connectIO","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/connectIO.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Connects module's inputs and outputs up to srcInterface and this\nInterface.","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"getPorts","qualifiedName":"interface.Interface.getPorts","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/getPorts.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns all interface ports associated with the provided tags as a\nMap from the port name to the Logic port.","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"port","qualifiedName":"interface.Interface.port","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/port.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses a port named name.","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"ports","qualifiedName":"interface.Interface.ports","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/ports.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Maps from the Interface's defined port name to an instance of a Port.","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"setPorts","qualifiedName":"interface.Interface.setPorts","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface/setPorts.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Adds a collection of ports to this Interface, each associated with all\nof tags.","enclosedBy":{"name":"Interface","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Interface-class.html"}},{"name":"Port","qualifiedName":"interface.Port","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Port-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An extension of Logic useful for Interface definitions.","enclosedBy":{"name":"interface","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface-library.html"}},{"name":"Port","qualifiedName":"interface.Port.Port","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Port/Port.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Logic intended to be used for ports in an Interface.","enclosedBy":{"name":"Port","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_interface/Port-class.html"}},{"name":"logic","qualifiedName":"logic","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2023 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"Const","qualifiedName":"logic.Const","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Const-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a Logic that never changes value.","enclosedBy":{"name":"logic","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic-library.html"}},{"name":"Const","qualifiedName":"logic.Const.Const","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Const/Const.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a Const with the specified value.","enclosedBy":{"name":"Const","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Const-class.html"}},{"name":"Logic","qualifiedName":"logic.Logic","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a logical signal of any width which can change values.","enclosedBy":{"name":"logic","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic-library.html"}},{"name":"operator %","qualifiedName":"logic.Logic.%","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_modulo.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Modulo operation.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator &","qualifiedName":"logic.Logic.&","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_bitwise_and.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical bitwise AND.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator *","qualifiedName":"logic.Logic.*","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_multiply.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Multiplication.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator +","qualifiedName":"logic.Logic.+","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_plus.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Addition.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator -","qualifiedName":"logic.Logic.-","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_minus.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Subtraction.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator /","qualifiedName":"logic.Logic./","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_divide.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Division.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator <","qualifiedName":"logic.Logic.<","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_less.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Conditional assignment operator.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator <<","qualifiedName":"logic.Logic.<<","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_shift_left.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical left-shift.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator <=","qualifiedName":"logic.Logic.<=","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_less_equal.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Connects this Logic directly to another Logic.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator >","qualifiedName":"logic.Logic.>","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_greater.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator >=","qualifiedName":"logic.Logic.>=","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_greater_equal.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than-or-equal-to.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator >>","qualifiedName":"logic.Logic.>>","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_shift_right.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Arithmetic right-shift.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator >>>","qualifiedName":"logic.Logic.>>>","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_triple_shift.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical right-shift.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"Logic","qualifiedName":"logic.Logic.Logic","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/Logic.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a new Logic named name with width bits.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator []","qualifiedName":"logic.Logic.[]","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_get.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses the indexth bit of this signal.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator ^","qualifiedName":"logic.Logic.^","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_bitwise_exclusive_or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical bitwise XOR.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"and","qualifiedName":"logic.Logic.and","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/and.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary AND.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"bit","qualifiedName":"logic.Logic.bit","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/bit.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current active value of this signal if it has width 1, as\na LogicValue.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"changed","qualifiedName":"logic.Logic.changed","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/changed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A Stream of LogicValueChanged events which triggers at most once\nper Simulator tick, iff the value of the Logic has changed.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"decr","qualifiedName":"logic.Logic.decr","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/decr.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Shorthand for a Conditional which decrements this by val.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"divAssign","qualifiedName":"logic.Logic.divAssign","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/divAssign.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Shorthand for a Conditional which increments this by val.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"dstConnections","qualifiedName":"logic.Logic.dstConnections","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/dstConnections.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An Iterable of all Logics that are being directly driven by this.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"eq","qualifiedName":"logic.Logic.eq","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/eq.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical equality.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"getRange","qualifiedName":"logic.Logic.getRange","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/getRange.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a subset Logic.  It is inclusive of startIndex, exclusive of\nendIndex.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"gets","qualifiedName":"logic.Logic.gets","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/gets.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Connects this Logic directly to other.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"glitch","qualifiedName":"logic.Logic.glitch","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/glitch.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A stream of LogicValueChanged events for every time the signal\ntransitions at any time during a Simulator tick.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"gt","qualifiedName":"logic.Logic.gt","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/gt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"gte","qualifiedName":"logic.Logic.gte","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/gte.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than-or-equal-to.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"hasValidValue","qualifiedName":"logic.Logic.hasValidValue","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/hasValidValue.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff the value of this signal is valid (no x or z).","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"incr","qualifiedName":"logic.Logic.incr","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/incr.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Shorthand for a Conditional which increments this by val.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"inject","qualifiedName":"logic.Logic.inject","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/inject.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Injects a value onto this signal in the current Simulator tick.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"isFloating","qualifiedName":"logic.Logic.isFloating","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/isFloating.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff all bits of the current value are floating (z).","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"isIn","qualifiedName":"logic.Logic.isIn","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/isIn.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns 1 (of width=1) if the Logic calling this function is in\nlist. Else 0 (of width=1) if not present.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"isInput","qualifiedName":"logic.Logic.isInput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/isInput.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff this signal is an input of its parent Module.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"isOutput","qualifiedName":"logic.Logic.isOutput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/isOutput.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff this signal is an output of its parent Module.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"isPort","qualifiedName":"logic.Logic.isPort","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/isPort.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff this signal is an input or output of its parent Module.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"lt","qualifiedName":"logic.Logic.lt","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/lt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Less-than.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"lte","qualifiedName":"logic.Logic.lte","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/lte.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Less-than-or-equal-to.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"makeUnassignable","qualifiedName":"logic.Logic.makeUnassignable","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/makeUnassignable.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Makes it so that this signal cannot be assigned by any full (&lt;=) or\nconditional (&lt;) assignment.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"mulAssign","qualifiedName":"logic.Logic.mulAssign","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/mulAssign.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Shorthand for a Conditional which increments this by val.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"name","qualifiedName":"logic.Logic.name","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/name.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The name of this signal.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"negedge","qualifiedName":"logic.Logic.negedge","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/negedge.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A Stream of LogicValueChanged events which triggers at most once\nper Simulator tick, iff the value of the Logic has changed\nfrom 1 to 0.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"neq","qualifiedName":"logic.Logic.neq","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/neq.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical inequality.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"nextChanged","qualifiedName":"logic.Logic.nextChanged","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/nextChanged.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Triggers at most once, the next time that this Logic changes\nvalue at the end of a Simulator tick.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"nextNegedge","qualifiedName":"logic.Logic.nextNegedge","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/nextNegedge.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Triggers at most once, the next time that this Logic changes\nvalue at the end of a Simulator tick from 1 to 0.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"nextPosedge","qualifiedName":"logic.Logic.nextPosedge","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/nextPosedge.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Triggers at most once, the next time that this Logic changes\nvalue at the end of a Simulator tick from 0 to 1.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"or","qualifiedName":"logic.Logic.or","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary OR.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"parentModule","qualifiedName":"logic.Logic.parentModule","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/parentModule.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The Module that this Logic exists within.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"posedge","qualifiedName":"logic.Logic.posedge","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/posedge.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A Stream of LogicValueChanged events which triggers at most once\nper Simulator tick, iff the value of the Logic has changed\nfrom 0 to 1.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"put","qualifiedName":"logic.Logic.put","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/put.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Puts a value val onto this signal, which may or may not be picked up\nfor changed in this Simulator tick.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"replicate","qualifiedName":"logic.Logic.replicate","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/replicate.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a replicated signal using ReplicationOp with new\nwidth = this.width * multiplier\nThe input multiplier cannot be negative or 0; an exception will be\nthrown, otherwise.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"reversed","qualifiedName":"logic.Logic.reversed","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/reversed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns a version of this Logic with the bit order reversed.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"signExtend","qualifiedName":"logic.Logic.signExtend","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/signExtend.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new Logic with width newWidth where new bits added are sign\nbits as the most significant bits.  The sign is determined using two's\ncomplement, so it takes the most significant bit of the original signal\nand extends with that.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"slice","qualifiedName":"logic.Logic.slice","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/slice.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses a subset of this signal from startIndex to endIndex,\nboth inclusive.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"srcConnection","qualifiedName":"logic.Logic.srcConnection","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/srcConnection.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The Logic signal that is driving this, if any.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"toString","qualifiedName":"logic.Logic.toString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"A string representation of this object.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"value","qualifiedName":"logic.Logic.value","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/value.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current active value of this signal.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"valueBigInt","qualifiedName":"logic.Logic.valueBigInt","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/valueBigInt.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current valid active value of this signal as a BigInt.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"valueInt","qualifiedName":"logic.Logic.valueInt","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/valueInt.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current valid active value of this signal as an int.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"width","qualifiedName":"logic.Logic.width","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/width.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The number of bits in this signal.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"withSet","qualifiedName":"logic.Logic.withSet","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/withSet.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a copy of this Logic with the bits starting from startIndex\nup until startIndex + update.width set to update instead\nof their original value.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"xor","qualifiedName":"logic.Logic.xor","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/xor.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary XOR.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"zeroExtend","qualifiedName":"logic.Logic.zeroExtend","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/zeroExtend.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new Logic with width newWidth where new bits added are zeros\nas the most significant bits.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator |","qualifiedName":"logic.Logic.|","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_bitwise_or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical bitwise OR.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"operator ~","qualifiedName":"logic.Logic.~","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic/operator_bitwise_negate.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical bitwise NOT.","enclosedBy":{"name":"Logic","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/Logic-class.html"}},{"name":"LogicValueChanged","qualifiedName":"logic.LogicValueChanged","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents the event of a Logic changing value.","enclosedBy":{"name":"logic","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic-library.html"}},{"name":"LogicValueChanged","qualifiedName":"logic.LogicValueChanged.LogicValueChanged","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged/LogicValueChanged.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Represents the event of a Logic changing value from previousValue\nto newValue.","enclosedBy":{"name":"LogicValueChanged","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged-class.html"}},{"name":"newValue","qualifiedName":"logic.LogicValueChanged.newValue","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged/newValue.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The newly updated value of the Logic.","enclosedBy":{"name":"LogicValueChanged","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged-class.html"}},{"name":"previousValue","qualifiedName":"logic.LogicValueChanged.previousValue","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged/previousValue.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The previous value of the Logic.","enclosedBy":{"name":"LogicValueChanged","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged-class.html"}},{"name":"toString","qualifiedName":"logic.LogicValueChanged.toString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"A string representation of this object.","enclosedBy":{"name":"LogicValueChanged","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_logic/LogicValueChanged-class.html"}},{"name":"module","qualifiedName":"module","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2023 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"Module","qualifiedName":"module.Module","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Represents a synthesizable hardware entity with clearly defined interface\nboundaries.","enclosedBy":{"name":"module","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module-library.html"}},{"name":"Module","qualifiedName":"module.Module.Module","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/Module.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a new Module with instance name name and definition\nname definitionName.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"addInput","qualifiedName":"module.Module.addInput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/addInput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Registers a signal as an input to this Module and returns an input port\nthat can be consumed.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"addOutput","qualifiedName":"module.Module.addOutput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/addOutput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Registers an output to this Module and returns an output port that\ncan be driven.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"build","qualifiedName":"module.Module.build","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/build.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Builds the Module and all subModules within it.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"definitionName","qualifiedName":"module.Module.definitionName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/definitionName.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The definition name of this Module used when instantiating instances in\ngenerated code.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"generateSynth","qualifiedName":"module.Module.generateSynth","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/generateSynth.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a synthesized version of this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"hasBuilt","qualifiedName":"module.Module.hasBuilt","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/hasBuilt.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Indicates whether this Module has had the build() method called on it.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"hierarchy","qualifiedName":"module.Module.hierarchy","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/hierarchy.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns an Iterable of Modules representing the hierarchical path to\nthis Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"hierarchyString","qualifiedName":"module.Module.hierarchyString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/hierarchyString.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a pretty-print String of the heirarchy of all Modules within\nthis Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"input","qualifiedName":"module.Module.input","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/input.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses the Logic associated with this Modules input port\nnamed name.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"inputs","qualifiedName":"module.Module.inputs","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/inputs.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A map from input port names to this Module to corresponding Logic\nsignals.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"internalSignals","qualifiedName":"module.Module.internalSignals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/internalSignals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An Iterable of all Logics contained within this Module which are\nnot an input or output port of this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"isInput","qualifiedName":"module.Module.isInput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/isInput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff net is the same Logic as the input port of this\nModule with the same name.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"isOutput","qualifiedName":"module.Module.isOutput","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/isOutput.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff net is the same Logic as the output port of this\nModule with the same name.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"isPort","qualifiedName":"module.Module.isPort","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/isPort.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff net is the same Logic as an input or output port of\nthis Module with the same name.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"isUnpreferred","qualifiedName":"module.Module.isUnpreferred","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/isUnpreferred.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff the signal name is \"unpreferred\".","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"name","qualifiedName":"module.Module.name","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/name.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The name of this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"output","qualifiedName":"module.Module.output","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/output.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses the Logic associated with this Modules output port\nnamed name.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"outputs","qualifiedName":"module.Module.outputs","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/outputs.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A map from output port names to this Module to corresponding Logic\nsignals.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"parent","qualifiedName":"module.Module.parent","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/parent.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The parent Module of this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"reserveDefinitionName","qualifiedName":"module.Module.reserveDefinitionName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/reserveDefinitionName.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"If true, guarantees definitionName is maintained by a Synthesizer,\nor else it will fail.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"reserveName","qualifiedName":"module.Module.reserveName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/reserveName.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"If true, guarantees uniqueInstanceName matches name or else the\nbuild will fail.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"signals","qualifiedName":"module.Module.signals","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/signals.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An Iterable of all Logics contained within this Module, including\ninputs, outputs, and internal signals of this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"subModules","qualifiedName":"module.Module.subModules","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/subModules.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An Iterable of all Modules contained within this Module.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"toString","qualifiedName":"module.Module.toString","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"A string representation of this object.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"uniqueInstanceName","qualifiedName":"module.Module.uniqueInstanceName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/uniqueInstanceName.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"If this module has a parent, after build this will be a guaranteed\nunique name within its scope.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"unpreferredName","qualifiedName":"module.Module.unpreferredName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module/unpreferredName.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Makes a signal name \"unpreferred\" when considering between multiple\npossible signal names.","enclosedBy":{"name":"Module","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_module/Module-class.html"}},{"name":"modules","qualifiedName":"modules","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_modules/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_modules-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"pipeline","qualifiedName":"pipeline","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":""},{"name":"Pipeline","qualifiedName":"pipeline.Pipeline","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A simple pipeline, separating arbitrary combinational logic by flop stages.","enclosedBy":{"name":"pipeline","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline-library.html"}},{"name":"Pipeline","qualifiedName":"pipeline.Pipeline.Pipeline","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline/Pipeline.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a simple pipeline, separating arbitrary combinational logic by\nflop stages.","enclosedBy":{"name":"Pipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline-class.html"}},{"name":"clk","qualifiedName":"pipeline.Pipeline.clk","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline/clk.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The clock whose positive edge triggers the flops in this pipeline.","enclosedBy":{"name":"Pipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline-class.html"}},{"name":"get","qualifiedName":"pipeline.Pipeline.get","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline/get.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Gets the pipelined version of logic.  By default stageIndex is the\nlast stage (the output of the pipeline).","enclosedBy":{"name":"Pipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline-class.html"}},{"name":"reset","qualifiedName":"pipeline.Pipeline.reset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline/reset.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"An optional reset signal for all pipelined signals.","enclosedBy":{"name":"Pipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/Pipeline-class.html"}},{"name":"PipelineStageInfo","qualifiedName":"pipeline.PipelineStageInfo","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Information and accessors associated with a Pipeline stage.","enclosedBy":{"name":"pipeline","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline-library.html"}},{"name":"get","qualifiedName":"pipeline.PipelineStageInfo.get","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo/get.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a staged version of identifier at the current stage, adjusted\nby the amount of stageAdjustment.","enclosedBy":{"name":"PipelineStageInfo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo-class.html"}},{"name":"getAbs","qualifiedName":"pipeline.PipelineStageInfo.getAbs","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo/getAbs.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a staged version of identifier at the specified\nabsolute stageIndex.","enclosedBy":{"name":"PipelineStageInfo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo-class.html"}},{"name":"stage","qualifiedName":"pipeline.PipelineStageInfo.stage","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo/stage.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The index of the current stage in the associated Pipeline.","enclosedBy":{"name":"PipelineStageInfo","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/PipelineStageInfo-class.html"}},{"name":"ReadyValidPipeline","qualifiedName":"pipeline.ReadyValidPipeline","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A pipeline that implements Ready/Valid protocol at each stage.","enclosedBy":{"name":"pipeline","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline-library.html"}},{"name":"ReadyValidPipeline","qualifiedName":"pipeline.ReadyValidPipeline.ReadyValidPipeline","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline/ReadyValidPipeline.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a pipeline with Ready/Valid protocol at each stage.","enclosedBy":{"name":"ReadyValidPipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html"}},{"name":"readyPipeIn","qualifiedName":"pipeline.ReadyValidPipeline.readyPipeIn","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline/readyPipeIn.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Indicates that the pipeline is ready to accept new content.","enclosedBy":{"name":"ReadyValidPipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html"}},{"name":"readyPipeOut","qualifiedName":"pipeline.ReadyValidPipeline.readyPipeOut","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline/readyPipeOut.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Indicates that the receiver of the output of the pipeline\nis ready to pull out of the pipeline.","enclosedBy":{"name":"ReadyValidPipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html"}},{"name":"validPipeIn","qualifiedName":"pipeline.ReadyValidPipeline.validPipeIn","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline/validPipeIn.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Indicates that the input to the pipeline is valid.","enclosedBy":{"name":"ReadyValidPipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html"}},{"name":"validPipeOut","qualifiedName":"pipeline.ReadyValidPipeline.validPipeOut","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline/validPipeOut.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Indicates that valid contents are ready to be recieved\nat the output of the pipeline.","enclosedBy":{"name":"ReadyValidPipeline","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_modules_pipeline/ReadyValidPipeline-class.html"}},{"name":"rohd","qualifiedName":"rohd","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_rohd/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_rohd-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"simulator","qualifiedName":"simulator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"Simulator","qualifiedName":"simulator.Simulator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A functional event-based static simulator for logic behavior.","enclosedBy":{"name":"simulator","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator-library.html"}},{"name":"Simulator","qualifiedName":"simulator.Simulator.Simulator","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/Simulator.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"clkStable","qualifiedName":"simulator.Simulator.clkStable","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/clkStable.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Emits an event when most events are complete, and clocks are stable.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"endSimulation","qualifiedName":"simulator.Simulator.endSimulation","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/endSimulation.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Halts the simulation.  Allows the current tick to finish, if there\nis one.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"hasStepsRemaining","qualifiedName":"simulator.Simulator.hasStepsRemaining","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/hasStepsRemaining.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff there are more steps for the Simulator to tick through.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"injectAction","qualifiedName":"simulator.Simulator.injectAction","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/injectAction.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Adds an arbitrary action to be executed as soon as possible, during the\ncurrent simulation tick if possible.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"logger","qualifiedName":"simulator.Simulator.logger","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/logger.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A global logger object for the Simulator.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"phase","qualifiedName":"simulator.Simulator.phase","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/phase.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Gets the current SimulatorPhase of the Simulator.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"postTick","qualifiedName":"simulator.Simulator.postTick","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/postTick.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Emits an event after all events are completed.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"preTick","qualifiedName":"simulator.Simulator.preTick","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/preTick.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Emits an event before any other actions take place on the tick.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"registerAction","qualifiedName":"simulator.Simulator.registerAction","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/registerAction.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Registers an abritrary action to be executed at timestamp time.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"registerEndOfSimulationAction","qualifiedName":"simulator.Simulator.registerEndOfSimulationAction","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/registerEndOfSimulationAction.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Registers an arbitrary action to be executed at the end of the\nsimulation.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"reset","qualifiedName":"simulator.Simulator.reset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/reset.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Resets the entire Simulator back to its initial state.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"run","qualifiedName":"simulator.Simulator.run","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/run.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Starts the simulation, executing all pending actions in time-order until\nit finishes or is stopped.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"setMaxSimTime","qualifiedName":"simulator.Simulator.setMaxSimTime","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/setMaxSimTime.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Sets a time, after which, the Simulator will halt processing of new\nactions.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"simulationEnded","qualifiedName":"simulator.Simulator.simulationEnded","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/simulationEnded.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Completes when the simulation has completed.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"simulationHasEnded","qualifiedName":"simulator.Simulator.simulationHasEnded","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/simulationHasEnded.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff the simulation has completed.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"startTick","qualifiedName":"simulator.Simulator.startTick","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/startTick.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Emits an event at the start of actions within a tick.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"throwException","qualifiedName":"simulator.Simulator.throwException","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/throwException.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Collects an exception and associated stackTrace triggered\nasynchronously during simulation to be thrown synchronously by run.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"tick","qualifiedName":"simulator.Simulator.tick","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/tick.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"A single simulation tick.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"tickExecute","qualifiedName":"simulator.Simulator.tickExecute","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/tickExecute.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Performs the actual execution of a collection of actions for a tick().","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"time","qualifiedName":"simulator.Simulator.time","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator/time.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current time in the Simulator.","enclosedBy":{"name":"Simulator","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/Simulator-class.html"}},{"name":"SimulatorPhase","qualifiedName":"simulator.SimulatorPhase","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/SimulatorPhase.html","type":"enum","overriddenDepth":0,"packageName":"rohd","desc":"An enum for the various phases of the Simulator.","enclosedBy":{"name":"simulator","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator-library.html"}},{"name":"SimulatorPhase","qualifiedName":"simulator.SimulatorPhase.SimulatorPhase","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/SimulatorPhase/SimulatorPhase.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"SimulatorPhase","type":"enum","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/SimulatorPhase.html"}},{"name":"values","qualifiedName":"simulator.SimulatorPhase.values","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/SimulatorPhase/values-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"A constant List of the values in this enum, in order of their declaration.","enclosedBy":{"name":"SimulatorPhase","type":"enum","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_simulator/SimulatorPhase.html"}},{"name":"state_machine","qualifiedName":"state_machine","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"State","qualifiedName":"state_machine.State","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Simple class to initialize each state of the FSM.","enclosedBy":{"name":"state_machine","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine-library.html"}},{"name":"State","qualifiedName":"state_machine.State.State","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State/State.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Represents a state named identifier with a definition of events\nand actions associated with that state.","enclosedBy":{"name":"State","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State-class.html"}},{"name":"actions","qualifiedName":"state_machine.State.actions","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State/actions.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Actions to perform while the FSM is in this state.","enclosedBy":{"name":"State","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State-class.html"}},{"name":"events","qualifiedName":"state_machine.State.events","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State/events.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A map of the possible conditions that might be true and the next state\nthat the FSM needs to transition to in each of those cases.","enclosedBy":{"name":"State","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State-class.html"}},{"name":"identifier","qualifiedName":"state_machine.State.identifier","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State/identifier.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Identifier or name of the state.","enclosedBy":{"name":"State","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/State-class.html"}},{"name":"StateMachine","qualifiedName":"state_machine.StateMachine","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"Simple class for FSM StateMachine.","enclosedBy":{"name":"state_machine","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine-library.html"}},{"name":"StateMachine","qualifiedName":"state_machine.StateMachine.StateMachine","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/StateMachine.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a simple FSM, using the clk and reset signals. Also accepts\nthe reset state to transition to resetState along with the List of\n_states of the FSM.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"clk","qualifiedName":"state_machine.StateMachine.clk","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/clk.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The clock signal to the FSM.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"currentState","qualifiedName":"state_machine.StateMachine.currentState","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/currentState.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current state of the FSM.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"generateDiagram","qualifiedName":"state_machine.StateMachine.generateDiagram","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/generateDiagram.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Generate a FSM state diagram _MermaidStateDiagram.\nCheck on https://mermaid.js.org/intro/ to view the diagram generated.\nIf you are using vscode, you can download the mermaid extension.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"nextState","qualifiedName":"state_machine.StateMachine.nextState","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/nextState.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The next state of the FSM.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"reset","qualifiedName":"state_machine.StateMachine.reset","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/reset.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The reset signal to the FSM.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"resetState","qualifiedName":"state_machine.StateMachine.resetState","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/resetState.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The reset state of the FSM to default to when the reset signal is high.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"states","qualifiedName":"state_machine.StateMachine.states","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine/states.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"List containig objects of class State.","enclosedBy":{"name":"StateMachine","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_state_machine/StateMachine-class.html"}},{"name":"swizzle","qualifiedName":"swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"LogicSwizzle","qualifiedName":"swizzle.LogicSwizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicSwizzle.html","type":"extension","overriddenDepth":0,"packageName":"rohd","desc":"Allows lists of Logics to be swizzled.","enclosedBy":{"name":"swizzle","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle-library.html"}},{"name":"rswizzle","qualifiedName":"swizzle.LogicSwizzle.rswizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicSwizzle/rswizzle.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0\nof this list is the least significant bit(s).","enclosedBy":{"name":"LogicSwizzle","type":"extension","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicSwizzle.html"}},{"name":"swizzle","qualifiedName":"swizzle.LogicSwizzle.swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicSwizzle/swizzle.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0\nof this list is the most significant bit(s).","enclosedBy":{"name":"LogicSwizzle","type":"extension","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicSwizzle.html"}},{"name":"LogicValueSwizzle","qualifiedName":"swizzle.LogicValueSwizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicValueSwizzle.html","type":"extension","overriddenDepth":0,"packageName":"rohd","desc":"Allows lists of LogicValues to be swizzled.","enclosedBy":{"name":"swizzle","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle-library.html"}},{"name":"rswizzle","qualifiedName":"swizzle.LogicValueSwizzle.rswizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicValueSwizzle/rswizzle.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0\nof this list is the least significant bit.","enclosedBy":{"name":"LogicValueSwizzle","type":"extension","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicValueSwizzle.html"}},{"name":"swizzle","qualifiedName":"swizzle.LogicValueSwizzle.swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicValueSwizzle/swizzle.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0\nof this list is the most significant bit.","enclosedBy":{"name":"LogicValueSwizzle","type":"extension","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/LogicValueSwizzle.html"}},{"name":"rswizzle","qualifiedName":"swizzle.rswizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/rswizzle.html","type":"function","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0 of\nsignals is the least significant bit(s).","enclosedBy":{"name":"swizzle","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle-library.html"}},{"name":"swizzle","qualifiedName":"swizzle.swizzle","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/swizzle.html","type":"function","overriddenDepth":0,"packageName":"rohd","desc":"Performs a concatenation operation on the list of signals, where index 0 of\nsignals is the most significant bit(s).","enclosedBy":{"name":"swizzle","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_swizzle-library.html"}},{"name":"synth_builder","qualifiedName":"synth_builder","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"SynthBuilder","qualifiedName":"synth_builder.SynthBuilder","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A generic class which can convert a module into a generated output using\na Synthesizer.","enclosedBy":{"name":"synth_builder","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder-library.html"}},{"name":"SynthBuilder","qualifiedName":"synth_builder.SynthBuilder.SynthBuilder","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder/SynthBuilder.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a SynthBuilder based on the top module and\nusing synthesizer for generating outputs.","enclosedBy":{"name":"SynthBuilder","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html"}},{"name":"getFileContents","qualifiedName":"synth_builder.SynthBuilder.getFileContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder/getFileContents.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Collects a List of Strings representing file contents generated by\nthe synthesizer.","enclosedBy":{"name":"SynthBuilder","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html"}},{"name":"synthesisResults","qualifiedName":"synth_builder.SynthBuilder.synthesisResults","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder/synthesisResults.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"All the SynthesisResults generated by this SynthBuilder.","enclosedBy":{"name":"SynthBuilder","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html"}},{"name":"synthesizer","qualifiedName":"synth_builder.SynthBuilder.synthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder/synthesizer.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The Synthesizer to use for generating an output.","enclosedBy":{"name":"SynthBuilder","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html"}},{"name":"top","qualifiedName":"synth_builder.SynthBuilder.top","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder/top.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The top-level Module to be synthesized.","enclosedBy":{"name":"SynthBuilder","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synth_builder/SynthBuilder-class.html"}},{"name":"synthesis_result","qualifiedName":"synthesis_result","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"SynthesisResult","qualifiedName":"synthesis_result.SynthesisResult","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An object representing the output of a Synthesizer","enclosedBy":{"name":"synthesis_result","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result-library.html"}},{"name":"operator ==","qualifiedName":"synthesis_result.SynthesisResult.==","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/operator_equals.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"The equality operator.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"SynthesisResult","qualifiedName":"synthesis_result.SynthesisResult.SynthesisResult","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/SynthesisResult.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Represents a constant computed synthesis result for module given\nthe provided type mapping in moduleToInstanceTypeMap.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"hashCode","qualifiedName":"synthesis_result.SynthesisResult.hashCode","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/hashCode.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The hash code for this object.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"instanceTypeName","qualifiedName":"synthesis_result.SynthesisResult.instanceTypeName","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/instanceTypeName.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The name of the definition type for this module instance.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"matchHashCode","qualifiedName":"synthesis_result.SynthesisResult.matchHashCode","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/matchHashCode.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Like the hashCode for matchesImplementation as an equality check.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"matchesImplementation","qualifiedName":"synthesis_result.SynthesisResult.matchesImplementation","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/matchesImplementation.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Whether two implementations are identical or not","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"module","qualifiedName":"synthesis_result.SynthesisResult.module","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/module.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The top level Module associated with this result.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"moduleToInstanceTypeMap","qualifiedName":"synthesis_result.SynthesisResult.moduleToInstanceTypeMap","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/moduleToInstanceTypeMap.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"A Map from Module instances to synthesis instance type names.","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"toFileContents","qualifiedName":"synthesis_result.SynthesisResult.toFileContents","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult/toFileContents.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Generates what could go into a file","enclosedBy":{"name":"SynthesisResult","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesis_result/SynthesisResult-class.html"}},{"name":"synthesizer","qualifiedName":"synthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"Synthesizer","qualifiedName":"synthesizer.Synthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An object capable of converting a module into some new output format","enclosedBy":{"name":"synthesizer","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer-library.html"}},{"name":"Synthesizer","qualifiedName":"synthesizer.Synthesizer.Synthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer/Synthesizer.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"Synthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer-class.html"}},{"name":"generatesDefinition","qualifiedName":"synthesizer.Synthesizer.generatesDefinition","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer/generatesDefinition.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Determines whether module needs a separate definition or can just be\ndescribed in-line.","enclosedBy":{"name":"Synthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer-class.html"}},{"name":"synthesize","qualifiedName":"synthesizer.Synthesizer.synthesize","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer/synthesize.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Synthesizes module into a SynthesisResult, given the mapping in\nmoduleToInstanceTypeMap.","enclosedBy":{"name":"Synthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizer/Synthesizer-class.html"}},{"name":"synthesizers","qualifiedName":"synthesizers","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizers/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_synthesizers-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"systemverilog","qualifiedName":"systemverilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"CustomSystemVerilog","qualifiedName":"systemverilog.CustomSystemVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/CustomSystemVerilog-mixin.html","type":"mixin","overriddenDepth":0,"packageName":"rohd","desc":"Allows a Module to define a custom implementation of SystemVerilog to be\ninjected in generated output instead of instantiating a separate module.","enclosedBy":{"name":"systemverilog","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog-library.html"}},{"name":"instantiationVerilog","qualifiedName":"systemverilog.CustomSystemVerilog.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/CustomSystemVerilog/instantiationVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Generates custom SystemVerilog to be injected in place of a module\ninstantiation.","enclosedBy":{"name":"CustomSystemVerilog","type":"mixin","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/CustomSystemVerilog-mixin.html"}},{"name":"InlineSystemVerilog","qualifiedName":"systemverilog.InlineSystemVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/InlineSystemVerilog-mixin.html","type":"mixin","overriddenDepth":0,"packageName":"rohd","desc":"Allows a Module to define a special type of CustomSystemVerilog which\ncan be inlined within other SystemVerilog code.","enclosedBy":{"name":"systemverilog","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog-library.html"}},{"name":"inlineVerilog","qualifiedName":"systemverilog.InlineSystemVerilog.inlineVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/InlineSystemVerilog/inlineVerilog.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Generates custom SystemVerilog to be injected in place of the output\nport's corresponding signal name.","enclosedBy":{"name":"InlineSystemVerilog","type":"mixin","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/InlineSystemVerilog-mixin.html"}},{"name":"instantiationVerilog","qualifiedName":"systemverilog.InlineSystemVerilog.instantiationVerilog","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/InlineSystemVerilog/instantiationVerilog.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Generates custom SystemVerilog to be injected in place of a module\ninstantiation.","enclosedBy":{"name":"InlineSystemVerilog","type":"mixin","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/InlineSystemVerilog-mixin.html"}},{"name":"SystemVerilogSynthesizer","qualifiedName":"systemverilog.SystemVerilogSynthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A Synthesizer which generates equivalent SystemVerilog as the\ngiven Module.","enclosedBy":{"name":"systemverilog","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog-library.html"}},{"name":"SystemVerilogSynthesizer","qualifiedName":"systemverilog.SystemVerilogSynthesizer.SystemVerilogSynthesizer","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer/SystemVerilogSynthesizer.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"SystemVerilogSynthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer-class.html"}},{"name":"generatesDefinition","qualifiedName":"systemverilog.SystemVerilogSynthesizer.generatesDefinition","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer/generatesDefinition.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"SystemVerilogSynthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer-class.html"}},{"name":"instantiationVerilogWithParameters","qualifiedName":"systemverilog.SystemVerilogSynthesizer.instantiationVerilogWithParameters","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer/instantiationVerilogWithParameters.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Creates a line of SystemVerilog that instantiates module.","enclosedBy":{"name":"SystemVerilogSynthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer-class.html"}},{"name":"synthesize","qualifiedName":"systemverilog.SystemVerilogSynthesizer.synthesize","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer/synthesize.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"","enclosedBy":{"name":"SystemVerilogSynthesizer","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_synthesizers_systemverilog/SystemVerilogSynthesizer-class.html"}},{"name":"values","qualifiedName":"values","href":"values/values-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":"Copyright (C) 2021-2022 Intel Corporation\nSPDX-License-Identifier: BSD-3-Clause"},{"name":"BigLogicValueBigIntUtilities","qualifiedName":"values.BigLogicValueBigIntUtilities","href":"values/BigLogicValueBigIntUtilities.html","type":"extension","overriddenDepth":0,"packageName":"rohd","desc":"Extends BigInt with utility functions that are useful for dealing with\nlarge bit vectors and conversion between types.","enclosedBy":{"name":"values","type":"library","href":"values/values-library.html"}},{"name":"toIntUnsigned","qualifiedName":"values.BigLogicValueBigIntUtilities.toIntUnsigned","href":"values/BigLogicValueBigIntUtilities/toIntUnsigned.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns this BigInt as an int.","enclosedBy":{"name":"BigLogicValueBigIntUtilities","type":"extension","href":"values/BigLogicValueBigIntUtilities.html"}},{"name":"LogicValue","qualifiedName":"values.LogicValue","href":"values/LogicValue-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"An immutable 4-value representation of an arbitrary number of bits.","enclosedBy":{"name":"values","type":"library","href":"values/values-library.html"}},{"name":"operator %","qualifiedName":"values.LogicValue.%","href":"values/LogicValue/operator_modulo.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Modulo operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator &","qualifiedName":"values.LogicValue.&","href":"values/LogicValue/operator_bitwise_and.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Bitwise AND operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator *","qualifiedName":"values.LogicValue.*","href":"values/LogicValue/operator_multiply.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Multiplication operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator +","qualifiedName":"values.LogicValue.+","href":"values/LogicValue/operator_plus.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Addition operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator -","qualifiedName":"values.LogicValue.-","href":"values/LogicValue/operator_minus.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Subtraction operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator /","qualifiedName":"values.LogicValue./","href":"values/LogicValue/operator_divide.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Division operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator <","qualifiedName":"values.LogicValue.<","href":"values/LogicValue/operator_less.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Less-than operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator <<","qualifiedName":"values.LogicValue.<<","href":"values/LogicValue/operator_shift_left.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical left-shift operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator <=","qualifiedName":"values.LogicValue.<=","href":"values/LogicValue/operator_less_equal.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Less-than-or-equal operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator ==","qualifiedName":"values.LogicValue.==","href":"values/LogicValue/operator_equals.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Returns true iff the width and all bits of this are equal to other.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator >","qualifiedName":"values.LogicValue.>","href":"values/LogicValue/operator_greater.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator >=","qualifiedName":"values.LogicValue.>=","href":"values/LogicValue/operator_greater_equal.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Greater-than-or-equal operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator >>","qualifiedName":"values.LogicValue.>>","href":"values/LogicValue/operator_shift_right.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Arithmetic right-shift operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator >>>","qualifiedName":"values.LogicValue.>>>","href":"values/LogicValue/operator_triple_shift.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Logical right-shift operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator []","qualifiedName":"values.LogicValue.[]","href":"values/LogicValue/operator_get.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns the ith bit of this LogicValue","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator ^","qualifiedName":"values.LogicValue.^","href":"values/LogicValue/operator_bitwise_exclusive_or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Bitwise XOR operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"and","qualifiedName":"values.LogicValue.and","href":"values/LogicValue/and.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary AND operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"bit","qualifiedName":"values.LogicValue.bit","href":"values/LogicValue/bit.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The current active value of this, if it has width 1, as a LogicValue.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"empty","qualifiedName":"values.LogicValue.empty","href":"values/LogicValue/empty-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"A zero-width value.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"eq","qualifiedName":"values.LogicValue.eq","href":"values/LogicValue/eq.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Equal-to operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"equalsWithDontCare","qualifiedName":"values.LogicValue.equalsWithDontCare","href":"values/LogicValue/equalsWithDontCare.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Checks if this is equal to other, except ignoring bits of\nwhich are not valid.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"extend","qualifiedName":"values.LogicValue.extend","href":"values/LogicValue/extend.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new LogicValue with width newWidth where the most\nsignificant bits for indices beyond the original width are set\nto fill.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"filled","qualifiedName":"values.LogicValue.filled","href":"values/LogicValue/filled.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a LogicValue with the width number of bits, where every\nbit has the same value of fill.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"from","qualifiedName":"values.LogicValue.from","href":"values/LogicValue/from.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a LogicValue from it.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"fromBigInt","qualifiedName":"values.LogicValue.fromBigInt","href":"values/LogicValue/fromBigInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts BigInt value to a valid LogicValue with width\nnumber of bits.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"fromBool","qualifiedName":"values.LogicValue.fromBool","href":"values/LogicValue/fromBool.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts bool value to a valid LogicValue with 1 bits either\none or zero.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"fromInt","qualifiedName":"values.LogicValue.fromInt","href":"values/LogicValue/fromInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts int value to a valid LogicValue with width\nnumber of bits.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"fromString","qualifiedName":"values.LogicValue.fromString","href":"values/LogicValue/fromString.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts a binary String representation of a LogicValue into a\nLogicValue.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"getRange","qualifiedName":"values.LogicValue.getRange","href":"values/LogicValue/getRange.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a subset LogicValue.  It is inclusive of startIndex, exclusive\nof endIndex.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"hashCode","qualifiedName":"values.LogicValue.hashCode","href":"values/LogicValue/hashCode.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The hash code for this object.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"isFloating","qualifiedName":"values.LogicValue.isFloating","href":"values/LogicValue/isFloating.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"True iff all bits are z.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"isNegedge","qualifiedName":"values.LogicValue.isNegedge","href":"values/LogicValue/isNegedge.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff the transition represents a negative edge.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"isPosedge","qualifiedName":"values.LogicValue.isPosedge","href":"values/LogicValue/isPosedge.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns true iff the transition represents a positive edge.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"isValid","qualifiedName":"values.LogicValue.isValid","href":"values/LogicValue/isValid.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"True iff all bits are 0 or 1, not a single x or z.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"length","qualifiedName":"values.LogicValue.length","href":"values/LogicValue/length.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The number of bits in this LogicValue.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"neq","qualifiedName":"values.LogicValue.neq","href":"values/LogicValue/neq.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Not equal-to operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"of","qualifiedName":"values.LogicValue.of","href":"values/LogicValue/of.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Constructs a LogicValue from it.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"ofBigInt","qualifiedName":"values.LogicValue.ofBigInt","href":"values/LogicValue/ofBigInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts BigInt value to a valid LogicValue with width\nnumber of bits.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"ofBool","qualifiedName":"values.LogicValue.ofBool","href":"values/LogicValue/ofBool.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts bool value to a valid LogicValue with 1 bits either\none or zero.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"ofInt","qualifiedName":"values.LogicValue.ofInt","href":"values/LogicValue/ofInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts int value to a valid LogicValue with width number\nof bits.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"ofString","qualifiedName":"values.LogicValue.ofString","href":"values/LogicValue/ofString.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts a binary String representation of a LogicValue into a\nLogicValue.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"one","qualifiedName":"values.LogicValue.one","href":"values/LogicValue/one-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"Logical value of 1.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"or","qualifiedName":"values.LogicValue.or","href":"values/LogicValue/or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary OR operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"replicate","qualifiedName":"values.LogicValue.replicate","href":"values/LogicValue/replicate.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns new LogicValue replicated multiplier times. An exception will\nbe thrown in case the multiplier is &lt;1","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"reversed","qualifiedName":"values.LogicValue.reversed","href":"values/LogicValue/reversed.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new LogicValue with the order of all bits in the reverse order\nof this LogicValue","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"signExtend","qualifiedName":"values.LogicValue.signExtend","href":"values/LogicValue/signExtend.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new LogicValue with width newWidth where new bits added are\nsign bits as the most significant bits.  The sign is determined using\ntwo's complement, so it takes the most significant bit of the original\nvalue and extends with that.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"slice","qualifiedName":"values.LogicValue.slice","href":"values/LogicValue/slice.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Accesses a subset of this LogicValue from startIndex to endIndex,\nboth inclusive.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"toBigInt","qualifiedName":"values.LogicValue.toBigInt","href":"values/LogicValue/toBigInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts valid a LogicValue to an int.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"toBool","qualifiedName":"values.LogicValue.toBool","href":"values/LogicValue/toBool.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts a valid logical value to a boolean.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"toInt","qualifiedName":"values.LogicValue.toInt","href":"values/LogicValue/toInt.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Converts valid a LogicValue to an int.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"toList","qualifiedName":"values.LogicValue.toList","href":"values/LogicValue/toList.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a this LogicValue as a List&lt;LogicValue&gt; where every element\nis 1 bit.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"toString","qualifiedName":"values.LogicValue.toString","href":"values/LogicValue/toString.html","type":"method","overriddenDepth":1,"packageName":"rohd","desc":"Converts this LogicValue to a binary String, including a decorator at\nthe front in SystemVerilog style.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"width","qualifiedName":"values.LogicValue.width","href":"values/LogicValue/width.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The number of bits in this LogicValue.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"withSet","qualifiedName":"values.LogicValue.withSet","href":"values/LogicValue/withSet.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a copy of this LogicValue with the bits starting from\nstartIndex up until startIndex + update.width set to update\ninstead of their original value.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"x","qualifiedName":"values.LogicValue.x","href":"values/LogicValue/x-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"Logical value of x.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"xor","qualifiedName":"values.LogicValue.xor","href":"values/LogicValue/xor.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Unary XOR operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"z","qualifiedName":"values.LogicValue.z","href":"values/LogicValue/z-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"Logical value of z.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"zero","qualifiedName":"values.LogicValue.zero","href":"values/LogicValue/zero-constant.html","type":"constant","overriddenDepth":0,"packageName":"rohd","desc":"Logical value of 0.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"zeroExtend","qualifiedName":"values.LogicValue.zeroExtend","href":"values/LogicValue/zeroExtend.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new LogicValue with width newWidth where new bits added are\nzeros as the most significant bits.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator |","qualifiedName":"values.LogicValue.|","href":"values/LogicValue/operator_bitwise_or.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Bitwise OR operation.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"operator ~","qualifiedName":"values.LogicValue.~","href":"values/LogicValue/operator_bitwise_negate.html","type":"method","overriddenDepth":0,"packageName":"rohd","desc":"Returns a new LogicValue with every bit inverted.","enclosedBy":{"name":"LogicValue","type":"class","href":"values/LogicValue-class.html"}},{"name":"LogicValues","qualifiedName":"values.LogicValues","href":"values/LogicValues.html","type":"typedef","overriddenDepth":0,"packageName":"rohd","desc":"Deprecated: use LogicValue instead.","enclosedBy":{"name":"values","type":"library","href":"values/values-library.html"}},{"name":"bin","qualifiedName":"values.bin","href":"values/bin.html","type":"function","overriddenDepth":0,"packageName":"rohd","desc":"Converts a binary String representation to a binary int.","enclosedBy":{"name":"values","type":"library","href":"values/values-library.html"}},{"name":"wave_dumper","qualifiedName":"wave_dumper","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper-library.html","type":"library","overriddenDepth":0,"packageName":"rohd","desc":""},{"name":"Dumper","qualifiedName":"wave_dumper.Dumper","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/Dumper.html","type":"typedef","overriddenDepth":0,"packageName":"rohd","desc":"Deprecated: use WaveDumper instead.","enclosedBy":{"name":"wave_dumper","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper-library.html"}},{"name":"WaveDumper","qualifiedName":"wave_dumper.WaveDumper","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper-class.html","type":"class","overriddenDepth":0,"packageName":"rohd","desc":"A waveform dumper for simulations.","enclosedBy":{"name":"wave_dumper","type":"library","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper-library.html"}},{"name":"WaveDumper","qualifiedName":"wave_dumper.WaveDumper.WaveDumper","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper/WaveDumper.html","type":"constructor","overriddenDepth":0,"packageName":"rohd","desc":"Attaches a WaveDumper to record all signal changes in a simulation of\nmodule in a VCD file at outputPath.","enclosedBy":{"name":"WaveDumper","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper-class.html"}},{"name":"module","qualifiedName":"wave_dumper.WaveDumper.module","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper/module.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The Module being dumped.","enclosedBy":{"name":"WaveDumper","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper-class.html"}},{"name":"outputPath","qualifiedName":"wave_dumper.WaveDumper.outputPath","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper/outputPath.html","type":"property","overriddenDepth":0,"packageName":"rohd","desc":"The output filepath of the generated waveforms.","enclosedBy":{"name":"WaveDumper","type":"class","href":"file-___home_runner_work_rohd-website_rohd-website_rohd_lib_src_wave_dumper/WaveDumper-class.html"}}]
