{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396834379192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396834379192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 09:32:49 2014 " "Processing started: Mon Apr 07 09:32:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396834379192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396834379192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_121220307_ARM32 -c lab3_121220307_ARM32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_121220307_ARM32 -c lab3_121220307_ARM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396834379192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1396834382208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_121220307_arm32.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_121220307_arm32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_121220307_ARM32 " "Found entity 1: lab3_121220307_ARM32" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396834382333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396834382333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_121220307_ARM32 " "Elaborating entity \"lab3_121220307_ARM32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1396834382442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(20) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(20): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(28) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(28): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(36) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(36): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(43) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(43): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(50) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(50): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(57) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(57): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(64) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(64): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(71) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(71): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(78) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(78): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(86) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(86): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(94) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(94): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(101) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(101): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(108) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(108): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(116) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(116): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(124) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(124): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lab3_121220307_ARM32.v(132) " "Verilog HDL assignment warning at lab3_121220307_ARM32.v(132): truncated value with size 32 to match size of target (1)" {  } { { "lab3_121220307_ARM32.v" "" { Text "F:/lab3_121220307_ARM32/lab3_121220307_ARM32.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396834382504 "|lab3_121220307_ARM32"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1396834385208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1396834387458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1396834387458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "809 " "Implemented 809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1396834387692 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1396834387692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "704 " "Implemented 704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1396834387692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1396834387692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396834387786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 09:33:07 2014 " "Processing ended: Mon Apr 07 09:33:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396834387786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396834387786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396834387786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396834387786 ""}
