
UserApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000200  08040200  08040200  00000200  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dce0  08040400  08040400  00000400  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d48  0804e0e0  0804e0e0  0000e0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804ee28  0804ee28  0001efa0  2**0
                  CONTENTS
  4 .ARM          00000008  0804ee28  0804ee28  0000ee28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804ee30  0804ee30  0001efa0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0804ee30  0804ee30  0000ee30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0804ee38  0804ee38  0000ee38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20001000  0804ee40  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .align16      00000010  0804ef90  0804ef90  0001ef90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000b23c  20001150  20001150  00021150  2**2
                  ALLOC
 11 ._user_heap_stack 00001204  2000c38c  2000c38c  00021150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001efa0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00063bfb  00000000  00000000  0001efd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000c008  00000000  00000000  00082bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001f046  00000000  00000000  0008ebd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00002408  00000000  00000000  000adc20  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00003680  00000000  00000000  000b0028  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00014086  00000000  00000000  000b36a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   000353d2  00000000  00000000  000c772e  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000fe241  00000000  00000000  000fcb00  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  001fad41  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000078d8  00000000  00000000  001fadbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stab         0000009c  00000000  00000000  00202694  2**2
                  CONTENTS, READONLY, DEBUGGING
 24 .stabstr      0000014d  00000000  00000000  00202730  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08040400 <__do_global_dtors_aux>:
 8040400:	b510      	push	{r4, lr}
 8040402:	4c05      	ldr	r4, [pc, #20]	; (8040418 <APPLI_region_ROM_start+0x18>)
 8040404:	7823      	ldrb	r3, [r4, #0]
 8040406:	b933      	cbnz	r3, 8040416 <__do_global_dtors_aux+0x16>
 8040408:	4b04      	ldr	r3, [pc, #16]	; (804041c <APPLI_region_ROM_start+0x1c>)
 804040a:	b113      	cbz	r3, 8040412 <__do_global_dtors_aux+0x12>
 804040c:	4804      	ldr	r0, [pc, #16]	; (8040420 <APPLI_region_ROM_start+0x20>)
 804040e:	f3af 8000 	nop.w
 8040412:	2301      	movs	r3, #1
 8040414:	7023      	strb	r3, [r4, #0]
 8040416:	bd10      	pop	{r4, pc}
 8040418:	20001150 	.word	0x20001150
 804041c:	00000000 	.word	0x00000000
 8040420:	0804e0c8 	.word	0x0804e0c8

08040424 <frame_dummy>:
 8040424:	b508      	push	{r3, lr}
 8040426:	4b03      	ldr	r3, [pc, #12]	; (8040434 <frame_dummy+0x10>)
 8040428:	b11b      	cbz	r3, 8040432 <frame_dummy+0xe>
 804042a:	4903      	ldr	r1, [pc, #12]	; (8040438 <frame_dummy+0x14>)
 804042c:	4803      	ldr	r0, [pc, #12]	; (804043c <frame_dummy+0x18>)
 804042e:	f3af 8000 	nop.w
 8040432:	bd08      	pop	{r3, pc}
 8040434:	00000000 	.word	0x00000000
 8040438:	20001154 	.word	0x20001154
 804043c:	0804e0c8 	.word	0x0804e0c8

08040440 <memchr>:
 8040440:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040444:	2a10      	cmp	r2, #16
 8040446:	db2b      	blt.n	80404a0 <memchr+0x60>
 8040448:	f010 0f07 	tst.w	r0, #7
 804044c:	d008      	beq.n	8040460 <memchr+0x20>
 804044e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040452:	3a01      	subs	r2, #1
 8040454:	428b      	cmp	r3, r1
 8040456:	d02d      	beq.n	80404b4 <memchr+0x74>
 8040458:	f010 0f07 	tst.w	r0, #7
 804045c:	b342      	cbz	r2, 80404b0 <memchr+0x70>
 804045e:	d1f6      	bne.n	804044e <memchr+0xe>
 8040460:	b4f0      	push	{r4, r5, r6, r7}
 8040462:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040466:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804046a:	f022 0407 	bic.w	r4, r2, #7
 804046e:	f07f 0700 	mvns.w	r7, #0
 8040472:	2300      	movs	r3, #0
 8040474:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040478:	3c08      	subs	r4, #8
 804047a:	ea85 0501 	eor.w	r5, r5, r1
 804047e:	ea86 0601 	eor.w	r6, r6, r1
 8040482:	fa85 f547 	uadd8	r5, r5, r7
 8040486:	faa3 f587 	sel	r5, r3, r7
 804048a:	fa86 f647 	uadd8	r6, r6, r7
 804048e:	faa5 f687 	sel	r6, r5, r7
 8040492:	b98e      	cbnz	r6, 80404b8 <memchr+0x78>
 8040494:	d1ee      	bne.n	8040474 <memchr+0x34>
 8040496:	bcf0      	pop	{r4, r5, r6, r7}
 8040498:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804049c:	f002 0207 	and.w	r2, r2, #7
 80404a0:	b132      	cbz	r2, 80404b0 <memchr+0x70>
 80404a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80404a6:	3a01      	subs	r2, #1
 80404a8:	ea83 0301 	eor.w	r3, r3, r1
 80404ac:	b113      	cbz	r3, 80404b4 <memchr+0x74>
 80404ae:	d1f8      	bne.n	80404a2 <memchr+0x62>
 80404b0:	2000      	movs	r0, #0
 80404b2:	4770      	bx	lr
 80404b4:	3801      	subs	r0, #1
 80404b6:	4770      	bx	lr
 80404b8:	2d00      	cmp	r5, #0
 80404ba:	bf06      	itte	eq
 80404bc:	4635      	moveq	r5, r6
 80404be:	3803      	subeq	r0, #3
 80404c0:	3807      	subne	r0, #7
 80404c2:	f015 0f01 	tst.w	r5, #1
 80404c6:	d107      	bne.n	80404d8 <memchr+0x98>
 80404c8:	3001      	adds	r0, #1
 80404ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80404ce:	bf02      	ittt	eq
 80404d0:	3001      	addeq	r0, #1
 80404d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80404d6:	3001      	addeq	r0, #1
 80404d8:	bcf0      	pop	{r4, r5, r6, r7}
 80404da:	3801      	subs	r0, #1
 80404dc:	4770      	bx	lr
 80404de:	bf00      	nop

080404e0 <__aeabi_drsub>:
 80404e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80404e4:	e002      	b.n	80404ec <__adddf3>
 80404e6:	bf00      	nop

080404e8 <__aeabi_dsub>:
 80404e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080404ec <__adddf3>:
 80404ec:	b530      	push	{r4, r5, lr}
 80404ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80404f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80404f6:	ea94 0f05 	teq	r4, r5
 80404fa:	bf08      	it	eq
 80404fc:	ea90 0f02 	teqeq	r0, r2
 8040500:	bf1f      	itttt	ne
 8040502:	ea54 0c00 	orrsne.w	ip, r4, r0
 8040506:	ea55 0c02 	orrsne.w	ip, r5, r2
 804050a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 804050e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8040512:	f000 80e2 	beq.w	80406da <__adddf3+0x1ee>
 8040516:	ea4f 5454 	mov.w	r4, r4, lsr #21
 804051a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 804051e:	bfb8      	it	lt
 8040520:	426d      	neglt	r5, r5
 8040522:	dd0c      	ble.n	804053e <__adddf3+0x52>
 8040524:	442c      	add	r4, r5
 8040526:	ea80 0202 	eor.w	r2, r0, r2
 804052a:	ea81 0303 	eor.w	r3, r1, r3
 804052e:	ea82 0000 	eor.w	r0, r2, r0
 8040532:	ea83 0101 	eor.w	r1, r3, r1
 8040536:	ea80 0202 	eor.w	r2, r0, r2
 804053a:	ea81 0303 	eor.w	r3, r1, r3
 804053e:	2d36      	cmp	r5, #54	; 0x36
 8040540:	bf88      	it	hi
 8040542:	bd30      	pophi	{r4, r5, pc}
 8040544:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040548:	ea4f 3101 	mov.w	r1, r1, lsl #12
 804054c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8040550:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8040554:	d002      	beq.n	804055c <__adddf3+0x70>
 8040556:	4240      	negs	r0, r0
 8040558:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 804055c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8040560:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040564:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8040568:	d002      	beq.n	8040570 <__adddf3+0x84>
 804056a:	4252      	negs	r2, r2
 804056c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8040570:	ea94 0f05 	teq	r4, r5
 8040574:	f000 80a7 	beq.w	80406c6 <__adddf3+0x1da>
 8040578:	f1a4 0401 	sub.w	r4, r4, #1
 804057c:	f1d5 0e20 	rsbs	lr, r5, #32
 8040580:	db0d      	blt.n	804059e <__adddf3+0xb2>
 8040582:	fa02 fc0e 	lsl.w	ip, r2, lr
 8040586:	fa22 f205 	lsr.w	r2, r2, r5
 804058a:	1880      	adds	r0, r0, r2
 804058c:	f141 0100 	adc.w	r1, r1, #0
 8040590:	fa03 f20e 	lsl.w	r2, r3, lr
 8040594:	1880      	adds	r0, r0, r2
 8040596:	fa43 f305 	asr.w	r3, r3, r5
 804059a:	4159      	adcs	r1, r3
 804059c:	e00e      	b.n	80405bc <__adddf3+0xd0>
 804059e:	f1a5 0520 	sub.w	r5, r5, #32
 80405a2:	f10e 0e20 	add.w	lr, lr, #32
 80405a6:	2a01      	cmp	r2, #1
 80405a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80405ac:	bf28      	it	cs
 80405ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80405b2:	fa43 f305 	asr.w	r3, r3, r5
 80405b6:	18c0      	adds	r0, r0, r3
 80405b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80405bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80405c0:	d507      	bpl.n	80405d2 <__adddf3+0xe6>
 80405c2:	f04f 0e00 	mov.w	lr, #0
 80405c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80405ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80405ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80405d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80405d6:	d31b      	bcc.n	8040610 <__adddf3+0x124>
 80405d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80405dc:	d30c      	bcc.n	80405f8 <__adddf3+0x10c>
 80405de:	0849      	lsrs	r1, r1, #1
 80405e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80405e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80405e8:	f104 0401 	add.w	r4, r4, #1
 80405ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80405f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80405f4:	f080 809a 	bcs.w	804072c <__adddf3+0x240>
 80405f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80405fc:	bf08      	it	eq
 80405fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040602:	f150 0000 	adcs.w	r0, r0, #0
 8040606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804060a:	ea41 0105 	orr.w	r1, r1, r5
 804060e:	bd30      	pop	{r4, r5, pc}
 8040610:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8040614:	4140      	adcs	r0, r0
 8040616:	eb41 0101 	adc.w	r1, r1, r1
 804061a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 804061e:	f1a4 0401 	sub.w	r4, r4, #1
 8040622:	d1e9      	bne.n	80405f8 <__adddf3+0x10c>
 8040624:	f091 0f00 	teq	r1, #0
 8040628:	bf04      	itt	eq
 804062a:	4601      	moveq	r1, r0
 804062c:	2000      	moveq	r0, #0
 804062e:	fab1 f381 	clz	r3, r1
 8040632:	bf08      	it	eq
 8040634:	3320      	addeq	r3, #32
 8040636:	f1a3 030b 	sub.w	r3, r3, #11
 804063a:	f1b3 0220 	subs.w	r2, r3, #32
 804063e:	da0c      	bge.n	804065a <__adddf3+0x16e>
 8040640:	320c      	adds	r2, #12
 8040642:	dd08      	ble.n	8040656 <__adddf3+0x16a>
 8040644:	f102 0c14 	add.w	ip, r2, #20
 8040648:	f1c2 020c 	rsb	r2, r2, #12
 804064c:	fa01 f00c 	lsl.w	r0, r1, ip
 8040650:	fa21 f102 	lsr.w	r1, r1, r2
 8040654:	e00c      	b.n	8040670 <__adddf3+0x184>
 8040656:	f102 0214 	add.w	r2, r2, #20
 804065a:	bfd8      	it	le
 804065c:	f1c2 0c20 	rsble	ip, r2, #32
 8040660:	fa01 f102 	lsl.w	r1, r1, r2
 8040664:	fa20 fc0c 	lsr.w	ip, r0, ip
 8040668:	bfdc      	itt	le
 804066a:	ea41 010c 	orrle.w	r1, r1, ip
 804066e:	4090      	lslle	r0, r2
 8040670:	1ae4      	subs	r4, r4, r3
 8040672:	bfa2      	ittt	ge
 8040674:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8040678:	4329      	orrge	r1, r5
 804067a:	bd30      	popge	{r4, r5, pc}
 804067c:	ea6f 0404 	mvn.w	r4, r4
 8040680:	3c1f      	subs	r4, #31
 8040682:	da1c      	bge.n	80406be <__adddf3+0x1d2>
 8040684:	340c      	adds	r4, #12
 8040686:	dc0e      	bgt.n	80406a6 <__adddf3+0x1ba>
 8040688:	f104 0414 	add.w	r4, r4, #20
 804068c:	f1c4 0220 	rsb	r2, r4, #32
 8040690:	fa20 f004 	lsr.w	r0, r0, r4
 8040694:	fa01 f302 	lsl.w	r3, r1, r2
 8040698:	ea40 0003 	orr.w	r0, r0, r3
 804069c:	fa21 f304 	lsr.w	r3, r1, r4
 80406a0:	ea45 0103 	orr.w	r1, r5, r3
 80406a4:	bd30      	pop	{r4, r5, pc}
 80406a6:	f1c4 040c 	rsb	r4, r4, #12
 80406aa:	f1c4 0220 	rsb	r2, r4, #32
 80406ae:	fa20 f002 	lsr.w	r0, r0, r2
 80406b2:	fa01 f304 	lsl.w	r3, r1, r4
 80406b6:	ea40 0003 	orr.w	r0, r0, r3
 80406ba:	4629      	mov	r1, r5
 80406bc:	bd30      	pop	{r4, r5, pc}
 80406be:	fa21 f004 	lsr.w	r0, r1, r4
 80406c2:	4629      	mov	r1, r5
 80406c4:	bd30      	pop	{r4, r5, pc}
 80406c6:	f094 0f00 	teq	r4, #0
 80406ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80406ce:	bf06      	itte	eq
 80406d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80406d4:	3401      	addeq	r4, #1
 80406d6:	3d01      	subne	r5, #1
 80406d8:	e74e      	b.n	8040578 <__adddf3+0x8c>
 80406da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80406de:	bf18      	it	ne
 80406e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80406e4:	d029      	beq.n	804073a <__adddf3+0x24e>
 80406e6:	ea94 0f05 	teq	r4, r5
 80406ea:	bf08      	it	eq
 80406ec:	ea90 0f02 	teqeq	r0, r2
 80406f0:	d005      	beq.n	80406fe <__adddf3+0x212>
 80406f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80406f6:	bf04      	itt	eq
 80406f8:	4619      	moveq	r1, r3
 80406fa:	4610      	moveq	r0, r2
 80406fc:	bd30      	pop	{r4, r5, pc}
 80406fe:	ea91 0f03 	teq	r1, r3
 8040702:	bf1e      	ittt	ne
 8040704:	2100      	movne	r1, #0
 8040706:	2000      	movne	r0, #0
 8040708:	bd30      	popne	{r4, r5, pc}
 804070a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 804070e:	d105      	bne.n	804071c <__adddf3+0x230>
 8040710:	0040      	lsls	r0, r0, #1
 8040712:	4149      	adcs	r1, r1
 8040714:	bf28      	it	cs
 8040716:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 804071a:	bd30      	pop	{r4, r5, pc}
 804071c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8040720:	bf3c      	itt	cc
 8040722:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8040726:	bd30      	popcc	{r4, r5, pc}
 8040728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 804072c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8040730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040734:	f04f 0000 	mov.w	r0, #0
 8040738:	bd30      	pop	{r4, r5, pc}
 804073a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 804073e:	bf1a      	itte	ne
 8040740:	4619      	movne	r1, r3
 8040742:	4610      	movne	r0, r2
 8040744:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8040748:	bf1c      	itt	ne
 804074a:	460b      	movne	r3, r1
 804074c:	4602      	movne	r2, r0
 804074e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040752:	bf06      	itte	eq
 8040754:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8040758:	ea91 0f03 	teqeq	r1, r3
 804075c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8040760:	bd30      	pop	{r4, r5, pc}
 8040762:	bf00      	nop

08040764 <__aeabi_ui2d>:
 8040764:	f090 0f00 	teq	r0, #0
 8040768:	bf04      	itt	eq
 804076a:	2100      	moveq	r1, #0
 804076c:	4770      	bxeq	lr
 804076e:	b530      	push	{r4, r5, lr}
 8040770:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040774:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040778:	f04f 0500 	mov.w	r5, #0
 804077c:	f04f 0100 	mov.w	r1, #0
 8040780:	e750      	b.n	8040624 <__adddf3+0x138>
 8040782:	bf00      	nop

08040784 <__aeabi_i2d>:
 8040784:	f090 0f00 	teq	r0, #0
 8040788:	bf04      	itt	eq
 804078a:	2100      	moveq	r1, #0
 804078c:	4770      	bxeq	lr
 804078e:	b530      	push	{r4, r5, lr}
 8040790:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040794:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8040798:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 804079c:	bf48      	it	mi
 804079e:	4240      	negmi	r0, r0
 80407a0:	f04f 0100 	mov.w	r1, #0
 80407a4:	e73e      	b.n	8040624 <__adddf3+0x138>
 80407a6:	bf00      	nop

080407a8 <__aeabi_f2d>:
 80407a8:	0042      	lsls	r2, r0, #1
 80407aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80407ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80407b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80407b6:	bf1f      	itttt	ne
 80407b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80407bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80407c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80407c4:	4770      	bxne	lr
 80407c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80407ca:	bf08      	it	eq
 80407cc:	4770      	bxeq	lr
 80407ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80407d2:	bf04      	itt	eq
 80407d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80407d8:	4770      	bxeq	lr
 80407da:	b530      	push	{r4, r5, lr}
 80407dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80407e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80407e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80407e8:	e71c      	b.n	8040624 <__adddf3+0x138>
 80407ea:	bf00      	nop

080407ec <__aeabi_ul2d>:
 80407ec:	ea50 0201 	orrs.w	r2, r0, r1
 80407f0:	bf08      	it	eq
 80407f2:	4770      	bxeq	lr
 80407f4:	b530      	push	{r4, r5, lr}
 80407f6:	f04f 0500 	mov.w	r5, #0
 80407fa:	e00a      	b.n	8040812 <__aeabi_l2d+0x16>

080407fc <__aeabi_l2d>:
 80407fc:	ea50 0201 	orrs.w	r2, r0, r1
 8040800:	bf08      	it	eq
 8040802:	4770      	bxeq	lr
 8040804:	b530      	push	{r4, r5, lr}
 8040806:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 804080a:	d502      	bpl.n	8040812 <__aeabi_l2d+0x16>
 804080c:	4240      	negs	r0, r0
 804080e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8040812:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8040816:	f104 0432 	add.w	r4, r4, #50	; 0x32
 804081a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 804081e:	f43f aed8 	beq.w	80405d2 <__adddf3+0xe6>
 8040822:	f04f 0203 	mov.w	r2, #3
 8040826:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 804082a:	bf18      	it	ne
 804082c:	3203      	addne	r2, #3
 804082e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8040832:	bf18      	it	ne
 8040834:	3203      	addne	r2, #3
 8040836:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 804083a:	f1c2 0320 	rsb	r3, r2, #32
 804083e:	fa00 fc03 	lsl.w	ip, r0, r3
 8040842:	fa20 f002 	lsr.w	r0, r0, r2
 8040846:	fa01 fe03 	lsl.w	lr, r1, r3
 804084a:	ea40 000e 	orr.w	r0, r0, lr
 804084e:	fa21 f102 	lsr.w	r1, r1, r2
 8040852:	4414      	add	r4, r2
 8040854:	e6bd      	b.n	80405d2 <__adddf3+0xe6>
 8040856:	bf00      	nop

08040858 <__aeabi_dmul>:
 8040858:	b570      	push	{r4, r5, r6, lr}
 804085a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 804085e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040862:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040866:	bf1d      	ittte	ne
 8040868:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 804086c:	ea94 0f0c 	teqne	r4, ip
 8040870:	ea95 0f0c 	teqne	r5, ip
 8040874:	f000 f8de 	bleq	8040a34 <__aeabi_dmul+0x1dc>
 8040878:	442c      	add	r4, r5
 804087a:	ea81 0603 	eor.w	r6, r1, r3
 804087e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8040882:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8040886:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 804088a:	bf18      	it	ne
 804088c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8040890:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8040898:	d038      	beq.n	804090c <__aeabi_dmul+0xb4>
 804089a:	fba0 ce02 	umull	ip, lr, r0, r2
 804089e:	f04f 0500 	mov.w	r5, #0
 80408a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80408a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80408aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80408ae:	f04f 0600 	mov.w	r6, #0
 80408b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80408b6:	f09c 0f00 	teq	ip, #0
 80408ba:	bf18      	it	ne
 80408bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80408c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80408c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80408c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80408cc:	d204      	bcs.n	80408d8 <__aeabi_dmul+0x80>
 80408ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80408d2:	416d      	adcs	r5, r5
 80408d4:	eb46 0606 	adc.w	r6, r6, r6
 80408d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80408dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80408e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80408e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80408e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80408ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80408f0:	bf88      	it	hi
 80408f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80408f6:	d81e      	bhi.n	8040936 <__aeabi_dmul+0xde>
 80408f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80408fc:	bf08      	it	eq
 80408fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8040902:	f150 0000 	adcs.w	r0, r0, #0
 8040906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 804090a:	bd70      	pop	{r4, r5, r6, pc}
 804090c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8040910:	ea46 0101 	orr.w	r1, r6, r1
 8040914:	ea40 0002 	orr.w	r0, r0, r2
 8040918:	ea81 0103 	eor.w	r1, r1, r3
 804091c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8040920:	bfc2      	ittt	gt
 8040922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 804092a:	bd70      	popgt	{r4, r5, r6, pc}
 804092c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040930:	f04f 0e00 	mov.w	lr, #0
 8040934:	3c01      	subs	r4, #1
 8040936:	f300 80ab 	bgt.w	8040a90 <__aeabi_dmul+0x238>
 804093a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 804093e:	bfde      	ittt	le
 8040940:	2000      	movle	r0, #0
 8040942:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8040946:	bd70      	pople	{r4, r5, r6, pc}
 8040948:	f1c4 0400 	rsb	r4, r4, #0
 804094c:	3c20      	subs	r4, #32
 804094e:	da35      	bge.n	80409bc <__aeabi_dmul+0x164>
 8040950:	340c      	adds	r4, #12
 8040952:	dc1b      	bgt.n	804098c <__aeabi_dmul+0x134>
 8040954:	f104 0414 	add.w	r4, r4, #20
 8040958:	f1c4 0520 	rsb	r5, r4, #32
 804095c:	fa00 f305 	lsl.w	r3, r0, r5
 8040960:	fa20 f004 	lsr.w	r0, r0, r4
 8040964:	fa01 f205 	lsl.w	r2, r1, r5
 8040968:	ea40 0002 	orr.w	r0, r0, r2
 804096c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8040970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8040974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8040978:	fa21 f604 	lsr.w	r6, r1, r4
 804097c:	eb42 0106 	adc.w	r1, r2, r6
 8040980:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8040984:	bf08      	it	eq
 8040986:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 804098a:	bd70      	pop	{r4, r5, r6, pc}
 804098c:	f1c4 040c 	rsb	r4, r4, #12
 8040990:	f1c4 0520 	rsb	r5, r4, #32
 8040994:	fa00 f304 	lsl.w	r3, r0, r4
 8040998:	fa20 f005 	lsr.w	r0, r0, r5
 804099c:	fa01 f204 	lsl.w	r2, r1, r4
 80409a0:	ea40 0002 	orr.w	r0, r0, r2
 80409a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80409ac:	f141 0100 	adc.w	r1, r1, #0
 80409b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409b4:	bf08      	it	eq
 80409b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409ba:	bd70      	pop	{r4, r5, r6, pc}
 80409bc:	f1c4 0520 	rsb	r5, r4, #32
 80409c0:	fa00 f205 	lsl.w	r2, r0, r5
 80409c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80409c8:	fa20 f304 	lsr.w	r3, r0, r4
 80409cc:	fa01 f205 	lsl.w	r2, r1, r5
 80409d0:	ea43 0302 	orr.w	r3, r3, r2
 80409d4:	fa21 f004 	lsr.w	r0, r1, r4
 80409d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80409dc:	fa21 f204 	lsr.w	r2, r1, r4
 80409e0:	ea20 0002 	bic.w	r0, r0, r2
 80409e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80409e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80409ec:	bf08      	it	eq
 80409ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80409f2:	bd70      	pop	{r4, r5, r6, pc}
 80409f4:	f094 0f00 	teq	r4, #0
 80409f8:	d10f      	bne.n	8040a1a <__aeabi_dmul+0x1c2>
 80409fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80409fe:	0040      	lsls	r0, r0, #1
 8040a00:	eb41 0101 	adc.w	r1, r1, r1
 8040a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040a08:	bf08      	it	eq
 8040a0a:	3c01      	subeq	r4, #1
 8040a0c:	d0f7      	beq.n	80409fe <__aeabi_dmul+0x1a6>
 8040a0e:	ea41 0106 	orr.w	r1, r1, r6
 8040a12:	f095 0f00 	teq	r5, #0
 8040a16:	bf18      	it	ne
 8040a18:	4770      	bxne	lr
 8040a1a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8040a1e:	0052      	lsls	r2, r2, #1
 8040a20:	eb43 0303 	adc.w	r3, r3, r3
 8040a24:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8040a28:	bf08      	it	eq
 8040a2a:	3d01      	subeq	r5, #1
 8040a2c:	d0f7      	beq.n	8040a1e <__aeabi_dmul+0x1c6>
 8040a2e:	ea43 0306 	orr.w	r3, r3, r6
 8040a32:	4770      	bx	lr
 8040a34:	ea94 0f0c 	teq	r4, ip
 8040a38:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040a3c:	bf18      	it	ne
 8040a3e:	ea95 0f0c 	teqne	r5, ip
 8040a42:	d00c      	beq.n	8040a5e <__aeabi_dmul+0x206>
 8040a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a48:	bf18      	it	ne
 8040a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a4e:	d1d1      	bne.n	80409f4 <__aeabi_dmul+0x19c>
 8040a50:	ea81 0103 	eor.w	r1, r1, r3
 8040a54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a58:	f04f 0000 	mov.w	r0, #0
 8040a5c:	bd70      	pop	{r4, r5, r6, pc}
 8040a5e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040a62:	bf06      	itte	eq
 8040a64:	4610      	moveq	r0, r2
 8040a66:	4619      	moveq	r1, r3
 8040a68:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040a6c:	d019      	beq.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a6e:	ea94 0f0c 	teq	r4, ip
 8040a72:	d102      	bne.n	8040a7a <__aeabi_dmul+0x222>
 8040a74:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8040a78:	d113      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a7a:	ea95 0f0c 	teq	r5, ip
 8040a7e:	d105      	bne.n	8040a8c <__aeabi_dmul+0x234>
 8040a80:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8040a84:	bf1c      	itt	ne
 8040a86:	4610      	movne	r0, r2
 8040a88:	4619      	movne	r1, r3
 8040a8a:	d10a      	bne.n	8040aa2 <__aeabi_dmul+0x24a>
 8040a8c:	ea81 0103 	eor.w	r1, r1, r3
 8040a90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8040a94:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040a98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8040a9c:	f04f 0000 	mov.w	r0, #0
 8040aa0:	bd70      	pop	{r4, r5, r6, pc}
 8040aa2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8040aa6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8040aaa:	bd70      	pop	{r4, r5, r6, pc}

08040aac <__aeabi_ddiv>:
 8040aac:	b570      	push	{r4, r5, r6, lr}
 8040aae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8040ab2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8040ab6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8040aba:	bf1d      	ittte	ne
 8040abc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8040ac0:	ea94 0f0c 	teqne	r4, ip
 8040ac4:	ea95 0f0c 	teqne	r5, ip
 8040ac8:	f000 f8a7 	bleq	8040c1a <__aeabi_ddiv+0x16e>
 8040acc:	eba4 0405 	sub.w	r4, r4, r5
 8040ad0:	ea81 0e03 	eor.w	lr, r1, r3
 8040ad4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040ad8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8040adc:	f000 8088 	beq.w	8040bf0 <__aeabi_ddiv+0x144>
 8040ae0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8040ae4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8040ae8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8040aec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8040af0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8040af4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8040af8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8040afc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8040b00:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8040b04:	429d      	cmp	r5, r3
 8040b06:	bf08      	it	eq
 8040b08:	4296      	cmpeq	r6, r2
 8040b0a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8040b0e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8040b12:	d202      	bcs.n	8040b1a <__aeabi_ddiv+0x6e>
 8040b14:	085b      	lsrs	r3, r3, #1
 8040b16:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b1a:	1ab6      	subs	r6, r6, r2
 8040b1c:	eb65 0503 	sbc.w	r5, r5, r3
 8040b20:	085b      	lsrs	r3, r3, #1
 8040b22:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8040b2a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8040b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b36:	bf22      	ittt	cs
 8040b38:	1ab6      	subcs	r6, r6, r2
 8040b3a:	4675      	movcs	r5, lr
 8040b3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8040b40:	085b      	lsrs	r3, r3, #1
 8040b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b4e:	bf22      	ittt	cs
 8040b50:	1ab6      	subcs	r6, r6, r2
 8040b52:	4675      	movcs	r5, lr
 8040b54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8040b58:	085b      	lsrs	r3, r3, #1
 8040b5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b66:	bf22      	ittt	cs
 8040b68:	1ab6      	subcs	r6, r6, r2
 8040b6a:	4675      	movcs	r5, lr
 8040b6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8040b70:	085b      	lsrs	r3, r3, #1
 8040b72:	ea4f 0232 	mov.w	r2, r2, rrx
 8040b76:	ebb6 0e02 	subs.w	lr, r6, r2
 8040b7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8040b7e:	bf22      	ittt	cs
 8040b80:	1ab6      	subcs	r6, r6, r2
 8040b82:	4675      	movcs	r5, lr
 8040b84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8040b88:	ea55 0e06 	orrs.w	lr, r5, r6
 8040b8c:	d018      	beq.n	8040bc0 <__aeabi_ddiv+0x114>
 8040b8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8040b92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8040b96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8040b9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8040b9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8040ba2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8040ba6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8040baa:	d1c0      	bne.n	8040b2e <__aeabi_ddiv+0x82>
 8040bac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bb0:	d10b      	bne.n	8040bca <__aeabi_ddiv+0x11e>
 8040bb2:	ea41 0100 	orr.w	r1, r1, r0
 8040bb6:	f04f 0000 	mov.w	r0, #0
 8040bba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8040bbe:	e7b6      	b.n	8040b2e <__aeabi_ddiv+0x82>
 8040bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8040bc4:	bf04      	itt	eq
 8040bc6:	4301      	orreq	r1, r0
 8040bc8:	2000      	moveq	r0, #0
 8040bca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8040bce:	bf88      	it	hi
 8040bd0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8040bd4:	f63f aeaf 	bhi.w	8040936 <__aeabi_dmul+0xde>
 8040bd8:	ebb5 0c03 	subs.w	ip, r5, r3
 8040bdc:	bf04      	itt	eq
 8040bde:	ebb6 0c02 	subseq.w	ip, r6, r2
 8040be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8040be6:	f150 0000 	adcs.w	r0, r0, #0
 8040bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8040bee:	bd70      	pop	{r4, r5, r6, pc}
 8040bf0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8040bf4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8040bf8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8040bfc:	bfc2      	ittt	gt
 8040bfe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8040c02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8040c06:	bd70      	popgt	{r4, r5, r6, pc}
 8040c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8040c0c:	f04f 0e00 	mov.w	lr, #0
 8040c10:	3c01      	subs	r4, #1
 8040c12:	e690      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c14:	ea45 0e06 	orr.w	lr, r5, r6
 8040c18:	e68d      	b.n	8040936 <__aeabi_dmul+0xde>
 8040c1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8040c1e:	ea94 0f0c 	teq	r4, ip
 8040c22:	bf08      	it	eq
 8040c24:	ea95 0f0c 	teqeq	r5, ip
 8040c28:	f43f af3b 	beq.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c2c:	ea94 0f0c 	teq	r4, ip
 8040c30:	d10a      	bne.n	8040c48 <__aeabi_ddiv+0x19c>
 8040c32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8040c36:	f47f af34 	bne.w	8040aa2 <__aeabi_dmul+0x24a>
 8040c3a:	ea95 0f0c 	teq	r5, ip
 8040c3e:	f47f af25 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c42:	4610      	mov	r0, r2
 8040c44:	4619      	mov	r1, r3
 8040c46:	e72c      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c48:	ea95 0f0c 	teq	r5, ip
 8040c4c:	d106      	bne.n	8040c5c <__aeabi_ddiv+0x1b0>
 8040c4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8040c52:	f43f aefd 	beq.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c56:	4610      	mov	r0, r2
 8040c58:	4619      	mov	r1, r3
 8040c5a:	e722      	b.n	8040aa2 <__aeabi_dmul+0x24a>
 8040c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8040c60:	bf18      	it	ne
 8040c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8040c66:	f47f aec5 	bne.w	80409f4 <__aeabi_dmul+0x19c>
 8040c6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8040c6e:	f47f af0d 	bne.w	8040a8c <__aeabi_dmul+0x234>
 8040c72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8040c76:	f47f aeeb 	bne.w	8040a50 <__aeabi_dmul+0x1f8>
 8040c7a:	e712      	b.n	8040aa2 <__aeabi_dmul+0x24a>

08040c7c <__gedf2>:
 8040c7c:	f04f 3cff 	mov.w	ip, #4294967295
 8040c80:	e006      	b.n	8040c90 <__cmpdf2+0x4>
 8040c82:	bf00      	nop

08040c84 <__ledf2>:
 8040c84:	f04f 0c01 	mov.w	ip, #1
 8040c88:	e002      	b.n	8040c90 <__cmpdf2+0x4>
 8040c8a:	bf00      	nop

08040c8c <__cmpdf2>:
 8040c8c:	f04f 0c01 	mov.w	ip, #1
 8040c90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8040c94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040c98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040c9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040ca0:	bf18      	it	ne
 8040ca2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8040ca6:	d01b      	beq.n	8040ce0 <__cmpdf2+0x54>
 8040ca8:	b001      	add	sp, #4
 8040caa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8040cae:	bf0c      	ite	eq
 8040cb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8040cb4:	ea91 0f03 	teqne	r1, r3
 8040cb8:	bf02      	ittt	eq
 8040cba:	ea90 0f02 	teqeq	r0, r2
 8040cbe:	2000      	moveq	r0, #0
 8040cc0:	4770      	bxeq	lr
 8040cc2:	f110 0f00 	cmn.w	r0, #0
 8040cc6:	ea91 0f03 	teq	r1, r3
 8040cca:	bf58      	it	pl
 8040ccc:	4299      	cmppl	r1, r3
 8040cce:	bf08      	it	eq
 8040cd0:	4290      	cmpeq	r0, r2
 8040cd2:	bf2c      	ite	cs
 8040cd4:	17d8      	asrcs	r0, r3, #31
 8040cd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8040cda:	f040 0001 	orr.w	r0, r0, #1
 8040cde:	4770      	bx	lr
 8040ce0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8040ce4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040ce8:	d102      	bne.n	8040cf0 <__cmpdf2+0x64>
 8040cea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8040cee:	d107      	bne.n	8040d00 <__cmpdf2+0x74>
 8040cf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8040cf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8040cf8:	d1d6      	bne.n	8040ca8 <__cmpdf2+0x1c>
 8040cfa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8040cfe:	d0d3      	beq.n	8040ca8 <__cmpdf2+0x1c>
 8040d00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8040d04:	4770      	bx	lr
 8040d06:	bf00      	nop

08040d08 <__aeabi_cdrcmple>:
 8040d08:	4684      	mov	ip, r0
 8040d0a:	4610      	mov	r0, r2
 8040d0c:	4662      	mov	r2, ip
 8040d0e:	468c      	mov	ip, r1
 8040d10:	4619      	mov	r1, r3
 8040d12:	4663      	mov	r3, ip
 8040d14:	e000      	b.n	8040d18 <__aeabi_cdcmpeq>
 8040d16:	bf00      	nop

08040d18 <__aeabi_cdcmpeq>:
 8040d18:	b501      	push	{r0, lr}
 8040d1a:	f7ff ffb7 	bl	8040c8c <__cmpdf2>
 8040d1e:	2800      	cmp	r0, #0
 8040d20:	bf48      	it	mi
 8040d22:	f110 0f00 	cmnmi.w	r0, #0
 8040d26:	bd01      	pop	{r0, pc}

08040d28 <__aeabi_dcmpeq>:
 8040d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d2c:	f7ff fff4 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d30:	bf0c      	ite	eq
 8040d32:	2001      	moveq	r0, #1
 8040d34:	2000      	movne	r0, #0
 8040d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d3a:	bf00      	nop

08040d3c <__aeabi_dcmplt>:
 8040d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d40:	f7ff ffea 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d44:	bf34      	ite	cc
 8040d46:	2001      	movcc	r0, #1
 8040d48:	2000      	movcs	r0, #0
 8040d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d4e:	bf00      	nop

08040d50 <__aeabi_dcmple>:
 8040d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d54:	f7ff ffe0 	bl	8040d18 <__aeabi_cdcmpeq>
 8040d58:	bf94      	ite	ls
 8040d5a:	2001      	movls	r0, #1
 8040d5c:	2000      	movhi	r0, #0
 8040d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d62:	bf00      	nop

08040d64 <__aeabi_dcmpge>:
 8040d64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d68:	f7ff ffce 	bl	8040d08 <__aeabi_cdrcmple>
 8040d6c:	bf94      	ite	ls
 8040d6e:	2001      	movls	r0, #1
 8040d70:	2000      	movhi	r0, #0
 8040d72:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d76:	bf00      	nop

08040d78 <__aeabi_dcmpgt>:
 8040d78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8040d7c:	f7ff ffc4 	bl	8040d08 <__aeabi_cdrcmple>
 8040d80:	bf34      	ite	cc
 8040d82:	2001      	movcc	r0, #1
 8040d84:	2000      	movcs	r0, #0
 8040d86:	f85d fb08 	ldr.w	pc, [sp], #8
 8040d8a:	bf00      	nop

08040d8c <__aeabi_d2iz>:
 8040d8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8040d90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040d94:	d215      	bcs.n	8040dc2 <__aeabi_d2iz+0x36>
 8040d96:	d511      	bpl.n	8040dbc <__aeabi_d2iz+0x30>
 8040d98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040d9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040da0:	d912      	bls.n	8040dc8 <__aeabi_d2iz+0x3c>
 8040da2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040da6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040daa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8040db2:	fa23 f002 	lsr.w	r0, r3, r2
 8040db6:	bf18      	it	ne
 8040db8:	4240      	negne	r0, r0
 8040dba:	4770      	bx	lr
 8040dbc:	f04f 0000 	mov.w	r0, #0
 8040dc0:	4770      	bx	lr
 8040dc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040dc6:	d105      	bne.n	8040dd4 <__aeabi_d2iz+0x48>
 8040dc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8040dcc:	bf08      	it	eq
 8040dce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8040dd2:	4770      	bx	lr
 8040dd4:	f04f 0000 	mov.w	r0, #0
 8040dd8:	4770      	bx	lr
 8040dda:	bf00      	nop

08040ddc <__aeabi_d2uiz>:
 8040ddc:	004a      	lsls	r2, r1, #1
 8040dde:	d211      	bcs.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8040de4:	d211      	bcs.n	8040e0a <__aeabi_d2uiz+0x2e>
 8040de6:	d50d      	bpl.n	8040e04 <__aeabi_d2uiz+0x28>
 8040de8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8040dec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8040df0:	d40e      	bmi.n	8040e10 <__aeabi_d2uiz+0x34>
 8040df2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8040df6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8040dfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8040dfe:	fa23 f002 	lsr.w	r0, r3, r2
 8040e02:	4770      	bx	lr
 8040e04:	f04f 0000 	mov.w	r0, #0
 8040e08:	4770      	bx	lr
 8040e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8040e0e:	d102      	bne.n	8040e16 <__aeabi_d2uiz+0x3a>
 8040e10:	f04f 30ff 	mov.w	r0, #4294967295
 8040e14:	4770      	bx	lr
 8040e16:	f04f 0000 	mov.w	r0, #0
 8040e1a:	4770      	bx	lr

08040e1c <__aeabi_uldivmod>:
 8040e1c:	b953      	cbnz	r3, 8040e34 <__aeabi_uldivmod+0x18>
 8040e1e:	b94a      	cbnz	r2, 8040e34 <__aeabi_uldivmod+0x18>
 8040e20:	2900      	cmp	r1, #0
 8040e22:	bf08      	it	eq
 8040e24:	2800      	cmpeq	r0, #0
 8040e26:	bf1c      	itt	ne
 8040e28:	f04f 31ff 	movne.w	r1, #4294967295
 8040e2c:	f04f 30ff 	movne.w	r0, #4294967295
 8040e30:	f000 b972 	b.w	8041118 <__aeabi_idiv0>
 8040e34:	f1ad 0c08 	sub.w	ip, sp, #8
 8040e38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040e3c:	f000 f806 	bl	8040e4c <__udivmoddi4>
 8040e40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040e44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8040e48:	b004      	add	sp, #16
 8040e4a:	4770      	bx	lr

08040e4c <__udivmoddi4>:
 8040e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040e50:	9e08      	ldr	r6, [sp, #32]
 8040e52:	4604      	mov	r4, r0
 8040e54:	4688      	mov	r8, r1
 8040e56:	2b00      	cmp	r3, #0
 8040e58:	d14b      	bne.n	8040ef2 <__udivmoddi4+0xa6>
 8040e5a:	428a      	cmp	r2, r1
 8040e5c:	4615      	mov	r5, r2
 8040e5e:	d967      	bls.n	8040f30 <__udivmoddi4+0xe4>
 8040e60:	fab2 f282 	clz	r2, r2
 8040e64:	b14a      	cbz	r2, 8040e7a <__udivmoddi4+0x2e>
 8040e66:	f1c2 0720 	rsb	r7, r2, #32
 8040e6a:	fa01 f302 	lsl.w	r3, r1, r2
 8040e6e:	fa20 f707 	lsr.w	r7, r0, r7
 8040e72:	4095      	lsls	r5, r2
 8040e74:	ea47 0803 	orr.w	r8, r7, r3
 8040e78:	4094      	lsls	r4, r2
 8040e7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040e7e:	0c23      	lsrs	r3, r4, #16
 8040e80:	fbb8 f7fe 	udiv	r7, r8, lr
 8040e84:	fa1f fc85 	uxth.w	ip, r5
 8040e88:	fb0e 8817 	mls	r8, lr, r7, r8
 8040e8c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8040e90:	fb07 f10c 	mul.w	r1, r7, ip
 8040e94:	4299      	cmp	r1, r3
 8040e96:	d909      	bls.n	8040eac <__udivmoddi4+0x60>
 8040e98:	18eb      	adds	r3, r5, r3
 8040e9a:	f107 30ff 	add.w	r0, r7, #4294967295
 8040e9e:	f080 811b 	bcs.w	80410d8 <__udivmoddi4+0x28c>
 8040ea2:	4299      	cmp	r1, r3
 8040ea4:	f240 8118 	bls.w	80410d8 <__udivmoddi4+0x28c>
 8040ea8:	3f02      	subs	r7, #2
 8040eaa:	442b      	add	r3, r5
 8040eac:	1a5b      	subs	r3, r3, r1
 8040eae:	b2a4      	uxth	r4, r4
 8040eb0:	fbb3 f0fe 	udiv	r0, r3, lr
 8040eb4:	fb0e 3310 	mls	r3, lr, r0, r3
 8040eb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040ebc:	fb00 fc0c 	mul.w	ip, r0, ip
 8040ec0:	45a4      	cmp	ip, r4
 8040ec2:	d909      	bls.n	8040ed8 <__udivmoddi4+0x8c>
 8040ec4:	192c      	adds	r4, r5, r4
 8040ec6:	f100 33ff 	add.w	r3, r0, #4294967295
 8040eca:	f080 8107 	bcs.w	80410dc <__udivmoddi4+0x290>
 8040ece:	45a4      	cmp	ip, r4
 8040ed0:	f240 8104 	bls.w	80410dc <__udivmoddi4+0x290>
 8040ed4:	3802      	subs	r0, #2
 8040ed6:	442c      	add	r4, r5
 8040ed8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8040edc:	eba4 040c 	sub.w	r4, r4, ip
 8040ee0:	2700      	movs	r7, #0
 8040ee2:	b11e      	cbz	r6, 8040eec <__udivmoddi4+0xa0>
 8040ee4:	40d4      	lsrs	r4, r2
 8040ee6:	2300      	movs	r3, #0
 8040ee8:	e9c6 4300 	strd	r4, r3, [r6]
 8040eec:	4639      	mov	r1, r7
 8040eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040ef2:	428b      	cmp	r3, r1
 8040ef4:	d909      	bls.n	8040f0a <__udivmoddi4+0xbe>
 8040ef6:	2e00      	cmp	r6, #0
 8040ef8:	f000 80eb 	beq.w	80410d2 <__udivmoddi4+0x286>
 8040efc:	2700      	movs	r7, #0
 8040efe:	e9c6 0100 	strd	r0, r1, [r6]
 8040f02:	4638      	mov	r0, r7
 8040f04:	4639      	mov	r1, r7
 8040f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040f0a:	fab3 f783 	clz	r7, r3
 8040f0e:	2f00      	cmp	r7, #0
 8040f10:	d147      	bne.n	8040fa2 <__udivmoddi4+0x156>
 8040f12:	428b      	cmp	r3, r1
 8040f14:	d302      	bcc.n	8040f1c <__udivmoddi4+0xd0>
 8040f16:	4282      	cmp	r2, r0
 8040f18:	f200 80fa 	bhi.w	8041110 <__udivmoddi4+0x2c4>
 8040f1c:	1a84      	subs	r4, r0, r2
 8040f1e:	eb61 0303 	sbc.w	r3, r1, r3
 8040f22:	2001      	movs	r0, #1
 8040f24:	4698      	mov	r8, r3
 8040f26:	2e00      	cmp	r6, #0
 8040f28:	d0e0      	beq.n	8040eec <__udivmoddi4+0xa0>
 8040f2a:	e9c6 4800 	strd	r4, r8, [r6]
 8040f2e:	e7dd      	b.n	8040eec <__udivmoddi4+0xa0>
 8040f30:	b902      	cbnz	r2, 8040f34 <__udivmoddi4+0xe8>
 8040f32:	deff      	udf	#255	; 0xff
 8040f34:	fab2 f282 	clz	r2, r2
 8040f38:	2a00      	cmp	r2, #0
 8040f3a:	f040 808f 	bne.w	804105c <__udivmoddi4+0x210>
 8040f3e:	1b49      	subs	r1, r1, r5
 8040f40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8040f44:	fa1f f885 	uxth.w	r8, r5
 8040f48:	2701      	movs	r7, #1
 8040f4a:	fbb1 fcfe 	udiv	ip, r1, lr
 8040f4e:	0c23      	lsrs	r3, r4, #16
 8040f50:	fb0e 111c 	mls	r1, lr, ip, r1
 8040f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040f58:	fb08 f10c 	mul.w	r1, r8, ip
 8040f5c:	4299      	cmp	r1, r3
 8040f5e:	d907      	bls.n	8040f70 <__udivmoddi4+0x124>
 8040f60:	18eb      	adds	r3, r5, r3
 8040f62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8040f66:	d202      	bcs.n	8040f6e <__udivmoddi4+0x122>
 8040f68:	4299      	cmp	r1, r3
 8040f6a:	f200 80cd 	bhi.w	8041108 <__udivmoddi4+0x2bc>
 8040f6e:	4684      	mov	ip, r0
 8040f70:	1a59      	subs	r1, r3, r1
 8040f72:	b2a3      	uxth	r3, r4
 8040f74:	fbb1 f0fe 	udiv	r0, r1, lr
 8040f78:	fb0e 1410 	mls	r4, lr, r0, r1
 8040f7c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8040f80:	fb08 f800 	mul.w	r8, r8, r0
 8040f84:	45a0      	cmp	r8, r4
 8040f86:	d907      	bls.n	8040f98 <__udivmoddi4+0x14c>
 8040f88:	192c      	adds	r4, r5, r4
 8040f8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8040f8e:	d202      	bcs.n	8040f96 <__udivmoddi4+0x14a>
 8040f90:	45a0      	cmp	r8, r4
 8040f92:	f200 80b6 	bhi.w	8041102 <__udivmoddi4+0x2b6>
 8040f96:	4618      	mov	r0, r3
 8040f98:	eba4 0408 	sub.w	r4, r4, r8
 8040f9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8040fa0:	e79f      	b.n	8040ee2 <__udivmoddi4+0x96>
 8040fa2:	f1c7 0c20 	rsb	ip, r7, #32
 8040fa6:	40bb      	lsls	r3, r7
 8040fa8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8040fac:	ea4e 0e03 	orr.w	lr, lr, r3
 8040fb0:	fa01 f407 	lsl.w	r4, r1, r7
 8040fb4:	fa20 f50c 	lsr.w	r5, r0, ip
 8040fb8:	fa21 f30c 	lsr.w	r3, r1, ip
 8040fbc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8040fc0:	4325      	orrs	r5, r4
 8040fc2:	fbb3 f9f8 	udiv	r9, r3, r8
 8040fc6:	0c2c      	lsrs	r4, r5, #16
 8040fc8:	fb08 3319 	mls	r3, r8, r9, r3
 8040fcc:	fa1f fa8e 	uxth.w	sl, lr
 8040fd0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8040fd4:	fb09 f40a 	mul.w	r4, r9, sl
 8040fd8:	429c      	cmp	r4, r3
 8040fda:	fa02 f207 	lsl.w	r2, r2, r7
 8040fde:	fa00 f107 	lsl.w	r1, r0, r7
 8040fe2:	d90b      	bls.n	8040ffc <__udivmoddi4+0x1b0>
 8040fe4:	eb1e 0303 	adds.w	r3, lr, r3
 8040fe8:	f109 30ff 	add.w	r0, r9, #4294967295
 8040fec:	f080 8087 	bcs.w	80410fe <__udivmoddi4+0x2b2>
 8040ff0:	429c      	cmp	r4, r3
 8040ff2:	f240 8084 	bls.w	80410fe <__udivmoddi4+0x2b2>
 8040ff6:	f1a9 0902 	sub.w	r9, r9, #2
 8040ffa:	4473      	add	r3, lr
 8040ffc:	1b1b      	subs	r3, r3, r4
 8040ffe:	b2ad      	uxth	r5, r5
 8041000:	fbb3 f0f8 	udiv	r0, r3, r8
 8041004:	fb08 3310 	mls	r3, r8, r0, r3
 8041008:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 804100c:	fb00 fa0a 	mul.w	sl, r0, sl
 8041010:	45a2      	cmp	sl, r4
 8041012:	d908      	bls.n	8041026 <__udivmoddi4+0x1da>
 8041014:	eb1e 0404 	adds.w	r4, lr, r4
 8041018:	f100 33ff 	add.w	r3, r0, #4294967295
 804101c:	d26b      	bcs.n	80410f6 <__udivmoddi4+0x2aa>
 804101e:	45a2      	cmp	sl, r4
 8041020:	d969      	bls.n	80410f6 <__udivmoddi4+0x2aa>
 8041022:	3802      	subs	r0, #2
 8041024:	4474      	add	r4, lr
 8041026:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 804102a:	fba0 8902 	umull	r8, r9, r0, r2
 804102e:	eba4 040a 	sub.w	r4, r4, sl
 8041032:	454c      	cmp	r4, r9
 8041034:	46c2      	mov	sl, r8
 8041036:	464b      	mov	r3, r9
 8041038:	d354      	bcc.n	80410e4 <__udivmoddi4+0x298>
 804103a:	d051      	beq.n	80410e0 <__udivmoddi4+0x294>
 804103c:	2e00      	cmp	r6, #0
 804103e:	d069      	beq.n	8041114 <__udivmoddi4+0x2c8>
 8041040:	ebb1 050a 	subs.w	r5, r1, sl
 8041044:	eb64 0403 	sbc.w	r4, r4, r3
 8041048:	fa04 fc0c 	lsl.w	ip, r4, ip
 804104c:	40fd      	lsrs	r5, r7
 804104e:	40fc      	lsrs	r4, r7
 8041050:	ea4c 0505 	orr.w	r5, ip, r5
 8041054:	e9c6 5400 	strd	r5, r4, [r6]
 8041058:	2700      	movs	r7, #0
 804105a:	e747      	b.n	8040eec <__udivmoddi4+0xa0>
 804105c:	f1c2 0320 	rsb	r3, r2, #32
 8041060:	fa20 f703 	lsr.w	r7, r0, r3
 8041064:	4095      	lsls	r5, r2
 8041066:	fa01 f002 	lsl.w	r0, r1, r2
 804106a:	fa21 f303 	lsr.w	r3, r1, r3
 804106e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8041072:	4338      	orrs	r0, r7
 8041074:	0c01      	lsrs	r1, r0, #16
 8041076:	fbb3 f7fe 	udiv	r7, r3, lr
 804107a:	fa1f f885 	uxth.w	r8, r5
 804107e:	fb0e 3317 	mls	r3, lr, r7, r3
 8041082:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8041086:	fb07 f308 	mul.w	r3, r7, r8
 804108a:	428b      	cmp	r3, r1
 804108c:	fa04 f402 	lsl.w	r4, r4, r2
 8041090:	d907      	bls.n	80410a2 <__udivmoddi4+0x256>
 8041092:	1869      	adds	r1, r5, r1
 8041094:	f107 3cff 	add.w	ip, r7, #4294967295
 8041098:	d22f      	bcs.n	80410fa <__udivmoddi4+0x2ae>
 804109a:	428b      	cmp	r3, r1
 804109c:	d92d      	bls.n	80410fa <__udivmoddi4+0x2ae>
 804109e:	3f02      	subs	r7, #2
 80410a0:	4429      	add	r1, r5
 80410a2:	1acb      	subs	r3, r1, r3
 80410a4:	b281      	uxth	r1, r0
 80410a6:	fbb3 f0fe 	udiv	r0, r3, lr
 80410aa:	fb0e 3310 	mls	r3, lr, r0, r3
 80410ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80410b2:	fb00 f308 	mul.w	r3, r0, r8
 80410b6:	428b      	cmp	r3, r1
 80410b8:	d907      	bls.n	80410ca <__udivmoddi4+0x27e>
 80410ba:	1869      	adds	r1, r5, r1
 80410bc:	f100 3cff 	add.w	ip, r0, #4294967295
 80410c0:	d217      	bcs.n	80410f2 <__udivmoddi4+0x2a6>
 80410c2:	428b      	cmp	r3, r1
 80410c4:	d915      	bls.n	80410f2 <__udivmoddi4+0x2a6>
 80410c6:	3802      	subs	r0, #2
 80410c8:	4429      	add	r1, r5
 80410ca:	1ac9      	subs	r1, r1, r3
 80410cc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80410d0:	e73b      	b.n	8040f4a <__udivmoddi4+0xfe>
 80410d2:	4637      	mov	r7, r6
 80410d4:	4630      	mov	r0, r6
 80410d6:	e709      	b.n	8040eec <__udivmoddi4+0xa0>
 80410d8:	4607      	mov	r7, r0
 80410da:	e6e7      	b.n	8040eac <__udivmoddi4+0x60>
 80410dc:	4618      	mov	r0, r3
 80410de:	e6fb      	b.n	8040ed8 <__udivmoddi4+0x8c>
 80410e0:	4541      	cmp	r1, r8
 80410e2:	d2ab      	bcs.n	804103c <__udivmoddi4+0x1f0>
 80410e4:	ebb8 0a02 	subs.w	sl, r8, r2
 80410e8:	eb69 020e 	sbc.w	r2, r9, lr
 80410ec:	3801      	subs	r0, #1
 80410ee:	4613      	mov	r3, r2
 80410f0:	e7a4      	b.n	804103c <__udivmoddi4+0x1f0>
 80410f2:	4660      	mov	r0, ip
 80410f4:	e7e9      	b.n	80410ca <__udivmoddi4+0x27e>
 80410f6:	4618      	mov	r0, r3
 80410f8:	e795      	b.n	8041026 <__udivmoddi4+0x1da>
 80410fa:	4667      	mov	r7, ip
 80410fc:	e7d1      	b.n	80410a2 <__udivmoddi4+0x256>
 80410fe:	4681      	mov	r9, r0
 8041100:	e77c      	b.n	8040ffc <__udivmoddi4+0x1b0>
 8041102:	3802      	subs	r0, #2
 8041104:	442c      	add	r4, r5
 8041106:	e747      	b.n	8040f98 <__udivmoddi4+0x14c>
 8041108:	f1ac 0c02 	sub.w	ip, ip, #2
 804110c:	442b      	add	r3, r5
 804110e:	e72f      	b.n	8040f70 <__udivmoddi4+0x124>
 8041110:	4638      	mov	r0, r7
 8041112:	e708      	b.n	8040f26 <__udivmoddi4+0xda>
 8041114:	4637      	mov	r7, r6
 8041116:	e6e9      	b.n	8040eec <__udivmoddi4+0xa0>

08041118 <__aeabi_idiv0>:
 8041118:	4770      	bx	lr
 804111a:	bf00      	nop

0804111c <assert_version>:
		return true;
	return false;
}

bool assert_version(uint8_t major_version, uint8_t minor_version, uint8_t patch_version){
	if(MAJOR_FIRMWARE_VERSION == major_version){ // Criar define para posições da versão
 804111c:	2801      	cmp	r0, #1
 804111e:	d105      	bne.n	804112c <assert_version+0x10>
		if (MINOR_FIRMWARE_VERSION == minor_version){
 8041120:	b939      	cbnz	r1, 8041132 <assert_version+0x16>
			if (PATCH_FIRMWARE_VERSION < patch_version){
 8041122:	2a06      	cmp	r2, #6
 8041124:	bf94      	ite	ls
 8041126:	2000      	movls	r0, #0
 8041128:	2001      	movhi	r0, #1
 804112a:	4770      	bx	lr
		}
		else if(MINOR_FIRMWARE_VERSION < minor_version){
			return true;
		}
	}
	else if (MAJOR_FIRMWARE_VERSION < major_version){
 804112c:	bf8c      	ite	hi
 804112e:	2001      	movhi	r0, #1
 8041130:	2000      	movls	r0, #0
		return true;
	}
	return false;
}
 8041132:	4770      	bx	lr

08041134 <break_connection>:
//	 if (comVAR==length)
//		 	return 1;
//	 else 	return 0;
//}

void break_connection(){
 8041134:	b510      	push	{r4, lr}

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, RESET);		// Aciona o pino que interrompe a possível conexão errada.
 8041136:	4c07      	ldr	r4, [pc, #28]	; (8041154 <break_connection+0x20>)
 8041138:	2200      	movs	r2, #0
 804113a:	4620      	mov	r0, r4
 804113c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8041140:	f002 fc5e 	bl	8043a00 <HAL_GPIO_WritePin>

	uint32_t aux = 0;
	while(aux<1*100000)
		aux++;

	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexão for quebrada, restaura a forma original.
 8041144:	4620      	mov	r0, r4
 8041146:	2201      	movs	r2, #1
 8041148:	f44f 7180 	mov.w	r1, #256	; 0x100

}
 804114c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, SET);			// Se a conexão for quebrada, restaura a forma original.
 8041150:	f002 bc56 	b.w	8043a00 <HAL_GPIO_WritePin>
 8041154:	40020000 	.word	0x40020000

08041158 <ble_handler>:
{
 8041158:	b510      	push	{r4, lr}
	switch (message[1]) {
 804115a:	7842      	ldrb	r2, [r0, #1]
 804115c:	2a60      	cmp	r2, #96	; 0x60
{
 804115e:	4603      	mov	r3, r0
	switch (message[1]) {
 8041160:	d019      	beq.n	8041196 <ble_handler+0x3e>
 8041162:	d809      	bhi.n	8041178 <ble_handler+0x20>
 8041164:	2a21      	cmp	r2, #33	; 0x21
 8041166:	d05b      	beq.n	8041220 <ble_handler+0xc8>
 8041168:	2a22      	cmp	r2, #34	; 0x22
 804116a:	d05d      	beq.n	8041228 <ble_handler+0xd0>
 804116c:	2a20      	cmp	r2, #32
 804116e:	d126      	bne.n	80411be <ble_handler+0x66>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_firmware_version_buffer, sizeof(answer_firmware_version_buffer), 100);
 8041170:	2364      	movs	r3, #100	; 0x64
 8041172:	2206      	movs	r2, #6
 8041174:	4939      	ldr	r1, [pc, #228]	; (804125c <ble_handler+0x104>)
 8041176:	e04f      	b.n	8041218 <ble_handler+0xc0>
	switch (message[1]) {
 8041178:	2a65      	cmp	r2, #101	; 0x65
 804117a:	d037      	beq.n	80411ec <ble_handler+0x94>
 804117c:	2a6f      	cmp	r2, #111	; 0x6f
 804117e:	d020      	beq.n	80411c2 <ble_handler+0x6a>
 8041180:	2a61      	cmp	r2, #97	; 0x61
 8041182:	d11c      	bne.n	80411be <ble_handler+0x66>
			flags_ble.confirm = SET;
 8041184:	4a36      	ldr	r2, [pc, #216]	; (8041260 <ble_handler+0x108>)
			PRINTF("====>   confirm = SET \r\n");
 8041186:	4837      	ldr	r0, [pc, #220]	; (8041264 <ble_handler+0x10c>)
			flags_ble.confirm = SET;
 8041188:	7813      	ldrb	r3, [r2, #0]
 804118a:	f043 0304 	orr.w	r3, r3, #4
 804118e:	7013      	strb	r3, [r2, #0]
			PRINTF("====>   confirm = SET \r\n");
 8041190:	f009 fc64 	bl	804aa5c <TraceSend>
			break;
 8041194:	e013      	b.n	80411be <ble_handler+0x66>
			if(flags_ble.connection == SET)
 8041196:	4c32      	ldr	r4, [pc, #200]	; (8041260 <ble_handler+0x108>)
 8041198:	7823      	ldrb	r3, [r4, #0]
 804119a:	071a      	lsls	r2, r3, #28
 804119c:	d51b      	bpl.n	80411d6 <ble_handler+0x7e>
				PRINTF("Recebeu Start\r\n");
 804119e:	4832      	ldr	r0, [pc, #200]	; (8041268 <ble_handler+0x110>)
 80411a0:	f009 fc5c 	bl	804aa5c <TraceSend>
				HAL_UART_Transmit(&huart1, (uint8_t *)BLE_ESTABLISHED_CONNECTION, MSG_CONNECTION_ESTABLISHED_SIZE, 100);
 80411a4:	2364      	movs	r3, #100	; 0x64
 80411a6:	2203      	movs	r2, #3
 80411a8:	4930      	ldr	r1, [pc, #192]	; (804126c <ble_handler+0x114>)
 80411aa:	4831      	ldr	r0, [pc, #196]	; (8041270 <ble_handler+0x118>)
 80411ac:	f004 fc5e 	bl	8045a6c <HAL_UART_Transmit>
			  	HAL_TIM_Base_Start_IT(&htim2);			// Inicia o timer que envia as requisições para o módulo RFID
 80411b0:	4830      	ldr	r0, [pc, #192]	; (8041274 <ble_handler+0x11c>)
 80411b2:	f004 f940 	bl	8045436 <HAL_TIM_Base_Start_IT>
			  	flags_ble.start = SET;
 80411b6:	7823      	ldrb	r3, [r4, #0]
 80411b8:	f043 0301 	orr.w	r3, r3, #1
 80411bc:	7023      	strb	r3, [r4, #0]
}
 80411be:	2000      	movs	r0, #0
 80411c0:	bd10      	pop	{r4, pc}
			HAL_UART_Transmit(&huart1, (uint8_t *) answer_end_connection, 3, 100);
 80411c2:	2364      	movs	r3, #100	; 0x64
 80411c4:	2203      	movs	r2, #3
 80411c6:	492c      	ldr	r1, [pc, #176]	; (8041278 <ble_handler+0x120>)
 80411c8:	4829      	ldr	r0, [pc, #164]	; (8041270 <ble_handler+0x118>)
 80411ca:	f004 fc4f 	bl	8045a6c <HAL_UART_Transmit>
			if (flags_ble.start == SET)
 80411ce:	4b24      	ldr	r3, [pc, #144]	; (8041260 <ble_handler+0x108>)
 80411d0:	781b      	ldrb	r3, [r3, #0]
 80411d2:	07db      	lsls	r3, r3, #31
 80411d4:	d5f3      	bpl.n	80411be <ble_handler+0x66>
				HAL_TIM_Base_Stop_IT(&htim2);			// Para momentâneamente as requisições e leituras de TAG para requisição do ID do RFID
 80411d6:	4827      	ldr	r0, [pc, #156]	; (8041274 <ble_handler+0x11c>)
 80411d8:	f004 f93d 	bl	8045456 <HAL_TIM_Base_Stop_IT>
				flags_ble.start = RESET;						// Reseta a flag de inicio da comunicação
 80411dc:	4b20      	ldr	r3, [pc, #128]	; (8041260 <ble_handler+0x108>)
 80411de:	781a      	ldrb	r2, [r3, #0]
 80411e0:	f36f 0200 	bfc	r2, #0, #1
 80411e4:	701a      	strb	r2, [r3, #0]
				break_connection();						// Quebra conexão pois houve algum erro no módulo BLE
 80411e6:	f7ff ffa5 	bl	8041134 <break_connection>
 80411ea:	e7e8      	b.n	80411be <ble_handler+0x66>
	switch (message[1]) {
 80411ec:	2102      	movs	r1, #2
				if(message[sizeofEarring] == 0x0D)
 80411ee:	5c58      	ldrb	r0, [r3, r1]
 80411f0:	280d      	cmp	r0, #13
 80411f2:	b2ca      	uxtb	r2, r1
 80411f4:	d003      	beq.n	80411fe <ble_handler+0xa6>
 80411f6:	3101      	adds	r1, #1
			for (sizeofEarring=2; sizeofEarring<TAG_SIZE; sizeofEarring++)
 80411f8:	2924      	cmp	r1, #36	; 0x24
 80411fa:	d1f8      	bne.n	80411ee <ble_handler+0x96>
 80411fc:	460a      	mov	r2, r1
			sizeofEarring -= 2;
 80411fe:	3a02      	subs	r2, #2
 8041200:	b2d2      	uxtb	r2, r2
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 8041202:	4c1e      	ldr	r4, [pc, #120]	; (804127c <ble_handler+0x124>)
			initialPosition = (MSG_WRITE_EARRING_SIZE-1) - sizeofEarring;
 8041204:	f1c2 0020 	rsb	r0, r2, #32
			memcpy(&MSG_WRITE_EARRING[initialPosition], &message[2], sizeofEarring );
 8041208:	1c99      	adds	r1, r3, #2
 804120a:	fa54 f080 	uxtab	r0, r4, r0
 804120e:	f00b fbc9 	bl	804c9a4 <memcpy>
			HAL_UART_Transmit(&huart1, (uint8_t *) MSG_WRITE_EARRING, MSG_WRITE_EARRING_SIZE, 100);
 8041212:	2364      	movs	r3, #100	; 0x64
 8041214:	2221      	movs	r2, #33	; 0x21
 8041216:	4621      	mov	r1, r4
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041218:	4815      	ldr	r0, [pc, #84]	; (8041270 <ble_handler+0x118>)
 804121a:	f004 fc27 	bl	8045a6c <HAL_UART_Transmit>
 804121e:	e7ce      	b.n	80411be <ble_handler+0x66>
			HAL_UART_Transmit(&huart1, (uint8_t *) &answer_device_type,sizeof(answer_device_type),100);
 8041220:	2364      	movs	r3, #100	; 0x64
 8041222:	2204      	movs	r2, #4
 8041224:	4916      	ldr	r1, [pc, #88]	; (8041280 <ble_handler+0x128>)
 8041226:	e7f7      	b.n	8041218 <ble_handler+0xc0>
			if(assert_version(message[2], message[3], message[4])){
 8041228:	7902      	ldrb	r2, [r0, #4]
 804122a:	78c1      	ldrb	r1, [r0, #3]
 804122c:	7880      	ldrb	r0, [r0, #2]
 804122e:	f7ff ff75 	bl	804111c <assert_version>
 8041232:	b178      	cbz	r0, 8041254 <ble_handler+0xfc>
	if (DEVICE_TYPE == device_type)
 8041234:	795b      	ldrb	r3, [r3, #5]
 8041236:	2b02      	cmp	r3, #2
 8041238:	d108      	bne.n	804124c <ble_handler+0xf4>
					flags_ble.update_mode = SET;
 804123a:	4a09      	ldr	r2, [pc, #36]	; (8041260 <ble_handler+0x108>)
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 804123c:	4911      	ldr	r1, [pc, #68]	; (8041284 <ble_handler+0x12c>)
					flags_ble.update_mode = SET;
 804123e:	7813      	ldrb	r3, [r2, #0]
 8041240:	f043 0310 	orr.w	r3, r3, #16
 8041244:	7013      	strb	r3, [r2, #0]
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_execute_update_buffer, sizeof(answer_execute_update_buffer), 100);
 8041246:	2364      	movs	r3, #100	; 0x64
 8041248:	2203      	movs	r2, #3
 804124a:	e7e5      	b.n	8041218 <ble_handler+0xc0>
					HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_device_type, sizeof(answer_wrong_device_type),100);
 804124c:	2364      	movs	r3, #100	; 0x64
 804124e:	2203      	movs	r2, #3
 8041250:	490d      	ldr	r1, [pc, #52]	; (8041288 <ble_handler+0x130>)
 8041252:	e7e1      	b.n	8041218 <ble_handler+0xc0>
				HAL_UART_Transmit(&huart1, (uint8_t *) &answer_wrong_file_buffer, sizeof(answer_wrong_file_buffer), 100);
 8041254:	2364      	movs	r3, #100	; 0x64
 8041256:	2203      	movs	r2, #3
 8041258:	490c      	ldr	r1, [pc, #48]	; (804128c <ble_handler+0x134>)
 804125a:	e7dd      	b.n	8041218 <ble_handler+0xc0>
 804125c:	2000102b 	.word	0x2000102b
 8041260:	20009b48 	.word	0x20009b48
 8041264:	0804e6d4 	.word	0x0804e6d4
 8041268:	0804e6c4 	.word	0x0804e6c4
 804126c:	20001000 	.word	0x20001000
 8041270:	20009b4c 	.word	0x20009b4c
 8041274:	2000bda0 	.word	0x2000bda0
 8041278:	20001003 	.word	0x20001003
 804127c:	20001006 	.word	0x20001006
 8041280:	20001027 	.word	0x20001027
 8041284:	20001031 	.word	0x20001031
 8041288:	20001034 	.word	0x20001034
 804128c:	20001037 	.word	0x20001037

08041290 <MX_USART1_UART_Init>:
  * @retval None
  */
void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8041290:	480b      	ldr	r0, [pc, #44]	; (80412c0 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 9600;
 8041292:	4a0c      	ldr	r2, [pc, #48]	; (80412c4 <MX_USART1_UART_Init+0x34>)
{
 8041294:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 8041296:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804129a:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804129e:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80412a0:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80412a2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 80412a6:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80412a8:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80412ac:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80412ae:	f004 fb97 	bl	80459e0 <HAL_UART_Init>
 80412b2:	b118      	cbz	r0, 80412bc <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80412b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80412b8:	f009 bcce 	b.w	804ac58 <Error_Handler>
}
 80412bc:	bd08      	pop	{r3, pc}
 80412be:	bf00      	nop
 80412c0:	20009b4c 	.word	0x20009b4c
 80412c4:	40011000 	.word	0x40011000

080412c8 <MX_USART2_UART_Init>:
  * @retval None
  */
void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80412c8:	480b      	ldr	r0, [pc, #44]	; (80412f8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 38400;
 80412ca:	4a0c      	ldr	r2, [pc, #48]	; (80412fc <MX_USART2_UART_Init+0x34>)
{
 80412cc:	b508      	push	{r3, lr}
  huart2.Init.BaudRate = 38400;
 80412ce:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80412d2:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80412d6:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80412d8:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80412da:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80412de:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80412e0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80412e4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80412e6:	f004 fb7b 	bl	80459e0 <HAL_UART_Init>
 80412ea:	b118      	cbz	r0, 80412f4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80412ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80412f0:	f009 bcb2 	b.w	804ac58 <Error_Handler>
}
 80412f4:	bd08      	pop	{r3, pc}
 80412f6:	bf00      	nop
 80412f8:	20009b8c 	.word	0x20009b8c
 80412fc:	40004400 	.word	0x40004400

08041300 <Ble_Init_GPIO>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void Ble_Init_GPIO(void)
{
 8041300:	b530      	push	{r4, r5, lr}
 8041302:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8041304:	2214      	movs	r2, #20
 8041306:	2100      	movs	r1, #0
 8041308:	a803      	add	r0, sp, #12
 804130a:	f00b fb56 	bl	804c9ba <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 804130e:	2400      	movs	r4, #0
 8041310:	4b18      	ldr	r3, [pc, #96]	; (8041374 <Ble_Init_GPIO+0x74>)
 8041312:	9401      	str	r4, [sp, #4]
 8041314:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 8041316:	4d18      	ldr	r5, [pc, #96]	; (8041378 <Ble_Init_GPIO+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8041318:	f042 0201 	orr.w	r2, r2, #1
 804131c:	631a      	str	r2, [r3, #48]	; 0x30
 804131e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8041320:	f002 0201 	and.w	r2, r2, #1
 8041324:	9201      	str	r2, [sp, #4]
 8041326:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041328:	9402      	str	r4, [sp, #8]
 804132a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804132c:	f042 0202 	orr.w	r2, r2, #2
 8041330:	631a      	str	r2, [r3, #48]	; 0x30
 8041332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041334:	f003 0302 	and.w	r3, r3, #2
 8041338:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 804133a:	4628      	mov	r0, r5
 804133c:	2201      	movs	r2, #1
 804133e:	f44f 7180 	mov.w	r1, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8041342:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BLE_BRK_GPIO_Port, BLE_BRK_Pin, GPIO_PIN_SET);
 8041344:	f002 fb5c 	bl	8043a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_BRK_Pin */
  GPIO_InitStruct.Pin = BLE_BRK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041348:	f44f 7280 	mov.w	r2, #256	; 0x100
 804134c:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 804134e:	a903      	add	r1, sp, #12
 8041350:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8041352:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8041356:	e9cd 3405 	strd	r3, r4, [sp, #20]
  HAL_GPIO_Init(BLE_BRK_GPIO_Port, &GPIO_InitStruct);
 804135a:	f002 f9dd 	bl	8043718 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_STATE_Pin */
  GPIO_InitStruct.Pin = BLE_STATE_Pin;
 804135e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 8041362:	a903      	add	r1, sp, #12
 8041364:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8041366:	e9cd 3403 	strd	r3, r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804136a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BLE_STATE_GPIO_Port, &GPIO_InitStruct);
 804136c:	f002 f9d4 	bl	8043718 <HAL_GPIO_Init>

}
 8041370:	b009      	add	sp, #36	; 0x24
 8041372:	bd30      	pop	{r4, r5, pc}
 8041374:	40023800 	.word	0x40023800
 8041378:	40020000 	.word	0x40020000

0804137c <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 804137c:	b510      	push	{r4, lr}
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 804137e:	4909      	ldr	r1, [pc, #36]	; (80413a4 <GetFskBandwidthRegValue+0x28>)
{
 8041380:	2300      	movs	r3, #0
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 8041382:	f851 4033 	ldr.w	r4, [r1, r3, lsl #3]
 8041386:	4284      	cmp	r4, r0
 8041388:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 804138c:	d803      	bhi.n	8041396 <GetFskBandwidthRegValue+0x1a>
 804138e:	440a      	add	r2, r1
 8041390:	6894      	ldr	r4, [r2, #8]
 8041392:	4284      	cmp	r4, r0
 8041394:	d803      	bhi.n	804139e <GetFskBandwidthRegValue+0x22>
 8041396:	3301      	adds	r3, #1
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8041398:	2b15      	cmp	r3, #21
 804139a:	d1f2      	bne.n	8041382 <GetFskBandwidthRegValue+0x6>
 804139c:	e7fe      	b.n	804139c <GetFskBandwidthRegValue+0x20>
        {
            return FskBandwidths[i].RegValue;
 804139e:	7910      	ldrb	r0, [r2, #4]
        }
    }
    // ERROR: Value not found
    while( 1 );
}
 80413a0:	bd10      	pop	{r4, pc}
 80413a2:	bf00      	nop
 80413a4:	0804e0e0 	.word	0x0804e0e0

080413a8 <SX1276OnDio4Irq>:
    }
}

void SX1276OnDio4Irq( void* context )
{
    switch( SX1276.Settings.Modem )
 80413a8:	4b04      	ldr	r3, [pc, #16]	; (80413bc <SX1276OnDio4Irq+0x14>)
 80413aa:	795a      	ldrb	r2, [r3, #5]
 80413ac:	b92a      	cbnz	r2, 80413ba <SX1276OnDio4Irq+0x12>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80413ae:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 80413b2:	b912      	cbnz	r2, 80413ba <SX1276OnDio4Irq+0x12>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80413b4:	2201      	movs	r2, #1
 80413b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 80413ba:	4770      	bx	lr
 80413bc:	20009c00 	.word	0x20009c00

080413c0 <SX1276BoardInit>:
    LoRaBoardCallbacks =callbacks;
 80413c0:	4b01      	ldr	r3, [pc, #4]	; (80413c8 <SX1276BoardInit+0x8>)
 80413c2:	6018      	str	r0, [r3, #0]
}
 80413c4:	4770      	bx	lr
 80413c6:	bf00      	nop
 80413c8:	20008380 	.word	0x20008380

080413cc <SX1276GetStatus>:
}
 80413cc:	4b01      	ldr	r3, [pc, #4]	; (80413d4 <SX1276GetStatus+0x8>)
 80413ce:	7918      	ldrb	r0, [r3, #4]
 80413d0:	4770      	bx	lr
 80413d2:	bf00      	nop
 80413d4:	20009c00 	.word	0x20009c00

080413d8 <SX1276Reset>:
{
 80413d8:	b530      	push	{r4, r5, lr}
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80413da:	4d12      	ldr	r5, [pc, #72]	; (8041424 <SX1276Reset+0x4c>)
{
 80413dc:	b087      	sub	sp, #28
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80413de:	2401      	movs	r4, #1
    GPIO_InitTypeDef initStruct = { 0 };
 80413e0:	2214      	movs	r2, #20
 80413e2:	2100      	movs	r1, #0
 80413e4:	a801      	add	r0, sp, #4
 80413e6:	f00b fae8 	bl	804c9ba <memset>
    initStruct.Speed = GPIO_SPEED_HIGH;
 80413ea:	2303      	movs	r3, #3
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80413ec:	aa01      	add	r2, sp, #4
 80413ee:	4621      	mov	r1, r4
 80413f0:	4628      	mov	r0, r5
    initStruct.Speed = GPIO_SPEED_HIGH;
 80413f2:	9304      	str	r3, [sp, #16]
    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80413f4:	9402      	str	r4, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80413f6:	f009 fe0d 	bl	804b014 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 80413fa:	4621      	mov	r1, r4
 80413fc:	2200      	movs	r2, #0
 80413fe:	4628      	mov	r0, r5
 8041400:	f009 fe8a 	bl	804b118 <HW_GPIO_Write>
    DelayMs( 1 );
 8041404:	4620      	mov	r0, r4
 8041406:	f00a fc89 	bl	804bd1c <HAL_Delay>
    initStruct.Mode = GPIO_NOPULL;
 804140a:	2300      	movs	r3, #0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 804140c:	aa01      	add	r2, sp, #4
 804140e:	4621      	mov	r1, r4
 8041410:	4628      	mov	r0, r5
    initStruct.Mode = GPIO_NOPULL;
 8041412:	9302      	str	r3, [sp, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8041414:	f009 fdfe 	bl	804b014 <HW_GPIO_Init>
    DelayMs( 6 );
 8041418:	2006      	movs	r0, #6
 804141a:	f00a fc7f 	bl	804bd1c <HAL_Delay>
}
 804141e:	b007      	add	sp, #28
 8041420:	bd30      	pop	{r4, r5, pc}
 8041422:	bf00      	nop
 8041424:	40020400 	.word	0x40020400

08041428 <SX1276WriteBuffer>:
{
 8041428:	b570      	push	{r4, r5, r6, lr}
 804142a:	4606      	mov	r6, r0
 804142c:	460c      	mov	r4, r1
 804142e:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8041430:	2102      	movs	r1, #2
 8041432:	2200      	movs	r2, #0
 8041434:	480b      	ldr	r0, [pc, #44]	; (8041464 <SX1276WriteBuffer+0x3c>)
 8041436:	f009 fe6f 	bl	804b118 <HW_GPIO_Write>
    HW_SPI_InOut( addr | 0x80 );
 804143a:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 804143e:	f00a f90f 	bl	804b660 <HW_SPI_InOut>
 8041442:	3c01      	subs	r4, #1
 8041444:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 8041446:	42ac      	cmp	r4, r5
 8041448:	d106      	bne.n	8041458 <SX1276WriteBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 804144a:	2201      	movs	r2, #1
 804144c:	2102      	movs	r1, #2
 804144e:	4805      	ldr	r0, [pc, #20]	; (8041464 <SX1276WriteBuffer+0x3c>)
}
 8041450:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8041454:	f009 be60 	b.w	804b118 <HW_GPIO_Write>
        HW_SPI_InOut( buffer[i] );
 8041458:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 804145c:	f00a f900 	bl	804b660 <HW_SPI_InOut>
 8041460:	e7f1      	b.n	8041446 <SX1276WriteBuffer+0x1e>
 8041462:	bf00      	nop
 8041464:	40020400 	.word	0x40020400

08041468 <SX1276Write>:
{
 8041468:	b507      	push	{r0, r1, r2, lr}
 804146a:	ab02      	add	r3, sp, #8
    SX1276WriteBuffer( addr, &data, 1 );
 804146c:	2201      	movs	r2, #1
{
 804146e:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
 8041472:	4619      	mov	r1, r3
 8041474:	f7ff ffd8 	bl	8041428 <SX1276WriteBuffer>
}
 8041478:	b003      	add	sp, #12
 804147a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041480 <SX1276SetChannel>:
    SX1276.Settings.Channel = freq;
 8041480:	4b10      	ldr	r3, [pc, #64]	; (80414c4 <SX1276SetChannel+0x44>)
{
 8041482:	b510      	push	{r4, lr}
    SX1276.Settings.Channel = freq;
 8041484:	6098      	str	r0, [r3, #8]
    SX_FREQ_TO_CHANNEL( channel, freq );
 8041486:	f643 5309 	movw	r3, #15625	; 0x3d09
 804148a:	f641 6484 	movw	r4, #7812	; 0x1e84
 804148e:	fbb0 f2f3 	udiv	r2, r0, r3
 8041492:	fb03 0012 	mls	r0, r3, r2, r0
 8041496:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 804149a:	fbb4 f4f3 	udiv	r4, r4, r3
 804149e:	eb04 2402 	add.w	r4, r4, r2, lsl #8
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 80414a2:	f3c4 4107 	ubfx	r1, r4, #16, #8
 80414a6:	2006      	movs	r0, #6
 80414a8:	f7ff ffde 	bl	8041468 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 80414ac:	f3c4 2107 	ubfx	r1, r4, #8, #8
 80414b0:	2007      	movs	r0, #7
 80414b2:	f7ff ffd9 	bl	8041468 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 80414b6:	b2e1      	uxtb	r1, r4
 80414b8:	2008      	movs	r0, #8
}
 80414ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 80414be:	f7ff bfd3 	b.w	8041468 <SX1276Write>
 80414c2:	bf00      	nop
 80414c4:	20009c00 	.word	0x20009c00

080414c8 <SX1276ReadBuffer>:
{
 80414c8:	b570      	push	{r4, r5, r6, lr}
 80414ca:	4606      	mov	r6, r0
 80414cc:	460c      	mov	r4, r1
 80414ce:	4615      	mov	r5, r2
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 80414d0:	2102      	movs	r1, #2
 80414d2:	2200      	movs	r2, #0
 80414d4:	480b      	ldr	r0, [pc, #44]	; (8041504 <SX1276ReadBuffer+0x3c>)
 80414d6:	f009 fe1f 	bl	804b118 <HW_GPIO_Write>
    HW_SPI_InOut( addr & 0x7F );
 80414da:	f006 007f 	and.w	r0, r6, #127	; 0x7f
 80414de:	f00a f8bf 	bl	804b660 <HW_SPI_InOut>
 80414e2:	3c01      	subs	r4, #1
 80414e4:	4425      	add	r5, r4
    for( i = 0; i < size; i++ )
 80414e6:	42ac      	cmp	r4, r5
 80414e8:	d106      	bne.n	80414f8 <SX1276ReadBuffer+0x30>
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80414ea:	2201      	movs	r2, #1
 80414ec:	2102      	movs	r1, #2
 80414ee:	4805      	ldr	r0, [pc, #20]	; (8041504 <SX1276ReadBuffer+0x3c>)
}
 80414f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80414f4:	f009 be10 	b.w	804b118 <HW_GPIO_Write>
        buffer[i] = HW_SPI_InOut( 0 );
 80414f8:	2000      	movs	r0, #0
 80414fa:	f00a f8b1 	bl	804b660 <HW_SPI_InOut>
 80414fe:	f804 0f01 	strb.w	r0, [r4, #1]!
 8041502:	e7f0      	b.n	80414e6 <SX1276ReadBuffer+0x1e>
 8041504:	40020400 	.word	0x40020400

08041508 <SX1276Read>:
{
 8041508:	b507      	push	{r0, r1, r2, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 804150a:	2201      	movs	r2, #1
 804150c:	f10d 0107 	add.w	r1, sp, #7
 8041510:	f7ff ffda 	bl	80414c8 <SX1276ReadBuffer>
}
 8041514:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8041518:	b003      	add	sp, #12
 804151a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08041520 <RxChainCalibration>:
{
 8041520:	b538      	push	{r3, r4, r5, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 8041522:	2009      	movs	r0, #9
 8041524:	f7ff fff0 	bl	8041508 <SX1276Read>
 8041528:	4605      	mov	r5, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804152a:	2006      	movs	r0, #6
 804152c:	f7ff ffec 	bl	8041508 <SX1276Read>
 8041530:	4604      	mov	r4, r0
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8041532:	2007      	movs	r0, #7
 8041534:	f7ff ffe8 	bl	8041508 <SX1276Read>
 8041538:	0200      	lsls	r0, r0, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 804153a:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 804153e:	2008      	movs	r0, #8
 8041540:	f7ff ffe2 	bl	8041508 <SX1276Read>
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8041544:	4320      	orrs	r0, r4
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 8041546:	f643 5309 	movw	r3, #15625	; 0x3d09
 804154a:	b2c4      	uxtb	r4, r0
 804154c:	435c      	muls	r4, r3
 804154e:	0a00      	lsrs	r0, r0, #8
 8041550:	4358      	muls	r0, r3
 8041552:	3480      	adds	r4, #128	; 0x80
    SX1276Write( REG_PACONFIG, 0x00 );
 8041554:	2100      	movs	r1, #0
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 8041556:	eb00 2414 	add.w	r4, r0, r4, lsr #8
    SX1276Write( REG_PACONFIG, 0x00 );
 804155a:	2009      	movs	r0, #9
 804155c:	f7ff ff84 	bl	8041468 <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8041560:	203b      	movs	r0, #59	; 0x3b
 8041562:	f7ff ffd1 	bl	8041508 <SX1276Read>
 8041566:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804156a:	b2c9      	uxtb	r1, r1
 804156c:	203b      	movs	r0, #59	; 0x3b
 804156e:	f7ff ff7b 	bl	8041468 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8041572:	203b      	movs	r0, #59	; 0x3b
 8041574:	f7ff ffc8 	bl	8041508 <SX1276Read>
 8041578:	0682      	lsls	r2, r0, #26
 804157a:	d4fa      	bmi.n	8041572 <RxChainCalibration+0x52>
    SX1276SetChannel( 915000000 ); //was 868 J.P.
 804157c:	480e      	ldr	r0, [pc, #56]	; (80415b8 <RxChainCalibration+0x98>)
 804157e:	f7ff ff7f 	bl	8041480 <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8041582:	203b      	movs	r0, #59	; 0x3b
 8041584:	f7ff ffc0 	bl	8041508 <SX1276Read>
 8041588:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804158c:	b2c9      	uxtb	r1, r1
 804158e:	203b      	movs	r0, #59	; 0x3b
 8041590:	f7ff ff6a 	bl	8041468 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8041594:	203b      	movs	r0, #59	; 0x3b
 8041596:	f7ff ffb7 	bl	8041508 <SX1276Read>
 804159a:	0683      	lsls	r3, r0, #26
 804159c:	d4fa      	bmi.n	8041594 <RxChainCalibration+0x74>
    PRINTF("Reg PA: %d \r\n", regPaConfigInitVal);
 804159e:	4629      	mov	r1, r5
 80415a0:	4806      	ldr	r0, [pc, #24]	; (80415bc <RxChainCalibration+0x9c>)
 80415a2:	f009 fa5b 	bl	804aa5c <TraceSend>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80415a6:	4629      	mov	r1, r5
 80415a8:	2009      	movs	r0, #9
 80415aa:	f7ff ff5d 	bl	8041468 <SX1276Write>
    SX1276SetChannel( initialFreq );
 80415ae:	4620      	mov	r0, r4
}
 80415b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276SetChannel( initialFreq );
 80415b4:	f7ff bf64 	b.w	8041480 <SX1276SetChannel>
 80415b8:	3689cac0 	.word	0x3689cac0
 80415bc:	0804e6fd 	.word	0x0804e6fd

080415c0 <SX1276GetTimeOnAir>:
{
 80415c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80415c4:	4688      	mov	r8, r1
    switch( modem )
 80415c6:	b118      	cbz	r0, 80415d0 <SX1276GetTimeOnAir+0x10>
 80415c8:	2801      	cmp	r0, #1
 80415ca:	d058      	beq.n	804167e <SX1276GetTimeOnAir+0xbe>
    uint32_t airTime = 0;
 80415cc:	2000      	movs	r0, #0
    return airTime;
 80415ce:	e04e      	b.n	804166e <SX1276GetTimeOnAir+0xae>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80415d0:	4c75      	ldr	r4, [pc, #468]	; (80417a8 <SX1276GetTimeOnAir+0x1e8>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80415d2:	2027      	movs	r0, #39	; 0x27
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 80415d4:	8c25      	ldrh	r5, [r4, #32]
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80415d6:	f7ff ff97 	bl	8041508 <SX1276Read>
 80415da:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80415de:	3001      	adds	r0, #1
 80415e0:	4428      	add	r0, r5
 80415e2:	f7ff f8cf 	bl	8040784 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80415e6:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80415ea:	2200      	movs	r2, #0
 80415ec:	2b00      	cmp	r3, #0
 80415ee:	d141      	bne.n	8041674 <SX1276GetTimeOnAir+0xb4>
 80415f0:	4b6e      	ldr	r3, [pc, #440]	; (80417ac <SX1276GetTimeOnAir+0x1ec>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80415f2:	f7fe ff7b 	bl	80404ec <__adddf3>
 80415f6:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80415f8:	2030      	movs	r0, #48	; 0x30
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 80415fa:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80415fc:	f7ff ff84 	bl	8041508 <SX1276Read>
 8041600:	f030 03f9 	bics.w	r3, r0, #249	; 0xf9
 8041604:	bf0c      	ite	eq
 8041606:	2300      	moveq	r3, #0
 8041608:	4b68      	ldrne	r3, [pc, #416]	; (80417ac <SX1276GetTimeOnAir+0x1ec>)
 804160a:	2200      	movs	r2, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 804160c:	4630      	mov	r0, r6
 804160e:	4639      	mov	r1, r7
 8041610:	f7fe ff6c 	bl	80404ec <__adddf3>
 8041614:	4606      	mov	r6, r0
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8041616:	4640      	mov	r0, r8
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8041618:	460f      	mov	r7, r1
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 804161a:	f7ff f8b3 	bl	8040784 <__aeabi_i2d>
 804161e:	4602      	mov	r2, r0
 8041620:	460b      	mov	r3, r1
 8041622:	4630      	mov	r0, r6
 8041624:	4639      	mov	r1, r7
 8041626:	f7fe ff61 	bl	80404ec <__adddf3>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 804162a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 804162e:	2200      	movs	r2, #0
 8041630:	bb13      	cbnz	r3, 8041678 <SX1276GetTimeOnAir+0xb8>
 8041632:	2300      	movs	r3, #0
                                     pktLen +
 8041634:	f7fe ff5a 	bl	80404ec <__adddf3>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8041638:	2200      	movs	r2, #0
 804163a:	4b5d      	ldr	r3, [pc, #372]	; (80417b0 <SX1276GetTimeOnAir+0x1f0>)
 804163c:	f7ff f90c 	bl	8040858 <__aeabi_dmul>
 8041640:	4606      	mov	r6, r0
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041642:	69e0      	ldr	r0, [r4, #28]
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8041644:	460f      	mov	r7, r1
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041646:	f7ff f88d 	bl	8040764 <__aeabi_ui2d>
 804164a:	4602      	mov	r2, r0
 804164c:	460b      	mov	r3, r1
 804164e:	4630      	mov	r0, r6
 8041650:	4639      	mov	r1, r7
 8041652:	f7ff fa2b 	bl	8040aac <__aeabi_ddiv>
            airTime = (uint32_t) round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8041656:	2200      	movs	r2, #0
 8041658:	4b56      	ldr	r3, [pc, #344]	; (80417b4 <SX1276GetTimeOnAir+0x1f4>)
 804165a:	f7ff f8fd 	bl	8040858 <__aeabi_dmul>
 804165e:	ec41 0b10 	vmov	d0, r0, r1
 8041662:	f00c fca9 	bl	804dfb8 <round>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8041666:	ec51 0b10 	vmov	r0, r1, d0
 804166a:	f7ff fbb7 	bl	8040ddc <__aeabi_d2uiz>
}
 804166e:	b003      	add	sp, #12
 8041670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8041674:	2300      	movs	r3, #0
 8041676:	e7bc      	b.n	80415f2 <SX1276GetTimeOnAir+0x32>
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8041678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 804167c:	e7da      	b.n	8041634 <SX1276GetTimeOnAir+0x74>
            switch( SX1276.Settings.LoRa.Bandwidth )
 804167e:	4a4a      	ldr	r2, [pc, #296]	; (80417a8 <SX1276GetTimeOnAir+0x1e8>)
 8041680:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8041682:	3b07      	subs	r3, #7
 8041684:	2b02      	cmp	r3, #2
 8041686:	4692      	mov	sl, r2
 8041688:	f200 8082 	bhi.w	8041790 <SX1276GetTimeOnAir+0x1d0>
 804168c:	4a4a      	ldr	r2, [pc, #296]	; (80417b8 <SX1276GetTimeOnAir+0x1f8>)
 804168e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8041692:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 8041696:	f8da b048 	ldr.w	fp, [sl, #72]	; 0x48
 804169a:	2001      	movs	r0, #1
 804169c:	fa00 f00b 	lsl.w	r0, r0, fp
 80416a0:	f7ff f870 	bl	8040784 <__aeabi_i2d>
 80416a4:	4602      	mov	r2, r0
 80416a6:	460b      	mov	r3, r1
 80416a8:	4620      	mov	r0, r4
 80416aa:	4629      	mov	r1, r5
 80416ac:	f7ff f9fe 	bl	8040aac <__aeabi_ddiv>
            double ts = 1 / rs;
 80416b0:	4602      	mov	r2, r0
 80416b2:	460b      	mov	r3, r1
 80416b4:	2000      	movs	r0, #0
 80416b6:	493d      	ldr	r1, [pc, #244]	; (80417ac <SX1276GetTimeOnAir+0x1ec>)
 80416b8:	f7ff f9f8 	bl	8040aac <__aeabi_ddiv>
 80416bc:	4604      	mov	r4, r0
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80416be:	f8ba 004e 	ldrh.w	r0, [sl, #78]	; 0x4e
            double ts = 1 / rs;
 80416c2:	460d      	mov	r5, r1
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80416c4:	f7ff f85e 	bl	8040784 <__aeabi_i2d>
 80416c8:	2200      	movs	r2, #0
 80416ca:	4b3c      	ldr	r3, [pc, #240]	; (80417bc <SX1276GetTimeOnAir+0x1fc>)
 80416cc:	f7fe ff0e 	bl	80404ec <__adddf3>
 80416d0:	4622      	mov	r2, r4
 80416d2:	462b      	mov	r3, r5
 80416d4:	f7ff f8c0 	bl	8040858 <__aeabi_dmul>
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80416d8:	f89a 3050 	ldrb.w	r3, [sl, #80]	; 0x50
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80416dc:	4606      	mov	r6, r0
 80416de:	460f      	mov	r7, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80416e0:	f89a 0052 	ldrb.w	r0, [sl, #82]	; 0x52
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80416e4:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80416e8:	f1c1 011c 	rsb	r1, r1, #28
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80416ec:	2b00      	cmp	r3, #0
 80416ee:	eb01 1100 	add.w	r1, r1, r0, lsl #4
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 80416f2:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 80416f6:	bf14      	ite	ne
 80416f8:	2014      	movne	r0, #20
 80416fa:	2000      	moveq	r0, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80416fc:	1a08      	subs	r0, r1, r0
 80416fe:	f7ff f831 	bl	8040764 <__aeabi_ui2d>
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041702:	f89a 304c 	ldrb.w	r3, [sl, #76]	; 0x4c
 8041706:	2b00      	cmp	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041708:	4680      	mov	r8, r0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 804170a:	bf14      	ite	ne
 804170c:	2002      	movne	r0, #2
 804170e:	2000      	moveq	r0, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8041710:	ebab 0000 	sub.w	r0, fp, r0
 8041714:	0080      	lsls	r0, r0, #2
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041716:	4689      	mov	r9, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8041718:	f7ff f824 	bl	8040764 <__aeabi_ui2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804171c:	4602      	mov	r2, r0
 804171e:	460b      	mov	r3, r1
 8041720:	4640      	mov	r0, r8
 8041722:	4649      	mov	r1, r9
 8041724:	f7ff f9c2 	bl	8040aac <__aeabi_ddiv>
 8041728:	ec41 0b10 	vmov	d0, r0, r1
 804172c:	f00c fb40 	bl	804ddb0 <ceil>
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8041730:	f89a 004d 	ldrb.w	r0, [sl, #77]	; 0x4d
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041734:	ec53 2b10 	vmov	r2, r3, d0
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8041738:	3004      	adds	r0, #4
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804173a:	e9cd 2300 	strd	r2, r3, [sp]
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 804173e:	f7ff f821 	bl	8040784 <__aeabi_i2d>
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8041742:	e9dd 2300 	ldrd	r2, r3, [sp]
 8041746:	f7ff f887 	bl	8040858 <__aeabi_dmul>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 804174a:	2200      	movs	r2, #0
 804174c:	2300      	movs	r3, #0
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 804174e:	4680      	mov	r8, r0
 8041750:	4689      	mov	r9, r1
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8041752:	f7ff fb11 	bl	8040d78 <__aeabi_dcmpgt>
 8041756:	b1f0      	cbz	r0, 8041796 <SX1276GetTimeOnAir+0x1d6>
 8041758:	2200      	movs	r2, #0
 804175a:	4b15      	ldr	r3, [pc, #84]	; (80417b0 <SX1276GetTimeOnAir+0x1f0>)
 804175c:	4640      	mov	r0, r8
 804175e:	4649      	mov	r1, r9
 8041760:	f7fe fec4 	bl	80404ec <__adddf3>
            double tPayload = nPayload * ts;
 8041764:	4622      	mov	r2, r4
 8041766:	462b      	mov	r3, r5
 8041768:	f7ff f876 	bl	8040858 <__aeabi_dmul>
            double tOnAir = tPreamble + tPayload;
 804176c:	4632      	mov	r2, r6
 804176e:	463b      	mov	r3, r7
 8041770:	f7fe febc 	bl	80404ec <__adddf3>
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8041774:	2200      	movs	r2, #0
 8041776:	4b0f      	ldr	r3, [pc, #60]	; (80417b4 <SX1276GetTimeOnAir+0x1f4>)
 8041778:	f7ff f86e 	bl	8040858 <__aeabi_dmul>
 804177c:	a308      	add	r3, pc, #32	; (adr r3, 80417a0 <SX1276GetTimeOnAir+0x1e0>)
 804177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8041782:	f7fe feb3 	bl	80404ec <__adddf3>
 8041786:	ec41 0b10 	vmov	d0, r0, r1
 804178a:	f00c fb91 	bl	804deb0 <floor>
 804178e:	e76a      	b.n	8041666 <SX1276GetTimeOnAir+0xa6>
            switch( SX1276.Settings.LoRa.Bandwidth )
 8041790:	2400      	movs	r4, #0
 8041792:	2500      	movs	r5, #0
 8041794:	e77f      	b.n	8041696 <SX1276GetTimeOnAir+0xd6>
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8041796:	2000      	movs	r0, #0
 8041798:	4905      	ldr	r1, [pc, #20]	; (80417b0 <SX1276GetTimeOnAir+0x1f0>)
 804179a:	e7e3      	b.n	8041764 <SX1276GetTimeOnAir+0x1a4>
 804179c:	f3af 8000 	nop.w
 80417a0:	d916872b 	.word	0xd916872b
 80417a4:	3feff7ce 	.word	0x3feff7ce
 80417a8:	20009c00 	.word	0x20009c00
 80417ac:	3ff00000 	.word	0x3ff00000
 80417b0:	40200000 	.word	0x40200000
 80417b4:	408f4000 	.word	0x408f4000
 80417b8:	0804e0e0 	.word	0x0804e0e0
 80417bc:	40110000 	.word	0x40110000

080417c0 <SX1276ReadRssi>:
{
 80417c0:	b508      	push	{r3, lr}
    switch( modem )
 80417c2:	b120      	cbz	r0, 80417ce <SX1276ReadRssi+0xe>
 80417c4:	2801      	cmp	r0, #1
 80417c6:	d00a      	beq.n	80417de <SX1276ReadRssi+0x1e>
        rssi = -1;
 80417c8:	f04f 30ff 	mov.w	r0, #4294967295
 80417cc:	e006      	b.n	80417dc <SX1276ReadRssi+0x1c>
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80417ce:	2011      	movs	r0, #17
 80417d0:	f7ff fe9a 	bl	8041508 <SX1276Read>
 80417d4:	f3c0 0047 	ubfx	r0, r0, #1, #8
 80417d8:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80417da:	b200      	sxth	r0, r0
}
 80417dc:	bd08      	pop	{r3, pc}
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80417de:	4b07      	ldr	r3, [pc, #28]	; (80417fc <SX1276ReadRssi+0x3c>)
 80417e0:	689a      	ldr	r2, [r3, #8]
 80417e2:	4b07      	ldr	r3, [pc, #28]	; (8041800 <SX1276ReadRssi+0x40>)
 80417e4:	429a      	cmp	r2, r3
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80417e6:	f04f 001b 	mov.w	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80417ea:	d903      	bls.n	80417f4 <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80417ec:	f7ff fe8c 	bl	8041508 <SX1276Read>
 80417f0:	389d      	subs	r0, #157	; 0x9d
 80417f2:	e7f2      	b.n	80417da <SX1276ReadRssi+0x1a>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80417f4:	f7ff fe88 	bl	8041508 <SX1276Read>
 80417f8:	38a4      	subs	r0, #164	; 0xa4
 80417fa:	e7ee      	b.n	80417da <SX1276ReadRssi+0x1a>
 80417fc:	20009c00 	.word	0x20009c00
 8041800:	1f4add40 	.word	0x1f4add40

08041804 <SX1276SetOpMode.part.2>:
void SX1276SetOpMode( uint8_t opMode )
 8041804:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041806:	2001      	movs	r0, #1
 8041808:	f7ff fe7e 	bl	8041508 <SX1276Read>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 804180c:	4c07      	ldr	r4, [pc, #28]	; (804182c <SX1276SetOpMode.part.2+0x28>)
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 804180e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 8041812:	2001      	movs	r0, #1
 8041814:	f7ff fe28 	bl	8041468 <SX1276Write>
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( true );
 8041818:	6823      	ldr	r3, [r4, #0]
 804181a:	2001      	movs	r0, #1
 804181c:	691b      	ldr	r3, [r3, #16]
 804181e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 8041820:	6823      	ldr	r3, [r4, #0]
 8041822:	2000      	movs	r0, #0
 8041824:	681b      	ldr	r3, [r3, #0]
}
 8041826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      LoRaBoardCallbacks->SX1276BoardSetXO( RESET ); 
 804182a:	4718      	bx	r3
 804182c:	20008380 	.word	0x20008380

08041830 <SX1276SetSleep>:
{
 8041830:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 8041832:	480a      	ldr	r0, [pc, #40]	; (804185c <SX1276SetSleep+0x2c>)
 8041834:	f009 f888 	bl	804a948 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8041838:	4809      	ldr	r0, [pc, #36]	; (8041860 <SX1276SetSleep+0x30>)
 804183a:	f009 f885 	bl	804a948 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 804183e:	4809      	ldr	r0, [pc, #36]	; (8041864 <SX1276SetSleep+0x34>)
 8041840:	f009 f882 	bl	804a948 <TimerStop>
 8041844:	f7ff ffde 	bl	8041804 <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardSetXO( RESET );
 8041848:	4b07      	ldr	r3, [pc, #28]	; (8041868 <SX1276SetSleep+0x38>)
 804184a:	681b      	ldr	r3, [r3, #0]
 804184c:	2000      	movs	r0, #0
 804184e:	681b      	ldr	r3, [r3, #0]
 8041850:	4798      	blx	r3
    SX1276.Settings.State = RF_IDLE;
 8041852:	4b06      	ldr	r3, [pc, #24]	; (804186c <SX1276SetSleep+0x3c>)
 8041854:	2200      	movs	r2, #0
 8041856:	711a      	strb	r2, [r3, #4]
}
 8041858:	bd08      	pop	{r3, pc}
 804185a:	bf00      	nop
 804185c:	20009c68 	.word	0x20009c68
 8041860:	20009bd0 	.word	0x20009bd0
 8041864:	20009be8 	.word	0x20009be8
 8041868:	20008380 	.word	0x20008380
 804186c:	20009c00 	.word	0x20009c00

08041870 <SX1276SetOpMode>:
{
 8041870:	b538      	push	{r3, r4, r5, lr}
    if( opMode == RF_OPMODE_SLEEP )
 8041872:	4604      	mov	r4, r0
 8041874:	b918      	cbnz	r0, 804187e <SX1276SetOpMode+0xe>
}
 8041876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804187a:	f7ff bfc3 	b.w	8041804 <SX1276SetOpMode.part.2>
      LoRaBoardCallbacks->SX1276BoardSetXO( SET ); 
 804187e:	4d0c      	ldr	r5, [pc, #48]	; (80418b0 <SX1276SetOpMode+0x40>)
 8041880:	682b      	ldr	r3, [r5, #0]
 8041882:	2001      	movs	r0, #1
 8041884:	681b      	ldr	r3, [r3, #0]
 8041886:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSwLowPower( false );
 8041888:	682b      	ldr	r3, [r5, #0]
 804188a:	2000      	movs	r0, #0
 804188c:	691b      	ldr	r3, [r3, #16]
 804188e:	4798      	blx	r3
      LoRaBoardCallbacks->SX1276BoardSetAntSw( opMode );
 8041890:	682b      	ldr	r3, [r5, #0]
 8041892:	4620      	mov	r0, r4
 8041894:	695b      	ldr	r3, [r3, #20]
 8041896:	4798      	blx	r3
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8041898:	2001      	movs	r0, #1
 804189a:	f7ff fe35 	bl	8041508 <SX1276Read>
 804189e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
 80418a2:	4321      	orrs	r1, r4
 80418a4:	2001      	movs	r0, #1
}
 80418a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 80418aa:	f7ff bddd 	b.w	8041468 <SX1276Write>
 80418ae:	bf00      	nop
 80418b0:	20008380 	.word	0x20008380

080418b4 <SX1276SetStby>:
{
 80418b4:	b508      	push	{r3, lr}
    TimerStop( &RxTimeoutTimer );
 80418b6:	4808      	ldr	r0, [pc, #32]	; (80418d8 <SX1276SetStby+0x24>)
 80418b8:	f009 f846 	bl	804a948 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 80418bc:	4807      	ldr	r0, [pc, #28]	; (80418dc <SX1276SetStby+0x28>)
 80418be:	f009 f843 	bl	804a948 <TimerStop>
    TimerStop( &RxTimeoutSyncWord );
 80418c2:	4807      	ldr	r0, [pc, #28]	; (80418e0 <SX1276SetStby+0x2c>)
 80418c4:	f009 f840 	bl	804a948 <TimerStop>
    SX1276SetOpMode( RF_OPMODE_STANDBY );
 80418c8:	2001      	movs	r0, #1
 80418ca:	f7ff ffd1 	bl	8041870 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 80418ce:	4b05      	ldr	r3, [pc, #20]	; (80418e4 <SX1276SetStby+0x30>)
 80418d0:	2200      	movs	r2, #0
 80418d2:	711a      	strb	r2, [r3, #4]
}
 80418d4:	bd08      	pop	{r3, pc}
 80418d6:	bf00      	nop
 80418d8:	20009c68 	.word	0x20009c68
 80418dc:	20009bd0 	.word	0x20009bd0
 80418e0:	20009be8 	.word	0x20009be8
 80418e4:	20009c00 	.word	0x20009c00

080418e8 <SX1276SetRx>:
{
 80418e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    switch( SX1276.Settings.Modem )
 80418ea:	4c79      	ldr	r4, [pc, #484]	; (8041ad0 <SX1276SetRx+0x1e8>)
{
 80418ec:	4607      	mov	r7, r0
    TimerStop( &TxTimeoutTimer );
 80418ee:	4879      	ldr	r0, [pc, #484]	; (8041ad4 <SX1276SetRx+0x1ec>)
 80418f0:	f009 f82a 	bl	804a948 <TimerStop>
    switch( SX1276.Settings.Modem )
 80418f4:	7965      	ldrb	r5, [r4, #5]
 80418f6:	b11d      	cbz	r5, 8041900 <SX1276SetRx+0x18>
 80418f8:	2d01      	cmp	r5, #1
 80418fa:	d044      	beq.n	8041986 <SX1276SetRx+0x9e>
    bool rxContinuous = false;
 80418fc:	2600      	movs	r6, #0
 80418fe:	e022      	b.n	8041946 <SX1276SetRx+0x5e>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041900:	2040      	movs	r0, #64	; 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 8041902:	f894 6026 	ldrb.w	r6, [r4, #38]	; 0x26
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041906:	f7ff fdff 	bl	8041508 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO0_00 |
 804190a:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 804190e:	f041 010c 	orr.w	r1, r1, #12
 8041912:	2040      	movs	r0, #64	; 0x40
 8041914:	f7ff fda8 	bl	8041468 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8041918:	2041      	movs	r0, #65	; 0x41
 804191a:	f7ff fdf5 	bl	8041508 <SX1276Read>
 804191e:	f060 013e 	orn	r1, r0, #62	; 0x3e
 8041922:	b2c9      	uxtb	r1, r1
 8041924:	2041      	movs	r0, #65	; 0x41
 8041926:	f7ff fd9f 	bl	8041468 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 804192a:	2035      	movs	r0, #53	; 0x35
 804192c:	f7ff fdec 	bl	8041508 <SX1276Read>
 8041930:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041934:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8041938:	211e      	movs	r1, #30
 804193a:	200d      	movs	r0, #13
 804193c:	f7ff fd94 	bl	8041468 <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8041940:	8625      	strh	r5, [r4, #48]	; 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8041942:	87a5      	strh	r5, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8041944:	8765      	strh	r5, [r4, #58]	; 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8041946:	f44f 7280 	mov.w	r2, #256	; 0x100
 804194a:	2100      	movs	r1, #0
 804194c:	4862      	ldr	r0, [pc, #392]	; (8041ad8 <SX1276SetRx+0x1f0>)
 804194e:	f00b f834 	bl	804c9ba <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8041952:	2301      	movs	r3, #1
 8041954:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 8041956:	b137      	cbz	r7, 8041966 <SX1276SetRx+0x7e>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8041958:	4860      	ldr	r0, [pc, #384]	; (8041adc <SX1276SetRx+0x1f4>)
 804195a:	4639      	mov	r1, r7
 804195c:	f009 f81c 	bl	804a998 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8041960:	485e      	ldr	r0, [pc, #376]	; (8041adc <SX1276SetRx+0x1f4>)
 8041962:	f008 ff7f 	bl	804a864 <TimerStart>
    if( SX1276.Settings.Modem == MODEM_FSK )
 8041966:	7963      	ldrb	r3, [r4, #5]
 8041968:	2b00      	cmp	r3, #0
 804196a:	f040 80a9 	bne.w	8041ac0 <SX1276SetRx+0x1d8>
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 804196e:	2005      	movs	r0, #5
 8041970:	f7ff ff7e 	bl	8041870 <SX1276SetOpMode>
        TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 8041974:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8041976:	485a      	ldr	r0, [pc, #360]	; (8041ae0 <SX1276SetRx+0x1f8>)
 8041978:	f009 f80e 	bl	804a998 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 804197c:	4858      	ldr	r0, [pc, #352]	; (8041ae0 <SX1276SetRx+0x1f8>)
}
 804197e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        TimerStart( &RxTimeoutSyncWord );
 8041982:	f008 bf6f 	b.w	804a864 <TimerStart>
            if( SX1276.Settings.LoRa.IqInverted == true )
 8041986:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 804198a:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 804198c:	b32b      	cbz	r3, 80419da <SX1276SetRx+0xf2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 804198e:	f7ff fdbb 	bl	8041508 <SX1276Read>
 8041992:	f040 0141 	orr.w	r1, r0, #65	; 0x41
 8041996:	b2c9      	uxtb	r1, r1
 8041998:	2033      	movs	r0, #51	; 0x33
 804199a:	f7ff fd65 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 804199e:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80419a0:	203b      	movs	r0, #59	; 0x3b
 80419a2:	f7ff fd61 	bl	8041468 <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80419a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80419a8:	2b08      	cmp	r3, #8
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80419aa:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80419ae:	d876      	bhi.n	8041a9e <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80419b0:	f7ff fdaa 	bl	8041508 <SX1276Read>
 80419b4:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80419b8:	2031      	movs	r0, #49	; 0x31
 80419ba:	f7ff fd55 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 80419be:	2100      	movs	r1, #0
 80419c0:	2030      	movs	r0, #48	; 0x30
 80419c2:	f7ff fd51 	bl	8041468 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 80419c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80419c8:	2b08      	cmp	r3, #8
 80419ca:	d81b      	bhi.n	8041a04 <SX1276SetRx+0x11c>
 80419cc:	e8df f003 	tbb	[pc, r3]
 80419d0:	473e3510 	.word	0x473e3510
 80419d4:	62625950 	.word	0x62625950
 80419d8:	62          	.byte	0x62
 80419d9:	00          	.byte	0x00
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80419da:	f7ff fd95 	bl	8041508 <SX1276Read>
 80419de:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80419e2:	f041 0101 	orr.w	r1, r1, #1
 80419e6:	2033      	movs	r0, #51	; 0x33
 80419e8:	f7ff fd3e 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80419ec:	211d      	movs	r1, #29
 80419ee:	e7d7      	b.n	80419a0 <SX1276SetRx+0xb8>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 80419f0:	202f      	movs	r0, #47	; 0x2f
 80419f2:	2148      	movs	r1, #72	; 0x48
 80419f4:	f7ff fd38 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80419f8:	68a0      	ldr	r0, [r4, #8]
 80419fa:	f500 50f4 	add.w	r0, r0, #7808	; 0x1e80
 80419fe:	3002      	adds	r0, #2
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041a00:	f7ff fd3e 	bl	8041480 <SX1276SetChannel>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041a04:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8041a08:	f894 6056 	ldrb.w	r6, [r4, #86]	; 0x56
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041a0c:	2b00      	cmp	r3, #0
 8041a0e:	d04d      	beq.n	8041aac <SX1276SetRx+0x1c4>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041a10:	211d      	movs	r1, #29
 8041a12:	2011      	movs	r0, #17
 8041a14:	f7ff fd28 	bl	8041468 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8041a18:	2040      	movs	r0, #64	; 0x40
 8041a1a:	f7ff fd75 	bl	8041508 <SX1276Read>
 8041a1e:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041a22:	2040      	movs	r0, #64	; 0x40
 8041a24:	f7ff fd20 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 8041a28:	2100      	movs	r1, #0
 8041a2a:	200f      	movs	r0, #15
 8041a2c:	f7ff fd1c 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8041a30:	2100      	movs	r1, #0
 8041a32:	200d      	movs	r0, #13
 8041a34:	f7ff fd18 	bl	8041468 <SX1276Write>
        break;
 8041a38:	e785      	b.n	8041946 <SX1276SetRx+0x5e>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041a3a:	202f      	movs	r0, #47	; 0x2f
 8041a3c:	2144      	movs	r1, #68	; 0x44
 8041a3e:	f7ff fd13 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8041a42:	68a0      	ldr	r0, [r4, #8]
 8041a44:	f500 5022 	add.w	r0, r0, #10368	; 0x2880
 8041a48:	3034      	adds	r0, #52	; 0x34
 8041a4a:	e7d9      	b.n	8041a00 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041a4c:	202f      	movs	r0, #47	; 0x2f
 8041a4e:	2144      	movs	r1, #68	; 0x44
 8041a50:	f7ff fd0a 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8041a54:	68a0      	ldr	r0, [r4, #8]
 8041a56:	f500 5074 	add.w	r0, r0, #15616	; 0x3d00
 8041a5a:	3004      	adds	r0, #4
 8041a5c:	e7d0      	b.n	8041a00 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041a5e:	202f      	movs	r0, #47	; 0x2f
 8041a60:	2144      	movs	r1, #68	; 0x44
 8041a62:	f7ff fd01 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8041a66:	68a0      	ldr	r0, [r4, #8]
 8041a68:	f500 40a2 	add.w	r0, r0, #20736	; 0x5100
 8041a6c:	305e      	adds	r0, #94	; 0x5e
 8041a6e:	e7c7      	b.n	8041a00 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041a70:	202f      	movs	r0, #47	; 0x2f
 8041a72:	2144      	movs	r1, #68	; 0x44
 8041a74:	f7ff fcf8 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8041a78:	68a0      	ldr	r0, [r4, #8]
 8041a7a:	f500 40f4 	add.w	r0, r0, #31232	; 0x7a00
 8041a7e:	3012      	adds	r0, #18
 8041a80:	e7be      	b.n	8041a00 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8041a82:	202f      	movs	r0, #47	; 0x2f
 8041a84:	2144      	movs	r1, #68	; 0x44
 8041a86:	f7ff fcef 	bl	8041468 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8041a8a:	68a0      	ldr	r0, [r4, #8]
 8041a8c:	f500 4022 	add.w	r0, r0, #41472	; 0xa200
 8041a90:	30c6      	adds	r0, #198	; 0xc6
 8041a92:	e7b5      	b.n	8041a00 <SX1276SetRx+0x118>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8041a94:	2140      	movs	r1, #64	; 0x40
 8041a96:	202f      	movs	r0, #47	; 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8041a98:	f7ff fce6 	bl	8041468 <SX1276Write>
 8041a9c:	e7b2      	b.n	8041a04 <SX1276SetRx+0x11c>
 8041a9e:	f7ff fd33 	bl	8041508 <SX1276Read>
 8041aa2:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041aa6:	b2c9      	uxtb	r1, r1
 8041aa8:	2031      	movs	r0, #49	; 0x31
 8041aaa:	e7f5      	b.n	8041a98 <SX1276SetRx+0x1b0>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8041aac:	211f      	movs	r1, #31
 8041aae:	2011      	movs	r0, #17
 8041ab0:	f7ff fcda 	bl	8041468 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8041ab4:	2040      	movs	r0, #64	; 0x40
 8041ab6:	f7ff fd27 	bl	8041508 <SX1276Read>
 8041aba:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041abe:	e7b0      	b.n	8041a22 <SX1276SetRx+0x13a>
        if( rxContinuous == true )
 8041ac0:	b126      	cbz	r6, 8041acc <SX1276SetRx+0x1e4>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8041ac2:	2005      	movs	r0, #5
}
 8041ac4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8041ac8:	f7ff bed2 	b.w	8041870 <SX1276SetOpMode>
 8041acc:	2006      	movs	r0, #6
 8041ace:	e7f9      	b.n	8041ac4 <SX1276SetRx+0x1dc>
 8041ad0:	20009c00 	.word	0x20009c00
 8041ad4:	20009bd0 	.word	0x20009bd0
 8041ad8:	20008384 	.word	0x20008384
 8041adc:	20009c68 	.word	0x20009c68
 8041ae0:	20009be8 	.word	0x20009be8

08041ae4 <SX1276SetTx>:
{
 8041ae4:	b510      	push	{r4, lr}
 8041ae6:	4604      	mov	r4, r0
    TimerStop( &RxTimeoutTimer );
 8041ae8:	4825      	ldr	r0, [pc, #148]	; (8041b80 <SX1276SetTx+0x9c>)
 8041aea:	f008 ff2d 	bl	804a948 <TimerStop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041aee:	4621      	mov	r1, r4
    switch( SX1276.Settings.Modem )
 8041af0:	4c24      	ldr	r4, [pc, #144]	; (8041b84 <SX1276SetTx+0xa0>)
    TimerSetValue( &TxTimeoutTimer, timeout );
 8041af2:	4825      	ldr	r0, [pc, #148]	; (8041b88 <SX1276SetTx+0xa4>)
 8041af4:	f008 ff50 	bl	804a998 <TimerSetValue>
    switch( SX1276.Settings.Modem )
 8041af8:	7963      	ldrb	r3, [r4, #5]
 8041afa:	b15b      	cbz	r3, 8041b14 <SX1276SetTx+0x30>
 8041afc:	2b01      	cmp	r3, #1
 8041afe:	d023      	beq.n	8041b48 <SX1276SetTx+0x64>
    SX1276.Settings.State = RF_TX_RUNNING;
 8041b00:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 8041b02:	4821      	ldr	r0, [pc, #132]	; (8041b88 <SX1276SetTx+0xa4>)
    SX1276.Settings.State = RF_TX_RUNNING;
 8041b04:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 8041b06:	f008 fead 	bl	804a864 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041b0a:	2003      	movs	r0, #3
}
 8041b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8041b10:	f7ff beae 	b.w	8041870 <SX1276SetOpMode>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041b14:	2040      	movs	r0, #64	; 0x40
 8041b16:	f7ff fcf7 	bl	8041508 <SX1276Read>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8041b1a:	f000 0103 	and.w	r1, r0, #3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8041b1e:	f041 0110 	orr.w	r1, r1, #16
 8041b22:	2040      	movs	r0, #64	; 0x40
 8041b24:	f7ff fca0 	bl	8041468 <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8041b28:	2041      	movs	r0, #65	; 0x41
 8041b2a:	f7ff fced 	bl	8041508 <SX1276Read>
 8041b2e:	f000 013e 	and.w	r1, r0, #62	; 0x3e
 8041b32:	2041      	movs	r0, #65	; 0x41
 8041b34:	f7ff fc98 	bl	8041468 <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8041b38:	2035      	movs	r0, #53	; 0x35
 8041b3a:	f7ff fce5 	bl	8041508 <SX1276Read>
 8041b3e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8041b42:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        break;
 8041b46:	e7db      	b.n	8041b00 <SX1276SetTx+0x1c>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041b48:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8041b4c:	b173      	cbz	r3, 8041b6c <SX1276SetTx+0x88>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041b4e:	21f5      	movs	r1, #245	; 0xf5
 8041b50:	2011      	movs	r0, #17
 8041b52:	f7ff fc89 	bl	8041468 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8041b56:	2040      	movs	r0, #64	; 0x40
 8041b58:	f7ff fcd6 	bl	8041508 <SX1276Read>
 8041b5c:	f000 0133 	and.w	r1, r0, #51	; 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041b60:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8041b64:	2040      	movs	r0, #64	; 0x40
 8041b66:	f7ff fc7f 	bl	8041468 <SX1276Write>
 8041b6a:	e7c9      	b.n	8041b00 <SX1276SetTx+0x1c>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041b6c:	21f7      	movs	r1, #247	; 0xf7
 8041b6e:	2011      	movs	r0, #17
 8041b70:	f7ff fc7a 	bl	8041468 <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8041b74:	2040      	movs	r0, #64	; 0x40
 8041b76:	f7ff fcc7 	bl	8041508 <SX1276Read>
 8041b7a:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 8041b7e:	e7ef      	b.n	8041b60 <SX1276SetTx+0x7c>
 8041b80:	20009c68 	.word	0x20009c68
 8041b84:	20009c00 	.word	0x20009c00
 8041b88:	20009bd0 	.word	0x20009bd0

08041b8c <SX1276StartCad>:
{
 8041b8c:	b510      	push	{r4, lr}
    switch( SX1276.Settings.Modem )
 8041b8e:	4c0c      	ldr	r4, [pc, #48]	; (8041bc0 <SX1276StartCad+0x34>)
 8041b90:	7963      	ldrb	r3, [r4, #5]
 8041b92:	2b01      	cmp	r3, #1
 8041b94:	d112      	bne.n	8041bbc <SX1276StartCad+0x30>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041b96:	21fa      	movs	r1, #250	; 0xfa
 8041b98:	2011      	movs	r0, #17
 8041b9a:	f7ff fc65 	bl	8041468 <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8041b9e:	2040      	movs	r0, #64	; 0x40
 8041ba0:	f7ff fcb2 	bl	8041508 <SX1276Read>
 8041ba4:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8041ba8:	2040      	movs	r0, #64	; 0x40
 8041baa:	f7ff fc5d 	bl	8041468 <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8041bae:	2303      	movs	r3, #3
 8041bb0:	7123      	strb	r3, [r4, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041bb2:	2007      	movs	r0, #7
}
 8041bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 8041bb8:	f7ff be5a 	b.w	8041870 <SX1276SetOpMode>
}
 8041bbc:	bd10      	pop	{r4, pc}
 8041bbe:	bf00      	nop
 8041bc0:	20009c00 	.word	0x20009c00

08041bc4 <SX1276SetModem>:
{
 8041bc4:	b510      	push	{r4, lr}
 8041bc6:	4604      	mov	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8041bc8:	2001      	movs	r0, #1
 8041bca:	f7ff fc9d 	bl	8041508 <SX1276Read>
 8041bce:	4b19      	ldr	r3, [pc, #100]	; (8041c34 <SX1276SetModem+0x70>)
 8041bd0:	f010 0f80 	tst.w	r0, #128	; 0x80
        SX1276.Settings.Modem = MODEM_LORA;
 8041bd4:	bf14      	ite	ne
 8041bd6:	2201      	movne	r2, #1
        SX1276.Settings.Modem = MODEM_FSK;
 8041bd8:	2200      	moveq	r2, #0
 8041bda:	715a      	strb	r2, [r3, #5]
    if( SX1276.Settings.Modem == modem )
 8041bdc:	795a      	ldrb	r2, [r3, #5]
 8041bde:	42a2      	cmp	r2, r4
 8041be0:	d027      	beq.n	8041c32 <SX1276SetModem+0x6e>
    switch( SX1276.Settings.Modem )
 8041be2:	2c01      	cmp	r4, #1
    SX1276.Settings.Modem = modem;
 8041be4:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8041be6:	d013      	beq.n	8041c10 <SX1276SetModem+0x4c>
 8041be8:	f7ff fe0c 	bl	8041804 <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8041bec:	2001      	movs	r0, #1
 8041bee:	f7ff fc8b 	bl	8041508 <SX1276Read>
 8041bf2:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8041bf6:	2001      	movs	r0, #1
 8041bf8:	f7ff fc36 	bl	8041468 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041bfc:	2100      	movs	r1, #0
 8041bfe:	2040      	movs	r0, #64	; 0x40
 8041c00:	f7ff fc32 	bl	8041468 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8041c04:	2130      	movs	r1, #48	; 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041c06:	2041      	movs	r0, #65	; 0x41
}
 8041c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041c0c:	f7ff bc2c 	b.w	8041468 <SX1276Write>
 8041c10:	f7ff fdf8 	bl	8041804 <SX1276SetOpMode.part.2>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8041c14:	4620      	mov	r0, r4
 8041c16:	f7ff fc77 	bl	8041508 <SX1276Read>
 8041c1a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041c1e:	b2c9      	uxtb	r1, r1
 8041c20:	4620      	mov	r0, r4
 8041c22:	f7ff fc21 	bl	8041468 <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8041c26:	2100      	movs	r1, #0
 8041c28:	2040      	movs	r0, #64	; 0x40
 8041c2a:	f7ff fc1d 	bl	8041468 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8041c2e:	2100      	movs	r1, #0
 8041c30:	e7e9      	b.n	8041c06 <SX1276SetModem+0x42>
}
 8041c32:	bd10      	pop	{r4, pc}
 8041c34:	20009c00 	.word	0x20009c00

08041c38 <SX1276Init>:
{
 8041c38:	b570      	push	{r4, r5, r6, lr}
    RadioEvents = events;
 8041c3a:	4d1b      	ldr	r5, [pc, #108]	; (8041ca8 <SX1276Init+0x70>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041c3c:	491b      	ldr	r1, [pc, #108]	; (8041cac <SX1276Init+0x74>)
    RadioEvents = events;
 8041c3e:	f8c5 0104 	str.w	r0, [r5, #260]	; 0x104
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8041c42:	481b      	ldr	r0, [pc, #108]	; (8041cb0 <SX1276Init+0x78>)
 8041c44:	4c1b      	ldr	r4, [pc, #108]	; (8041cb4 <SX1276Init+0x7c>)
 8041c46:	f008 fe03 	bl	804a850 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 8041c4a:	4918      	ldr	r1, [pc, #96]	; (8041cac <SX1276Init+0x74>)
 8041c4c:	481a      	ldr	r0, [pc, #104]	; (8041cb8 <SX1276Init+0x80>)
 8041c4e:	f008 fdff 	bl	804a850 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 8041c52:	4916      	ldr	r1, [pc, #88]	; (8041cac <SX1276Init+0x74>)
 8041c54:	4819      	ldr	r0, [pc, #100]	; (8041cbc <SX1276Init+0x84>)
 8041c56:	f008 fdfb 	bl	804a850 <TimerInit>
    LoRaBoardCallbacks->SX1276BoardSetXO( SET );
 8041c5a:	682b      	ldr	r3, [r5, #0]
 8041c5c:	2001      	movs	r0, #1
 8041c5e:	681b      	ldr	r3, [r3, #0]
 8041c60:	4798      	blx	r3
    SX1276Reset( );
 8041c62:	f7ff fbb9 	bl	80413d8 <SX1276Reset>
    RxChainCalibration( );
 8041c66:	f7ff fc5b 	bl	8041520 <RxChainCalibration>
 8041c6a:	f7ff fdcb 	bl	8041804 <SX1276SetOpMode.part.2>
    LoRaBoardCallbacks->SX1276BoardIoIrqInit( DioIrq );
 8041c6e:	682b      	ldr	r3, [r5, #0]
 8041c70:	4813      	ldr	r0, [pc, #76]	; (8041cc0 <SX1276Init+0x88>)
 8041c72:	689b      	ldr	r3, [r3, #8]
 8041c74:	4798      	blx	r3
 8041c76:	f104 0630 	add.w	r6, r4, #48	; 0x30
        SX1276SetModem( RadioRegsInit[i].Modem );
 8041c7a:	7820      	ldrb	r0, [r4, #0]
 8041c7c:	f7ff ffa2 	bl	8041bc4 <SX1276SetModem>
 8041c80:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8041c82:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8041c86:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 8041c8a:	f7ff fbed 	bl	8041468 <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8041c8e:	42b4      	cmp	r4, r6
 8041c90:	d1f3      	bne.n	8041c7a <SX1276Init+0x42>
    SX1276SetModem( MODEM_FSK );
 8041c92:	2000      	movs	r0, #0
 8041c94:	f7ff ff96 	bl	8041bc4 <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8041c98:	4b0a      	ldr	r3, [pc, #40]	; (8041cc4 <SX1276Init+0x8c>)
 8041c9a:	2200      	movs	r2, #0
 8041c9c:	711a      	strb	r2, [r3, #4]
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 8041c9e:	682b      	ldr	r3, [r5, #0]
 8041ca0:	685b      	ldr	r3, [r3, #4]
 8041ca2:	4798      	blx	r3
}
 8041ca4:	3002      	adds	r0, #2
 8041ca6:	bd70      	pop	{r4, r5, r6, pc}
 8041ca8:	20008380 	.word	0x20008380
 8041cac:	08042911 	.word	0x08042911
 8041cb0:	20009bd0 	.word	0x20009bd0
 8041cb4:	0804e1a8 	.word	0x0804e1a8
 8041cb8:	20009c68 	.word	0x20009c68
 8041cbc:	20009be8 	.word	0x20009be8
 8041cc0:	2000105c 	.word	0x2000105c
 8041cc4:	20009c00 	.word	0x20009c00

08041cc8 <SX1276IsChannelFree>:
{
 8041cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041cca:	461c      	mov	r4, r3
    return SX1276.Settings.State;
 8041ccc:	4b13      	ldr	r3, [pc, #76]	; (8041d1c <SX1276IsChannelFree+0x54>)
    if( SX1276GetStatus( ) != RF_IDLE )
 8041cce:	791b      	ldrb	r3, [r3, #4]
{
 8041cd0:	4606      	mov	r6, r0
 8041cd2:	460d      	mov	r5, r1
 8041cd4:	4617      	mov	r7, r2
    if( SX1276GetStatus( ) != RF_IDLE )
 8041cd6:	b9f3      	cbnz	r3, 8041d16 <SX1276IsChannelFree+0x4e>
    SX1276SetModem( modem );
 8041cd8:	f7ff ff74 	bl	8041bc4 <SX1276SetModem>
    SX1276SetChannel( freq );
 8041cdc:	4628      	mov	r0, r5
 8041cde:	f7ff fbcf 	bl	8041480 <SX1276SetChannel>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041ce2:	2005      	movs	r0, #5
 8041ce4:	f7ff fdc4 	bl	8041870 <SX1276SetOpMode>
    DelayMs( 1 );
 8041ce8:	2001      	movs	r0, #1
 8041cea:	f00a f817 	bl	804bd1c <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8041cee:	f008 fe64 	bl	804a9ba <TimerGetCurrentTime>
 8041cf2:	4605      	mov	r5, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8041cf4:	4628      	mov	r0, r5
 8041cf6:	f008 fe67 	bl	804a9c8 <TimerGetElapsedTime>
 8041cfa:	42a0      	cmp	r0, r4
 8041cfc:	d304      	bcc.n	8041d08 <SX1276IsChannelFree+0x40>
    bool status = true;
 8041cfe:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8041d00:	f7ff fd96 	bl	8041830 <SX1276SetSleep>
}
 8041d04:	4620      	mov	r0, r4
 8041d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( modem );
 8041d08:	4630      	mov	r0, r6
 8041d0a:	f7ff fd59 	bl	80417c0 <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8041d0e:	42b8      	cmp	r0, r7
 8041d10:	ddf0      	ble.n	8041cf4 <SX1276IsChannelFree+0x2c>
            status = false;
 8041d12:	2400      	movs	r4, #0
 8041d14:	e7f4      	b.n	8041d00 <SX1276IsChannelFree+0x38>
        return false;
 8041d16:	2400      	movs	r4, #0
 8041d18:	e7f4      	b.n	8041d04 <SX1276IsChannelFree+0x3c>
 8041d1a:	bf00      	nop
 8041d1c:	20009c00 	.word	0x20009c00

08041d20 <SX1276Random>:
{
 8041d20:	b538      	push	{r3, r4, r5, lr}
    SX1276SetModem( MODEM_LORA );
 8041d22:	2001      	movs	r0, #1
 8041d24:	f7ff ff4e 	bl	8041bc4 <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8041d28:	21ff      	movs	r1, #255	; 0xff
 8041d2a:	2011      	movs	r0, #17
 8041d2c:	f7ff fb9c 	bl	8041468 <SX1276Write>
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8041d30:	2005      	movs	r0, #5
 8041d32:	f7ff fd9d 	bl	8041870 <SX1276SetOpMode>
 8041d36:	2400      	movs	r4, #0
    uint32_t rnd = 0;
 8041d38:	4625      	mov	r5, r4
        DelayMs( 1 );
 8041d3a:	2001      	movs	r0, #1
 8041d3c:	f009 ffee 	bl	804bd1c <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041d40:	202c      	movs	r0, #44	; 0x2c
 8041d42:	f7ff fbe1 	bl	8041508 <SX1276Read>
 8041d46:	f000 0001 	and.w	r0, r0, #1
 8041d4a:	40a0      	lsls	r0, r4
 8041d4c:	3401      	adds	r4, #1
    for( i = 0; i < 32; i++ )
 8041d4e:	2c20      	cmp	r4, #32
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8041d50:	ea45 0500 	orr.w	r5, r5, r0
    for( i = 0; i < 32; i++ )
 8041d54:	d1f1      	bne.n	8041d3a <SX1276Random+0x1a>
    SX1276SetSleep( );
 8041d56:	f7ff fd6b 	bl	8041830 <SX1276SetSleep>
}
 8041d5a:	4628      	mov	r0, r5
 8041d5c:	bd38      	pop	{r3, r4, r5, pc}
	...

08041d60 <SX1276SetRxConfig>:
{
 8041d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8041d64:	b089      	sub	sp, #36	; 0x24
 8041d66:	4604      	mov	r4, r0
 8041d68:	9300      	str	r3, [sp, #0]
 8041d6a:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8041d6e:	9304      	str	r3, [sp, #16]
 8041d70:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 8041d74:	9302      	str	r3, [sp, #8]
 8041d76:	468a      	mov	sl, r1
 8041d78:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8041d7c:	f89d 1060 	ldrb.w	r1, [sp, #96]	; 0x60
 8041d80:	9305      	str	r3, [sp, #20]
 8041d82:	4615      	mov	r5, r2
 8041d84:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 8041d88:	9206      	str	r2, [sp, #24]
 8041d8a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
 8041d8e:	f8bd 704c 	ldrh.w	r7, [sp, #76]	; 0x4c
 8041d92:	f89d 8054 	ldrb.w	r8, [sp, #84]	; 0x54
 8041d96:	f89d b058 	ldrb.w	fp, [sp, #88]	; 0x58
 8041d9a:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
 8041d9e:	9107      	str	r1, [sp, #28]
    SX1276SetModem( modem );
 8041da0:	f7ff ff10 	bl	8041bc4 <SX1276SetModem>
    switch( modem )
 8041da4:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8041da8:	b134      	cbz	r4, 8041db8 <SX1276SetRxConfig+0x58>
 8041daa:	2c01      	cmp	r4, #1
 8041dac:	9907      	ldr	r1, [sp, #28]
 8041dae:	f000 8083 	beq.w	8041eb8 <SX1276SetRxConfig+0x158>
}
 8041db2:	b009      	add	sp, #36	; 0x24
 8041db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041db8:	4ca1      	ldr	r4, [pc, #644]	; (8042040 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041dba:	4628      	mov	r0, r5
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8041dbc:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8041dc0:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8041dc4:	f8c4 a014 	str.w	sl, [r4, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8041dc8:	e9c4 9506 	strd	r9, r5, [r4, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8041dcc:	f884 8022 	strb.w	r8, [r4, #34]	; 0x22
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8041dd0:	f884 b023 	strb.w	fp, [r4, #35]	; 0x23
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8041dd4:	f884 6024 	strb.w	r6, [r4, #36]	; 0x24
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8041dd8:	8427      	strh	r7, [r4, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041dda:	f7fe fcc3 	bl	8040764 <__aeabi_ui2d>
 8041dde:	e9cd 0100 	strd	r0, r1, [sp]
 8041de2:	4602      	mov	r2, r0
 8041de4:	460b      	mov	r3, r1
 8041de6:	2000      	movs	r0, #0
 8041de8:	4996      	ldr	r1, [pc, #600]	; (8042044 <SX1276SetRxConfig+0x2e4>)
 8041dea:	f7fe fe5f 	bl	8040aac <__aeabi_ddiv>
 8041dee:	2200      	movs	r2, #0
 8041df0:	4b95      	ldr	r3, [pc, #596]	; (8042048 <SX1276SetRxConfig+0x2e8>)
 8041df2:	f7fe fd31 	bl	8040858 <__aeabi_dmul>
 8041df6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8041dfa:	9804      	ldr	r0, [sp, #16]
 8041dfc:	f7fe fcc2 	bl	8040784 <__aeabi_i2d>
 8041e00:	4602      	mov	r2, r0
 8041e02:	460b      	mov	r3, r1
 8041e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8041e08:	f7fe fd26 	bl	8040858 <__aeabi_dmul>
 8041e0c:	2200      	movs	r2, #0
 8041e0e:	4b8f      	ldr	r3, [pc, #572]	; (804204c <SX1276SetRxConfig+0x2ec>)
 8041e10:	f7fe fd22 	bl	8040858 <__aeabi_dmul>
 8041e14:	f7fe ffe2 	bl	8040ddc <__aeabi_d2uiz>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8041e18:	e9dd 2300 	ldrd	r2, r3, [sp]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 8041e1c:	62e0      	str	r0, [r4, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8041e1e:	a186      	add	r1, pc, #536	; (adr r1, 8042038 <SX1276SetRxConfig+0x2d8>)
 8041e20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8041e24:	f7fe fe42 	bl	8040aac <__aeabi_ddiv>
 8041e28:	f7fe ffd8 	bl	8040ddc <__aeabi_d2uiz>
 8041e2c:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8041e2e:	0a21      	lsrs	r1, r4, #8
 8041e30:	2002      	movs	r0, #2
 8041e32:	f7ff fb19 	bl	8041468 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8041e36:	b2e1      	uxtb	r1, r4
 8041e38:	2003      	movs	r0, #3
 8041e3a:	f7ff fb15 	bl	8041468 <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8041e3e:	4650      	mov	r0, sl
 8041e40:	f7ff fa9c 	bl	804137c <GetFskBandwidthRegValue>
 8041e44:	4601      	mov	r1, r0
 8041e46:	2012      	movs	r0, #18
 8041e48:	f7ff fb0e 	bl	8041468 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8041e4c:	4648      	mov	r0, r9
 8041e4e:	f7ff fa95 	bl	804137c <GetFskBandwidthRegValue>
 8041e52:	4601      	mov	r1, r0
 8041e54:	2013      	movs	r0, #19
 8041e56:	f7ff fb07 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8041e5a:	0a39      	lsrs	r1, r7, #8
 8041e5c:	2025      	movs	r0, #37	; 0x25
 8041e5e:	f7ff fb03 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8041e62:	b2f9      	uxtb	r1, r7
 8041e64:	2026      	movs	r0, #38	; 0x26
 8041e66:	f7ff faff 	bl	8041468 <SX1276Write>
            if( fixLen == 1 )
 8041e6a:	f1b8 0f00 	cmp.w	r8, #0
 8041e6e:	d021      	beq.n	8041eb4 <SX1276SetRxConfig+0x154>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8041e70:	4659      	mov	r1, fp
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8041e72:	2032      	movs	r0, #50	; 0x32
 8041e74:	f7ff faf8 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8041e78:	2030      	movs	r0, #48	; 0x30
 8041e7a:	f7ff fb45 	bl	8041508 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8041e7e:	f1b8 0f00 	cmp.w	r8, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 8041e82:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8041e86:	bf14      	ite	ne
 8041e88:	2100      	movne	r1, #0
 8041e8a:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8041e8e:	ea40 1006 	orr.w	r0, r0, r6, lsl #4
 8041e92:	4301      	orrs	r1, r0
            SX1276Write( REG_PACKETCONFIG1,
 8041e94:	b2c9      	uxtb	r1, r1
 8041e96:	2030      	movs	r0, #48	; 0x30
 8041e98:	f7ff fae6 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8041e9c:	2031      	movs	r0, #49	; 0x31
 8041e9e:	f7ff fb33 	bl	8041508 <SX1276Read>
 8041ea2:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8041ea6:	b2c9      	uxtb	r1, r1
 8041ea8:	2031      	movs	r0, #49	; 0x31
}
 8041eaa:	b009      	add	sp, #36	; 0x24
 8041eac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8041eb0:	f7ff bada 	b.w	8041468 <SX1276Write>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8041eb4:	21ff      	movs	r1, #255	; 0xff
 8041eb6:	e7dc      	b.n	8041e72 <SX1276SetRxConfig+0x112>
            if( bandwidth > 2 )
 8041eb8:	f1ba 0f02 	cmp.w	sl, #2
 8041ebc:	d900      	bls.n	8041ec0 <SX1276SetRxConfig+0x160>
 8041ebe:	e7fe      	b.n	8041ebe <SX1276SetRxConfig+0x15e>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8041ec0:	4c5f      	ldr	r4, [pc, #380]	; (8042040 <SX1276SetRxConfig+0x2e0>)
            SX1276.Settings.LoRa.Coderate = coderate;
 8041ec2:	9800      	ldr	r0, [sp, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8041ec4:	f884 1053 	strb.w	r1, [r4, #83]	; 0x53
            bandwidth += 7;
 8041ec8:	f10a 0907 	add.w	r9, sl, #7
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8041ecc:	9902      	ldr	r1, [sp, #8]
            SX1276.Settings.LoRa.Coderate = coderate;
 8041ece:	f884 004d 	strb.w	r0, [r4, #77]	; 0x4d
            if( datarate > 12 )
 8041ed2:	2d0c      	cmp	r5, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 8041ed4:	e9c4 9511 	strd	r9, r5, [r4, #68]	; 0x44
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8041ed8:	f8a4 704e 	strh.w	r7, [r4, #78]	; 0x4e
            SX1276.Settings.LoRa.FixLen = fixLen;
 8041edc:	f884 8050 	strb.w	r8, [r4, #80]	; 0x50
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8041ee0:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8041ee4:	f884 6052 	strb.w	r6, [r4, #82]	; 0x52
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8041ee8:	f884 1054 	strb.w	r1, [r4, #84]	; 0x54
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8041eec:	f884 2055 	strb.w	r2, [r4, #85]	; 0x55
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8041ef0:	f884 3056 	strb.w	r3, [r4, #86]	; 0x56
            if( datarate > 12 )
 8041ef4:	f200 8098 	bhi.w	8042028 <SX1276SetRxConfig+0x2c8>
            else if( datarate < 6 )
 8041ef8:	2d05      	cmp	r5, #5
 8041efa:	f240 8081 	bls.w	8042000 <SX1276SetRxConfig+0x2a0>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8041efe:	f1b9 0f07 	cmp.w	r9, #7
 8041f02:	d176      	bne.n	8041ff2 <SX1276SetRxConfig+0x292>
 8041f04:	f1a5 030b 	sub.w	r3, r5, #11
 8041f08:	2b01      	cmp	r3, #1
 8041f0a:	d877      	bhi.n	8041ffc <SX1276SetRxConfig+0x29c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8041f0c:	2301      	movs	r3, #1
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8041f0e:	201d      	movs	r0, #29
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8041f10:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8041f14:	f7ff faf8 	bl	8041508 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8041f18:	9b00      	ldr	r3, [sp, #0]
 8041f1a:	ea48 0143 	orr.w	r1, r8, r3, lsl #1
 8041f1e:	ea41 1109 	orr.w	r1, r1, r9, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8041f22:	b2c9      	uxtb	r1, r1
 8041f24:	201d      	movs	r0, #29
 8041f26:	f7ff fa9f 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8041f2a:	201e      	movs	r0, #30
 8041f2c:	f7ff faec 	bl	8041508 <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8041f30:	9b04      	ldr	r3, [sp, #16]
 8041f32:	f3c3 2101 	ubfx	r1, r3, #8, #2
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8041f36:	f000 0008 	and.w	r0, r0, #8
            SX1276Write( REG_LR_MODEMCONFIG2,
 8041f3a:	ea41 0186 	orr.w	r1, r1, r6, lsl #2
 8041f3e:	4301      	orrs	r1, r0
 8041f40:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8041f44:	b2c9      	uxtb	r1, r1
 8041f46:	201e      	movs	r0, #30
 8041f48:	f7ff fa8e 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8041f4c:	2026      	movs	r0, #38	; 0x26
 8041f4e:	f7ff fadb 	bl	8041508 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8041f52:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8041f56:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8041f5a:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8041f5e:	b2c9      	uxtb	r1, r1
 8041f60:	2026      	movs	r0, #38	; 0x26
 8041f62:	f7ff fa81 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8041f66:	f89d 1010 	ldrb.w	r1, [sp, #16]
 8041f6a:	201f      	movs	r0, #31
 8041f6c:	f7ff fa7c 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8041f70:	0a39      	lsrs	r1, r7, #8
 8041f72:	2020      	movs	r0, #32
 8041f74:	f7ff fa78 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8041f78:	b2f9      	uxtb	r1, r7
 8041f7a:	2021      	movs	r0, #33	; 0x21
 8041f7c:	f7ff fa74 	bl	8041468 <SX1276Write>
            if( fixLen == 1 )
 8041f80:	f1b8 0f00 	cmp.w	r8, #0
 8041f84:	d003      	beq.n	8041f8e <SX1276SetRxConfig+0x22e>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8041f86:	4659      	mov	r1, fp
 8041f88:	2022      	movs	r0, #34	; 0x22
 8041f8a:	f7ff fa6d 	bl	8041468 <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8041f8e:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 8041f92:	b16b      	cbz	r3, 8041fb0 <SX1276SetRxConfig+0x250>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8041f94:	2044      	movs	r0, #68	; 0x44
 8041f96:	f7ff fab7 	bl	8041508 <SX1276Read>
 8041f9a:	f060 017f 	orn	r1, r0, #127	; 0x7f
 8041f9e:	b2c9      	uxtb	r1, r1
 8041fa0:	2044      	movs	r0, #68	; 0x44
 8041fa2:	f7ff fa61 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8041fa6:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
 8041faa:	2024      	movs	r0, #36	; 0x24
 8041fac:	f7ff fa5c 	bl	8041468 <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8041fb0:	f1b9 0f09 	cmp.w	r9, #9
 8041fb4:	d12a      	bne.n	804200c <SX1276SetRxConfig+0x2ac>
 8041fb6:	68a2      	ldr	r2, [r4, #8]
 8041fb8:	4b25      	ldr	r3, [pc, #148]	; (8042050 <SX1276SetRxConfig+0x2f0>)
 8041fba:	429a      	cmp	r2, r3
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8041fbc:	f04f 0102 	mov.w	r1, #2
 8041fc0:	f04f 0036 	mov.w	r0, #54	; 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8041fc4:	d91e      	bls.n	8042004 <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8041fc6:	f7ff fa4f 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8041fca:	2164      	movs	r1, #100	; 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8041fcc:	203a      	movs	r0, #58	; 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8041fce:	f7ff fa4b 	bl	8041468 <SX1276Write>
            if( datarate == 6 )
 8041fd2:	2d06      	cmp	r5, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8041fd4:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8041fd8:	d11b      	bne.n	8042012 <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8041fda:	f7ff fa95 	bl	8041508 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8041fde:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8041fe2:	f041 0105 	orr.w	r1, r1, #5
 8041fe6:	2031      	movs	r0, #49	; 0x31
 8041fe8:	f7ff fa3e 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8041fec:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8041fee:	2037      	movs	r0, #55	; 0x37
 8041ff0:	e75b      	b.n	8041eaa <SX1276SetRxConfig+0x14a>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8041ff2:	f1b9 0f08 	cmp.w	r9, #8
 8041ff6:	d101      	bne.n	8041ffc <SX1276SetRxConfig+0x29c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8041ff8:	2d0c      	cmp	r5, #12
 8041ffa:	d087      	beq.n	8041f0c <SX1276SetRxConfig+0x1ac>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8041ffc:	2300      	movs	r3, #0
 8041ffe:	e786      	b.n	8041f0e <SX1276SetRxConfig+0x1ae>
                datarate = 6;
 8042000:	2506      	movs	r5, #6
 8042002:	e7fb      	b.n	8041ffc <SX1276SetRxConfig+0x29c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8042004:	f7ff fa30 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8042008:	217f      	movs	r1, #127	; 0x7f
 804200a:	e7df      	b.n	8041fcc <SX1276SetRxConfig+0x26c>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 804200c:	2103      	movs	r1, #3
 804200e:	2036      	movs	r0, #54	; 0x36
 8042010:	e7dd      	b.n	8041fce <SX1276SetRxConfig+0x26e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042012:	f7ff fa79 	bl	8041508 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042016:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 804201a:	f041 0103 	orr.w	r1, r1, #3
 804201e:	2031      	movs	r0, #49	; 0x31
 8042020:	f7ff fa22 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042024:	210a      	movs	r1, #10
 8042026:	e7e2      	b.n	8041fee <SX1276SetRxConfig+0x28e>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042028:	f1ba 0f02 	cmp.w	sl, #2
 804202c:	f04f 050c 	mov.w	r5, #12
 8042030:	d0e4      	beq.n	8041ffc <SX1276SetRxConfig+0x29c>
 8042032:	e76b      	b.n	8041f0c <SX1276SetRxConfig+0x1ac>
 8042034:	f3af 8000 	nop.w
 8042038:	00000000 	.word	0x00000000
 804203c:	417e8480 	.word	0x417e8480
 8042040:	20009c00 	.word	0x20009c00
 8042044:	3ff00000 	.word	0x3ff00000
 8042048:	40200000 	.word	0x40200000
 804204c:	408f4000 	.word	0x408f4000
 8042050:	1f4add40 	.word	0x1f4add40
 8042054:	00000000 	.word	0x00000000

08042058 <SX1276SetTxConfig>:
{
 8042058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804205c:	b087      	sub	sp, #28
 804205e:	4699      	mov	r9, r3
 8042060:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
 8042064:	9301      	str	r3, [sp, #4]
 8042066:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 804206a:	9302      	str	r3, [sp, #8]
 804206c:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 8042070:	9304      	str	r3, [sp, #16]
 8042072:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8042074:	9205      	str	r2, [sp, #20]
 8042076:	4688      	mov	r8, r1
 8042078:	4683      	mov	fp, r0
 804207a:	9303      	str	r3, [sp, #12]
 804207c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 804207e:	f8bd 7048 	ldrh.w	r7, [sp, #72]	; 0x48
 8042082:	f89d 604c 	ldrb.w	r6, [sp, #76]	; 0x4c
 8042086:	f89d 5050 	ldrb.w	r5, [sp, #80]	; 0x50
 804208a:	f89d a05c 	ldrb.w	sl, [sp, #92]	; 0x5c
    SX1276SetModem( modem );
 804208e:	f7ff fd99 	bl	8041bc4 <SX1276SetModem>
    LoRaBoardCallbacks->SX1276BoardSetRfTxPower( power );
 8042092:	4987      	ldr	r1, [pc, #540]	; (80422b0 <SX1276SetTxConfig+0x258>)
 8042094:	6809      	ldr	r1, [r1, #0]
 8042096:	4640      	mov	r0, r8
 8042098:	68c9      	ldr	r1, [r1, #12]
 804209a:	4788      	blx	r1
    switch( modem )
 804209c:	9a05      	ldr	r2, [sp, #20]
 804209e:	f1bb 0f00 	cmp.w	fp, #0
 80420a2:	d005      	beq.n	80420b0 <SX1276SetTxConfig+0x58>
 80420a4:	f1bb 0f01 	cmp.w	fp, #1
 80420a8:	d061      	beq.n	804216e <SX1276SetTxConfig+0x116>
}
 80420aa:	b007      	add	sp, #28
 80420ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SX1276.Settings.Fsk.Power = power;
 80420b0:	4980      	ldr	r1, [pc, #512]	; (80422b4 <SX1276SetTxConfig+0x25c>)
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80420b2:	9b03      	ldr	r3, [sp, #12]
            SX1276.Settings.Fsk.Power = power;
 80420b4:	f881 800c 	strb.w	r8, [r1, #12]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80420b8:	e9c1 2904 	strd	r2, r9, [r1, #16]
            SX1276.Settings.Fsk.Datarate = datarate;
 80420bc:	61cc      	str	r4, [r1, #28]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80420be:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80420c2:	628b      	str	r3, [r1, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80420c4:	4610      	mov	r0, r2
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80420c6:	840f      	strh	r7, [r1, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80420c8:	f881 6022 	strb.w	r6, [r1, #34]	; 0x22
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80420cc:	f881 a025 	strb.w	sl, [r1, #37]	; 0x25
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80420d0:	f7fe fb48 	bl	8040764 <__aeabi_ui2d>
 80420d4:	a372      	add	r3, pc, #456	; (adr r3, 80422a0 <SX1276SetTxConfig+0x248>)
 80420d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80420da:	f7fe fce7 	bl	8040aac <__aeabi_ddiv>
 80420de:	f7fe fe7d 	bl	8040ddc <__aeabi_d2uiz>
 80420e2:	fa1f f880 	uxth.w	r8, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 80420e6:	ea4f 2118 	mov.w	r1, r8, lsr #8
 80420ea:	2004      	movs	r0, #4
 80420ec:	f7ff f9bc 	bl	8041468 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80420f0:	fa5f f188 	uxtb.w	r1, r8
 80420f4:	2005      	movs	r0, #5
 80420f6:	f7ff f9b7 	bl	8041468 <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80420fa:	4620      	mov	r0, r4
 80420fc:	f7fe fb32 	bl	8040764 <__aeabi_ui2d>
 8042100:	4602      	mov	r2, r0
 8042102:	460b      	mov	r3, r1
 8042104:	a168      	add	r1, pc, #416	; (adr r1, 80422a8 <SX1276SetTxConfig+0x250>)
 8042106:	e9d1 0100 	ldrd	r0, r1, [r1]
 804210a:	f7fe fccf 	bl	8040aac <__aeabi_ddiv>
 804210e:	f7fe fe65 	bl	8040ddc <__aeabi_d2uiz>
 8042112:	b284      	uxth	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8042114:	0a21      	lsrs	r1, r4, #8
 8042116:	2002      	movs	r0, #2
 8042118:	f7ff f9a6 	bl	8041468 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 804211c:	b2e1      	uxtb	r1, r4
 804211e:	2003      	movs	r0, #3
 8042120:	f7ff f9a2 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8042124:	0a39      	lsrs	r1, r7, #8
 8042126:	2025      	movs	r0, #37	; 0x25
 8042128:	f7ff f99e 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 804212c:	b2f9      	uxtb	r1, r7
 804212e:	2026      	movs	r0, #38	; 0x26
 8042130:	f7ff f99a 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8042134:	2030      	movs	r0, #48	; 0x30
 8042136:	f7ff f9e7 	bl	8041508 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 804213a:	2e00      	cmp	r6, #0
                           RF_PACKETCONFIG1_CRC_MASK &
 804213c:	f000 006f 	and.w	r0, r0, #111	; 0x6f
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8042140:	bf14      	ite	ne
 8042142:	2100      	movne	r1, #0
 8042144:	f06f 017f 	mvneq.w	r1, #127	; 0x7f
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8042148:	ea40 1505 	orr.w	r5, r0, r5, lsl #4
 804214c:	4329      	orrs	r1, r5
            SX1276Write( REG_PACKETCONFIG1,
 804214e:	b2c9      	uxtb	r1, r1
 8042150:	2030      	movs	r0, #48	; 0x30
 8042152:	f7ff f989 	bl	8041468 <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8042156:	2031      	movs	r0, #49	; 0x31
 8042158:	f7ff f9d6 	bl	8041508 <SX1276Read>
 804215c:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042160:	b2c9      	uxtb	r1, r1
 8042162:	2031      	movs	r0, #49	; 0x31
}
 8042164:	b007      	add	sp, #28
 8042166:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 804216a:	f7ff b97d 	b.w	8041468 <SX1276Write>
        	PRINTF("SETTXCONFIG power %d\r\n", power);
 804216e:	4641      	mov	r1, r8
 8042170:	4851      	ldr	r0, [pc, #324]	; (80422b8 <SX1276SetTxConfig+0x260>)
 8042172:	f008 fc73 	bl	804aa5c <TraceSend>
            SX1276.Settings.LoRa.Power = power;
 8042176:	4a4f      	ldr	r2, [pc, #316]	; (80422b4 <SX1276SetTxConfig+0x25c>)
            if( bandwidth > 2 )
 8042178:	f1b9 0f02 	cmp.w	r9, #2
            SX1276.Settings.LoRa.Power = power;
 804217c:	f882 8040 	strb.w	r8, [r2, #64]	; 0x40
 8042180:	4690      	mov	r8, r2
            if( bandwidth > 2 )
 8042182:	d900      	bls.n	8042186 <SX1276SetTxConfig+0x12e>
 8042184:	e7fe      	b.n	8042184 <SX1276SetTxConfig+0x12c>
            SX1276.Settings.LoRa.Coderate = coderate;
 8042186:	9b01      	ldr	r3, [sp, #4]
 8042188:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 804218c:	9b02      	ldr	r3, [sp, #8]
 804218e:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8042192:	9b04      	ldr	r3, [sp, #16]
 8042194:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            bandwidth += 7;
 8042198:	f109 0b07 	add.w	fp, r9, #7
            SX1276.Settings.LoRa.TxTimeout = timeout;
 804219c:	9b03      	ldr	r3, [sp, #12]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 804219e:	f8a2 704e 	strh.w	r7, [r2, #78]	; 0x4e
            if( datarate > 12 )
 80421a2:	2c0c      	cmp	r4, #12
            SX1276.Settings.LoRa.Datarate = datarate;
 80421a4:	e9c2 b411 	strd	fp, r4, [r2, #68]	; 0x44
            SX1276.Settings.LoRa.FixLen = fixLen;
 80421a8:	f882 6050 	strb.w	r6, [r2, #80]	; 0x50
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80421ac:	f882 5052 	strb.w	r5, [r2, #82]	; 0x52
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80421b0:	f882 a055 	strb.w	sl, [r2, #85]	; 0x55
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80421b4:	6593      	str	r3, [r2, #88]	; 0x58
            if( datarate > 12 )
 80421b6:	d86d      	bhi.n	8042294 <SX1276SetTxConfig+0x23c>
            else if( datarate < 6 )
 80421b8:	2c05      	cmp	r4, #5
 80421ba:	d95e      	bls.n	804227a <SX1276SetTxConfig+0x222>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80421bc:	f1bb 0f07 	cmp.w	fp, #7
 80421c0:	d154      	bne.n	804226c <SX1276SetTxConfig+0x214>
 80421c2:	f1a4 030b 	sub.w	r3, r4, #11
 80421c6:	2b01      	cmp	r3, #1
 80421c8:	d855      	bhi.n	8042276 <SX1276SetTxConfig+0x21e>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80421ca:	2301      	movs	r3, #1
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80421cc:	f888 304c 	strb.w	r3, [r8, #76]	; 0x4c
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80421d0:	9b02      	ldr	r3, [sp, #8]
 80421d2:	b16b      	cbz	r3, 80421f0 <SX1276SetTxConfig+0x198>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80421d4:	2044      	movs	r0, #68	; 0x44
 80421d6:	f7ff f997 	bl	8041508 <SX1276Read>
 80421da:	f060 017f 	orn	r1, r0, #127	; 0x7f
 80421de:	b2c9      	uxtb	r1, r1
 80421e0:	2044      	movs	r0, #68	; 0x44
 80421e2:	f7ff f941 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 80421e6:	f898 1054 	ldrb.w	r1, [r8, #84]	; 0x54
 80421ea:	2024      	movs	r0, #36	; 0x24
 80421ec:	f7ff f93c 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 80421f0:	201d      	movs	r0, #29
 80421f2:	f7ff f989 	bl	8041508 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 80421f6:	9b01      	ldr	r3, [sp, #4]
 80421f8:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
 80421fc:	ea46 110b 	orr.w	r1, r6, fp, lsl #4
            SX1276Write( REG_LR_MODEMCONFIG1,
 8042200:	b2c9      	uxtb	r1, r1
 8042202:	201d      	movs	r0, #29
 8042204:	f7ff f930 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8042208:	201e      	movs	r0, #30
 804220a:	f7ff f97d 	bl	8041508 <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 804220e:	00ad      	lsls	r5, r5, #2
                           RFLR_MODEMCONFIG2_SF_MASK &
 8042210:	f000 000b 	and.w	r0, r0, #11
            SX1276Write( REG_LR_MODEMCONFIG2,
 8042214:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8042218:	4305      	orrs	r5, r0
 804221a:	b2e9      	uxtb	r1, r5
 804221c:	201e      	movs	r0, #30
 804221e:	f7ff f923 	bl	8041468 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8042222:	2026      	movs	r0, #38	; 0x26
 8042224:	f7ff f970 	bl	8041508 <SX1276Read>
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8042228:	f898 104c 	ldrb.w	r1, [r8, #76]	; 0x4c
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 804222c:	f020 0008 	bic.w	r0, r0, #8
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8042230:	ea40 01c1 	orr.w	r1, r0, r1, lsl #3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8042234:	b2c9      	uxtb	r1, r1
 8042236:	2026      	movs	r0, #38	; 0x26
 8042238:	f7ff f916 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 804223c:	0a39      	lsrs	r1, r7, #8
 804223e:	2020      	movs	r0, #32
 8042240:	f7ff f912 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8042244:	2021      	movs	r0, #33	; 0x21
 8042246:	b2f9      	uxtb	r1, r7
 8042248:	f7ff f90e 	bl	8041468 <SX1276Write>
            if( datarate == 6 )
 804224c:	2c06      	cmp	r4, #6
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804224e:	f04f 0031 	mov.w	r0, #49	; 0x31
            if( datarate == 6 )
 8042252:	d114      	bne.n	804227e <SX1276SetTxConfig+0x226>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8042254:	f7ff f958 	bl	8041508 <SX1276Read>
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042258:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 804225c:	f041 0105 	orr.w	r1, r1, #5
 8042260:	2031      	movs	r0, #49	; 0x31
 8042262:	f7ff f901 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042266:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042268:	2037      	movs	r0, #55	; 0x37
 804226a:	e77b      	b.n	8042164 <SX1276SetTxConfig+0x10c>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 804226c:	f1bb 0f08 	cmp.w	fp, #8
 8042270:	d101      	bne.n	8042276 <SX1276SetTxConfig+0x21e>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8042272:	2c0c      	cmp	r4, #12
 8042274:	d0a9      	beq.n	80421ca <SX1276SetTxConfig+0x172>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8042276:	2300      	movs	r3, #0
 8042278:	e7a8      	b.n	80421cc <SX1276SetTxConfig+0x174>
                datarate = 6;
 804227a:	2406      	movs	r4, #6
 804227c:	e7fb      	b.n	8042276 <SX1276SetTxConfig+0x21e>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 804227e:	f7ff f943 	bl	8041508 <SX1276Read>
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8042282:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8042286:	f041 0103 	orr.w	r1, r1, #3
 804228a:	2031      	movs	r0, #49	; 0x31
 804228c:	f7ff f8ec 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8042290:	210a      	movs	r1, #10
 8042292:	e7e9      	b.n	8042268 <SX1276SetTxConfig+0x210>
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8042294:	f1b9 0f02 	cmp.w	r9, #2
 8042298:	f04f 040c 	mov.w	r4, #12
 804229c:	d0eb      	beq.n	8042276 <SX1276SetTxConfig+0x21e>
 804229e:	e794      	b.n	80421ca <SX1276SetTxConfig+0x172>
 80422a0:	00000000 	.word	0x00000000
 80422a4:	404e8480 	.word	0x404e8480
 80422a8:	00000000 	.word	0x00000000
 80422ac:	417e8480 	.word	0x417e8480
 80422b0:	20008380 	.word	0x20008380
 80422b4:	20009c00 	.word	0x20009c00
 80422b8:	0804e70b 	.word	0x0804e70b

080422bc <SX1276SetTxContinuousWave>:
{
 80422bc:	b570      	push	{r4, r5, r6, lr}
 80422be:	4606      	mov	r6, r0
 80422c0:	b08a      	sub	sp, #40	; 0x28
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80422c2:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    PRINTF("SX1276SetTxContinuousWave : power = %d\r\n", power);
 80422c6:	481d      	ldr	r0, [pc, #116]	; (804233c <SX1276SetTxContinuousWave+0x80>)
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80422c8:	4354      	muls	r4, r2
{
 80422ca:	460d      	mov	r5, r1
    PRINTF("SX1276SetTxContinuousWave : power = %d\r\n", power);
 80422cc:	f008 fbc6 	bl	804aa5c <TraceSend>
    SX1276SetChannel( freq );
 80422d0:	4630      	mov	r0, r6
 80422d2:	f7ff f8d5 	bl	8041480 <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80422d6:	2300      	movs	r3, #0
 80422d8:	2205      	movs	r2, #5
 80422da:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80422de:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80422e2:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80422e6:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80422ea:	9303      	str	r3, [sp, #12]
 80422ec:	4618      	mov	r0, r3
 80422ee:	4629      	mov	r1, r5
 80422f0:	9200      	str	r2, [sp, #0]
 80422f2:	9408      	str	r4, [sp, #32]
 80422f4:	461a      	mov	r2, r3
 80422f6:	f7ff feaf 	bl	8042058 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 80422fa:	2031      	movs	r0, #49	; 0x31
 80422fc:	f7ff f904 	bl	8041508 <SX1276Read>
 8042300:	f000 01bf 	and.w	r1, r0, #191	; 0xbf
 8042304:	2031      	movs	r0, #49	; 0x31
 8042306:	f7ff f8af 	bl	8041468 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 804230a:	4d0d      	ldr	r5, [pc, #52]	; (8042340 <SX1276SetTxContinuousWave+0x84>)
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 804230c:	21f0      	movs	r1, #240	; 0xf0
 804230e:	2040      	movs	r0, #64	; 0x40
 8042310:	f7ff f8aa 	bl	8041468 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8042314:	21a0      	movs	r1, #160	; 0xa0
 8042316:	2041      	movs	r0, #65	; 0x41
 8042318:	f7ff f8a6 	bl	8041468 <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 804231c:	4621      	mov	r1, r4
 804231e:	4628      	mov	r0, r5
 8042320:	f008 fb3a 	bl	804a998 <TimerSetValue>
    SX1276.Settings.State = RF_TX_RUNNING;
 8042324:	4b07      	ldr	r3, [pc, #28]	; (8042344 <SX1276SetTxContinuousWave+0x88>)
 8042326:	2202      	movs	r2, #2
    TimerStart( &TxTimeoutTimer );
 8042328:	4628      	mov	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 804232a:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 804232c:	f008 fa9a 	bl	804a864 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042330:	2003      	movs	r0, #3
}
 8042332:	b00a      	add	sp, #40	; 0x28
 8042334:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 8042338:	f7ff ba9a 	b.w	8041870 <SX1276SetOpMode>
 804233c:	0804e722 	.word	0x0804e722
 8042340:	20009bd0 	.word	0x20009bd0
 8042344:	20009c00 	.word	0x20009c00

08042348 <SX1276OnDio2Irq>:
{
 8042348:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 804234a:	4c2d      	ldr	r4, [pc, #180]	; (8042400 <SX1276OnDio2Irq+0xb8>)
    PRINTF("DIO2Irq\r\n");
 804234c:	482d      	ldr	r0, [pc, #180]	; (8042404 <SX1276OnDio2Irq+0xbc>)
 804234e:	f008 fb85 	bl	804aa5c <TraceSend>
    switch( SX1276.Settings.State )
 8042352:	7921      	ldrb	r1, [r4, #4]
 8042354:	2901      	cmp	r1, #1
 8042356:	d002      	beq.n	804235e <SX1276OnDio2Irq+0x16>
 8042358:	2902      	cmp	r1, #2
 804235a:	d048      	beq.n	80423ee <SX1276OnDio2Irq+0xa6>
}
 804235c:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 804235e:	7963      	ldrb	r3, [r4, #5]
 8042360:	b1d3      	cbz	r3, 8042398 <SX1276OnDio2Irq+0x50>
 8042362:	2b01      	cmp	r3, #1
 8042364:	d1fa      	bne.n	804235c <SX1276OnDio2Irq+0x14>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8042366:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 804236a:	2b00      	cmp	r3, #0
 804236c:	d0f6      	beq.n	804235c <SX1276OnDio2Irq+0x14>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 804236e:	2102      	movs	r1, #2
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8042370:	2012      	movs	r0, #18
 8042372:	f7ff f879 	bl	8041468 <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8042376:	4b24      	ldr	r3, [pc, #144]	; (8042408 <SX1276OnDio2Irq+0xc0>)
 8042378:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 804237c:	2b00      	cmp	r3, #0
 804237e:	d0ed      	beq.n	804235c <SX1276OnDio2Irq+0x14>
 8042380:	695c      	ldr	r4, [r3, #20]
 8042382:	2c00      	cmp	r4, #0
 8042384:	d0ea      	beq.n	804235c <SX1276OnDio2Irq+0x14>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042386:	201c      	movs	r0, #28
 8042388:	f7ff f8be 	bl	8041508 <SX1276Read>
 804238c:	4623      	mov	r3, r4
 804238e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
}
 8042392:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8042396:	4718      	bx	r3
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 8042398:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 804239c:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 804239e:	2d01      	cmp	r5, #1
 80423a0:	d1dc      	bne.n	804235c <SX1276OnDio2Irq+0x14>
                    TimerStop( &RxTimeoutSyncWord );
 80423a2:	481a      	ldr	r0, [pc, #104]	; (804240c <SX1276OnDio2Irq+0xc4>)
 80423a4:	f008 fad0 	bl	804a948 <TimerStop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80423a8:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 80423aa:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80423ae:	f7ff f8ab 	bl	8041508 <SX1276Read>
 80423b2:	0840      	lsrs	r0, r0, #1
 80423b4:	4240      	negs	r0, r0
 80423b6:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80423ba:	201b      	movs	r0, #27
 80423bc:	f7ff f8a4 	bl	8041508 <SX1276Read>
 80423c0:	4605      	mov	r5, r0
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 80423c2:	201c      	movs	r0, #28
 80423c4:	f7ff f8a0 	bl	8041508 <SX1276Read>
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80423c8:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 80423cc:	b2c2      	uxtb	r2, r0
 80423ce:	f643 5309 	movw	r3, #15625	; 0x3d09
 80423d2:	435a      	muls	r2, r3
 80423d4:	0a00      	lsrs	r0, r0, #8
 80423d6:	3280      	adds	r2, #128	; 0x80
 80423d8:	4343      	muls	r3, r0
 80423da:	eb03 2312 	add.w	r3, r3, r2, lsr #8
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80423de:	200c      	movs	r0, #12
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue );
 80423e0:	6363      	str	r3, [r4, #52]	; 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 80423e2:	f7ff f891 	bl	8041508 <SX1276Read>
 80423e6:	0940      	lsrs	r0, r0, #5
 80423e8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
 80423ec:	e7b6      	b.n	804235c <SX1276OnDio2Irq+0x14>
            switch( SX1276.Settings.Modem )
 80423ee:	7963      	ldrb	r3, [r4, #5]
 80423f0:	2b01      	cmp	r3, #1
 80423f2:	d1b3      	bne.n	804235c <SX1276OnDio2Irq+0x14>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80423f4:	f894 3053 	ldrb.w	r3, [r4, #83]	; 0x53
 80423f8:	2b00      	cmp	r3, #0
 80423fa:	d0af      	beq.n	804235c <SX1276OnDio2Irq+0x14>
 80423fc:	e7b8      	b.n	8042370 <SX1276OnDio2Irq+0x28>
 80423fe:	bf00      	nop
 8042400:	20009c00 	.word	0x20009c00
 8042404:	0804e74b 	.word	0x0804e74b
 8042408:	20008380 	.word	0x20008380
 804240c:	20009be8 	.word	0x20009be8

08042410 <SX1276OnDio3Irq>:
{
 8042410:	b570      	push	{r4, r5, r6, lr}
	PRINTF("DIO3Irq\r\n");
 8042412:	4813      	ldr	r0, [pc, #76]	; (8042460 <SX1276OnDio3Irq+0x50>)
 8042414:	f008 fb22 	bl	804aa5c <TraceSend>
    switch( SX1276.Settings.Modem )
 8042418:	4b12      	ldr	r3, [pc, #72]	; (8042464 <SX1276OnDio3Irq+0x54>)
 804241a:	795d      	ldrb	r5, [r3, #5]
 804241c:	2d01      	cmp	r5, #1
 804241e:	d11e      	bne.n	804245e <SX1276OnDio3Irq+0x4e>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8042420:	2012      	movs	r0, #18
 8042422:	f7ff f871 	bl	8041508 <SX1276Read>
 8042426:	f010 0601 	ands.w	r6, r0, #1
 804242a:	4c0f      	ldr	r4, [pc, #60]	; (8042468 <SX1276OnDio3Irq+0x58>)
 804242c:	d00c      	beq.n	8042448 <SX1276OnDio3Irq+0x38>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 804242e:	2105      	movs	r1, #5
 8042430:	2012      	movs	r0, #18
 8042432:	f7ff f819 	bl	8041468 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042436:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 804243a:	b183      	cbz	r3, 804245e <SX1276OnDio3Irq+0x4e>
 804243c:	699b      	ldr	r3, [r3, #24]
 804243e:	b173      	cbz	r3, 804245e <SX1276OnDio3Irq+0x4e>
                RadioEvents->CadDone( true );
 8042440:	4628      	mov	r0, r5
}
 8042442:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                RadioEvents->CadDone( false );
 8042446:	4718      	bx	r3
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8042448:	2104      	movs	r1, #4
 804244a:	2012      	movs	r0, #18
 804244c:	f7ff f80c 	bl	8041468 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8042450:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8042454:	b11b      	cbz	r3, 804245e <SX1276OnDio3Irq+0x4e>
 8042456:	699b      	ldr	r3, [r3, #24]
 8042458:	b10b      	cbz	r3, 804245e <SX1276OnDio3Irq+0x4e>
                RadioEvents->CadDone( false );
 804245a:	4630      	mov	r0, r6
 804245c:	e7f1      	b.n	8042442 <SX1276OnDio3Irq+0x32>
}
 804245e:	bd70      	pop	{r4, r5, r6, pc}
 8042460:	0804e755 	.word	0x0804e755
 8042464:	20009c00 	.word	0x20009c00
 8042468:	20008380 	.word	0x20008380

0804246c <SX1276WriteFifo>:
    SX1276WriteBuffer( 0, buffer, size );
 804246c:	460a      	mov	r2, r1
 804246e:	4601      	mov	r1, r0
 8042470:	2000      	movs	r0, #0
 8042472:	f7fe bfd9 	b.w	8041428 <SX1276WriteBuffer>
	...

08042478 <SX1276Send>:
{
 8042478:	b537      	push	{r0, r1, r2, r4, r5, lr}
    switch( SX1276.Settings.Modem )
 804247a:	4c39      	ldr	r4, [pc, #228]	; (8042560 <SX1276Send+0xe8>)
{
 804247c:	f88d 1007 	strb.w	r1, [sp, #7]
    switch( SX1276.Settings.Modem )
 8042480:	7963      	ldrb	r3, [r4, #5]
{
 8042482:	4605      	mov	r5, r0
    switch( SX1276.Settings.Modem )
 8042484:	b11b      	cbz	r3, 804248e <SX1276Send+0x16>
 8042486:	2b01      	cmp	r3, #1
 8042488:	d02f      	beq.n	80424ea <SX1276Send+0x72>
    uint32_t txTimeout = 0;
 804248a:	2000      	movs	r0, #0
 804248c:	e01d      	b.n	80424ca <SX1276Send+0x52>
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804248e:	87a3      	strh	r3, [r4, #60]	; 0x3c
            if( SX1276.Settings.Fsk.FixLen == false )
 8042490:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
            SX1276.Settings.FskPacketHandler.Size = size;
 8042494:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042498:	8761      	strh	r1, [r4, #58]	; 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 804249a:	b9d3      	cbnz	r3, 80424d2 <SX1276Send+0x5a>
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 804249c:	2101      	movs	r1, #1
 804249e:	f10d 0007 	add.w	r0, sp, #7
 80424a2:	f7ff ffe3 	bl	804246c <SX1276WriteFifo>
            if( ( size > 0 ) && ( size <= 64 ) )
 80424a6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80424aa:	1e53      	subs	r3, r2, #1
 80424ac:	2b3f      	cmp	r3, #63	; 0x3f
 80424ae:	d814      	bhi.n	80424da <SX1276Send+0x62>
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 80424b0:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 80424b4:	4628      	mov	r0, r5
 80424b6:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 80424ba:	f7ff ffd7 	bl	804246c <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80424be:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 80424c0:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 80424c4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80424c6:	4413      	add	r3, r2
 80424c8:	87a3      	strh	r3, [r4, #60]	; 0x3c
    SX1276SetTx( txTimeout );
 80424ca:	f7ff fb0b 	bl	8041ae4 <SX1276SetTx>
}
 80424ce:	b003      	add	sp, #12
 80424d0:	bd30      	pop	{r4, r5, pc}
                SX1276Write( REG_PAYLOADLENGTH, size );
 80424d2:	2032      	movs	r0, #50	; 0x32
 80424d4:	f7fe ffc8 	bl	8041468 <SX1276Write>
 80424d8:	e7e5      	b.n	80424a6 <SX1276Send+0x2e>
                memcpy1( RxTxBuffer, buffer, size );
 80424da:	4629      	mov	r1, r5
 80424dc:	4821      	ldr	r0, [pc, #132]	; (8042564 <SX1276Send+0xec>)
 80424de:	f008 fb1c 	bl	804ab1a <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 80424e2:	2320      	movs	r3, #32
 80424e4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80424e8:	e7e4      	b.n	80424b4 <SX1276Send+0x3c>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80424ea:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80424ee:	2033      	movs	r0, #51	; 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 80424f0:	b35b      	cbz	r3, 804254a <SX1276Send+0xd2>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 80424f2:	f7ff f809 	bl	8041508 <SX1276Read>
 80424f6:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 80424fa:	2033      	movs	r0, #51	; 0x33
 80424fc:	f7fe ffb4 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8042500:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8042502:	203b      	movs	r0, #59	; 0x3b
 8042504:	f7fe ffb0 	bl	8041468 <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8042508:	f89d 1007 	ldrb.w	r1, [sp, #7]
 804250c:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8042510:	2022      	movs	r0, #34	; 0x22
 8042512:	f7fe ffa9 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8042516:	2100      	movs	r1, #0
 8042518:	200e      	movs	r0, #14
 804251a:	f7fe ffa5 	bl	8041468 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 804251e:	2100      	movs	r1, #0
 8042520:	200d      	movs	r0, #13
 8042522:	f7fe ffa1 	bl	8041468 <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8042526:	2001      	movs	r0, #1
 8042528:	f7fe ffee 	bl	8041508 <SX1276Read>
 804252c:	f030 03f8 	bics.w	r3, r0, #248	; 0xf8
 8042530:	d104      	bne.n	804253c <SX1276Send+0xc4>
                SX1276SetStby( );
 8042532:	f7ff f9bf 	bl	80418b4 <SX1276SetStby>
                DelayMs( 1 );
 8042536:	2001      	movs	r0, #1
 8042538:	f009 fbf0 	bl	804bd1c <HAL_Delay>
            SX1276WriteFifo( buffer, size );
 804253c:	4628      	mov	r0, r5
 804253e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8042542:	f7ff ff93 	bl	804246c <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8042546:	6da0      	ldr	r0, [r4, #88]	; 0x58
        break;
 8042548:	e7bf      	b.n	80424ca <SX1276Send+0x52>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 804254a:	f7fe ffdd 	bl	8041508 <SX1276Read>
 804254e:	f000 01be 	and.w	r1, r0, #190	; 0xbe
 8042552:	f041 0101 	orr.w	r1, r1, #1
 8042556:	2033      	movs	r0, #51	; 0x33
 8042558:	f7fe ff86 	bl	8041468 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 804255c:	211d      	movs	r1, #29
 804255e:	e7d0      	b.n	8042502 <SX1276Send+0x8a>
 8042560:	20009c00 	.word	0x20009c00
 8042564:	20008384 	.word	0x20008384

08042568 <SX1276ReadFifo>:
    SX1276ReadBuffer( 0, buffer, size );
 8042568:	460a      	mov	r2, r1
 804256a:	4601      	mov	r1, r0
 804256c:	2000      	movs	r0, #0
 804256e:	f7fe bfab 	b.w	80414c8 <SX1276ReadBuffer>
	...

08042574 <SX1276OnDio0Irq>:
{
 8042574:	b573      	push	{r0, r1, r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042576:	4e8b      	ldr	r6, [pc, #556]	; (80427a4 <SX1276OnDio0Irq+0x230>)
    PRINTF("DIO0Irq\r\n");
 8042578:	488b      	ldr	r0, [pc, #556]	; (80427a8 <SX1276OnDio0Irq+0x234>)
    volatile uint8_t irqFlags = 0;
 804257a:	2300      	movs	r3, #0
 804257c:	f88d 3007 	strb.w	r3, [sp, #7]
    PRINTF("DIO0Irq\r\n");
 8042580:	f008 fa6c 	bl	804aa5c <TraceSend>
    switch( SX1276.Settings.State )
 8042584:	7933      	ldrb	r3, [r6, #4]
 8042586:	2b01      	cmp	r3, #1
 8042588:	4634      	mov	r4, r6
 804258a:	d004      	beq.n	8042596 <SX1276OnDio0Irq+0x22>
 804258c:	2b02      	cmp	r3, #2
 804258e:	f000 80f4 	beq.w	804277a <SX1276OnDio0Irq+0x206>
}
 8042592:	b002      	add	sp, #8
 8042594:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8042596:	7973      	ldrb	r3, [r6, #5]
 8042598:	b33b      	cbz	r3, 80425ea <SX1276OnDio0Irq+0x76>
 804259a:	2b01      	cmp	r3, #1
 804259c:	d1f9      	bne.n	8042592 <SX1276OnDio0Irq+0x1e>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 804259e:	2140      	movs	r1, #64	; 0x40
 80425a0:	2012      	movs	r0, #18
 80425a2:	f7fe ff61 	bl	8041468 <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80425a6:	2012      	movs	r0, #18
 80425a8:	f7fe ffae 	bl	8041508 <SX1276Read>
 80425ac:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80425b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80425b4:	4d7d      	ldr	r5, [pc, #500]	; (80427ac <SX1276OnDio0Irq+0x238>)
 80425b6:	f013 0f20 	tst.w	r3, #32
 80425ba:	f000 808d 	beq.w	80426d8 <SX1276OnDio0Irq+0x164>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80425be:	2120      	movs	r1, #32
 80425c0:	2012      	movs	r0, #18
 80425c2:	f7fe ff51 	bl	8041468 <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80425c6:	f896 3056 	ldrb.w	r3, [r6, #86]	; 0x56
 80425ca:	b903      	cbnz	r3, 80425ce <SX1276OnDio0Irq+0x5a>
                            SX1276.Settings.State = RF_IDLE;
 80425cc:	7133      	strb	r3, [r6, #4]
                        TimerStop( &RxTimeoutTimer );
 80425ce:	4878      	ldr	r0, [pc, #480]	; (80427b0 <SX1276OnDio0Irq+0x23c>)
 80425d0:	f008 f9ba 	bl	804a948 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80425d4:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 80425d8:	2b00      	cmp	r3, #0
 80425da:	d0da      	beq.n	8042592 <SX1276OnDio0Irq+0x1e>
 80425dc:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80425de:	2b00      	cmp	r3, #0
 80425e0:	d0d7      	beq.n	8042592 <SX1276OnDio0Irq+0x1e>
}
 80425e2:	b002      	add	sp, #8
 80425e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->TxDone( );
 80425e8:	4718      	bx	r3
                if( SX1276.Settings.Fsk.CrcOn == true )
 80425ea:	f896 3024 	ldrb.w	r3, [r6, #36]	; 0x24
 80425ee:	4d6f      	ldr	r5, [pc, #444]	; (80427ac <SX1276OnDio0Irq+0x238>)
 80425f0:	b393      	cbz	r3, 8042658 <SX1276OnDio0Irq+0xe4>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 80425f2:	203f      	movs	r0, #63	; 0x3f
 80425f4:	f7fe ff88 	bl	8041508 <SX1276Read>
 80425f8:	f88d 0007 	strb.w	r0, [sp, #7]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80425fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8042600:	079b      	lsls	r3, r3, #30
 8042602:	d429      	bmi.n	8042658 <SX1276OnDio0Irq+0xe4>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8042604:	210b      	movs	r1, #11
 8042606:	203e      	movs	r0, #62	; 0x3e
 8042608:	f7fe ff2e 	bl	8041468 <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 804260c:	2110      	movs	r1, #16
 804260e:	203f      	movs	r0, #63	; 0x3f
 8042610:	f7fe ff2a 	bl	8041468 <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8042614:	4866      	ldr	r0, [pc, #408]	; (80427b0 <SX1276OnDio0Irq+0x23c>)
 8042616:	f008 f997 	bl	804a948 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 804261a:	f896 6026 	ldrb.w	r6, [r6, #38]	; 0x26
 804261e:	b976      	cbnz	r6, 804263e <SX1276OnDio0Irq+0xca>
                            TimerStop( &RxTimeoutSyncWord );
 8042620:	4864      	ldr	r0, [pc, #400]	; (80427b4 <SX1276OnDio0Irq+0x240>)
 8042622:	f008 f991 	bl	804a948 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8042626:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8042628:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804262c:	b113      	cbz	r3, 8042634 <SX1276OnDio0Irq+0xc0>
 804262e:	691b      	ldr	r3, [r3, #16]
 8042630:	b103      	cbz	r3, 8042634 <SX1276OnDio0Irq+0xc0>
                            RadioEvents->RxError( );
 8042632:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8042634:	2300      	movs	r3, #0
 8042636:	8623      	strh	r3, [r4, #48]	; 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8042638:	87a3      	strh	r3, [r4, #60]	; 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 804263a:	8763      	strh	r3, [r4, #58]	; 0x3a
                        break;
 804263c:	e7a9      	b.n	8042592 <SX1276OnDio0Irq+0x1e>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 804263e:	200d      	movs	r0, #13
 8042640:	f7fe ff62 	bl	8041508 <SX1276Read>
 8042644:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 8042648:	b2c9      	uxtb	r1, r1
 804264a:	200d      	movs	r0, #13
 804264c:	f7fe ff0c 	bl	8041468 <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8042650:	4858      	ldr	r0, [pc, #352]	; (80427b4 <SX1276OnDio0Irq+0x240>)
 8042652:	f008 f907 	bl	804a864 <TimerStart>
 8042656:	e7e7      	b.n	8042628 <SX1276OnDio0Irq+0xb4>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8042658:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 804265a:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 804265c:	4e56      	ldr	r6, [pc, #344]	; (80427b8 <SX1276OnDio0Irq+0x244>)
 804265e:	b951      	cbnz	r1, 8042676 <SX1276OnDio0Irq+0x102>
 8042660:	b948      	cbnz	r0, 8042676 <SX1276OnDio0Irq+0x102>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8042662:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8042666:	bb2b      	cbnz	r3, 80426b4 <SX1276OnDio0Irq+0x140>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8042668:	2101      	movs	r1, #1
 804266a:	4854      	ldr	r0, [pc, #336]	; (80427bc <SX1276OnDio0Irq+0x248>)
 804266c:	f7ff ff7c 	bl	8042568 <SX1276ReadFifo>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042670:	8fa0      	ldrh	r0, [r4, #60]	; 0x3c
 8042672:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042676:	1a09      	subs	r1, r1, r0
 8042678:	b2c9      	uxtb	r1, r1
 804267a:	4430      	add	r0, r6
 804267c:	f7ff ff74 	bl	8042568 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042680:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
                TimerStop( &RxTimeoutTimer );
 8042682:	484b      	ldr	r0, [pc, #300]	; (80427b0 <SX1276OnDio0Irq+0x23c>)
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042684:	87a3      	strh	r3, [r4, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 8042686:	f008 f95f 	bl	804a948 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 804268a:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 804268e:	b9b3      	cbnz	r3, 80426be <SX1276OnDio0Irq+0x14a>
                    TimerStop( &RxTimeoutSyncWord );
 8042690:	4848      	ldr	r0, [pc, #288]	; (80427b4 <SX1276OnDio0Irq+0x240>)
                    SX1276.Settings.State = RF_IDLE;
 8042692:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 8042694:	f008 f958 	bl	804a948 <TimerStop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8042698:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 804269c:	2b00      	cmp	r3, #0
 804269e:	d0c9      	beq.n	8042634 <SX1276OnDio0Irq+0xc0>
 80426a0:	689d      	ldr	r5, [r3, #8]
 80426a2:	2d00      	cmp	r5, #0
 80426a4:	d0c6      	beq.n	8042634 <SX1276OnDio0Irq+0xc0>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 80426a6:	2300      	movs	r3, #0
 80426a8:	f994 2032 	ldrsb.w	r2, [r4, #50]	; 0x32
 80426ac:	8f61      	ldrh	r1, [r4, #58]	; 0x3a
 80426ae:	4842      	ldr	r0, [pc, #264]	; (80427b8 <SX1276OnDio0Irq+0x244>)
 80426b0:	47a8      	blx	r5
 80426b2:	e7bf      	b.n	8042634 <SX1276OnDio0Irq+0xc0>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80426b4:	2032      	movs	r0, #50	; 0x32
 80426b6:	f7fe ff27 	bl	8041508 <SX1276Read>
 80426ba:	8760      	strh	r0, [r4, #58]	; 0x3a
 80426bc:	e7d8      	b.n	8042670 <SX1276OnDio0Irq+0xfc>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80426be:	200d      	movs	r0, #13
 80426c0:	f7fe ff22 	bl	8041508 <SX1276Read>
 80426c4:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 80426c8:	b2c9      	uxtb	r1, r1
 80426ca:	200d      	movs	r0, #13
 80426cc:	f7fe fecc 	bl	8041468 <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 80426d0:	4838      	ldr	r0, [pc, #224]	; (80427b4 <SX1276OnDio0Irq+0x240>)
 80426d2:	f008 f8c7 	bl	804a864 <TimerStart>
 80426d6:	e7df      	b.n	8042698 <SX1276OnDio0Irq+0x124>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80426d8:	2019      	movs	r0, #25
 80426da:	f7fe ff15 	bl	8041508 <SX1276Read>
 80426de:	b240      	sxtb	r0, r0
 80426e0:	3002      	adds	r0, #2
 80426e2:	1080      	asrs	r0, r0, #2
 80426e4:	f886 0060 	strb.w	r0, [r6, #96]	; 0x60
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80426e8:	201a      	movs	r0, #26
 80426ea:	f7fe ff0d 	bl	8041508 <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80426ee:	f996 3060 	ldrsb.w	r3, [r6, #96]	; 0x60
 80426f2:	4933      	ldr	r1, [pc, #204]	; (80427c0 <SX1276OnDio0Irq+0x24c>)
 80426f4:	f340 120b 	sbfx	r2, r0, #4, #12
 80426f8:	2b00      	cmp	r3, #0
 80426fa:	b292      	uxth	r2, r2
 80426fc:	b280      	uxth	r0, r0
 80426fe:	da36      	bge.n	804276e <SX1276OnDio0Irq+0x1fa>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8042700:	68b6      	ldr	r6, [r6, #8]
 8042702:	b29b      	uxth	r3, r3
 8042704:	428e      	cmp	r6, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 8042706:	bf8c      	ite	hi
 8042708:	3b9d      	subhi	r3, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 804270a:	3ba4      	subls	r3, #164	; 0xa4
 804270c:	4418      	add	r0, r3
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 804270e:	4410      	add	r0, r2
 8042710:	f8a4 0062 	strh.w	r0, [r4, #98]	; 0x62
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8042714:	2013      	movs	r0, #19
 8042716:	f7fe fef7 	bl	8041508 <SX1276Read>
 804271a:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 804271e:	2010      	movs	r0, #16
 8042720:	f7fe fef2 	bl	8041508 <SX1276Read>
 8042724:	4601      	mov	r1, r0
 8042726:	200d      	movs	r0, #13
 8042728:	f7fe fe9e 	bl	8041468 <SX1276Write>
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 804272c:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8042730:	4821      	ldr	r0, [pc, #132]	; (80427b8 <SX1276OnDio0Irq+0x244>)
 8042732:	f7ff ff19 	bl	8042568 <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8042736:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
 804273a:	b903      	cbnz	r3, 804273e <SX1276OnDio0Irq+0x1ca>
                        SX1276.Settings.State = RF_IDLE;
 804273c:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 804273e:	481c      	ldr	r0, [pc, #112]	; (80427b0 <SX1276OnDio0Irq+0x23c>)
 8042740:	f008 f902 	bl	804a948 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8042744:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8042748:	2b00      	cmp	r3, #0
 804274a:	f43f af22 	beq.w	8042592 <SX1276OnDio0Irq+0x1e>
 804274e:	689d      	ldr	r5, [r3, #8]
 8042750:	2d00      	cmp	r5, #0
 8042752:	f43f af1e 	beq.w	8042592 <SX1276OnDio0Irq+0x1e>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8042756:	f994 3060 	ldrsb.w	r3, [r4, #96]	; 0x60
 804275a:	f9b4 2062 	ldrsh.w	r2, [r4, #98]	; 0x62
 804275e:	f894 1064 	ldrb.w	r1, [r4, #100]	; 0x64
 8042762:	4815      	ldr	r0, [pc, #84]	; (80427b8 <SX1276OnDio0Irq+0x244>)
 8042764:	46ac      	mov	ip, r5
}
 8042766:	b002      	add	sp, #8
 8042768:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 804276c:	4760      	bx	ip
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 804276e:	68b3      	ldr	r3, [r6, #8]
 8042770:	428b      	cmp	r3, r1
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8042772:	bf8c      	ite	hi
 8042774:	389d      	subhi	r0, #157	; 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8042776:	38a4      	subls	r0, #164	; 0xa4
 8042778:	e7c9      	b.n	804270e <SX1276OnDio0Irq+0x19a>
            TimerStop( &TxTimeoutTimer );
 804277a:	4812      	ldr	r0, [pc, #72]	; (80427c4 <SX1276OnDio0Irq+0x250>)
 804277c:	f008 f8e4 	bl	804a948 <TimerStop>
            switch( SX1276.Settings.Modem )
 8042780:	7973      	ldrb	r3, [r6, #5]
 8042782:	2b01      	cmp	r3, #1
 8042784:	d103      	bne.n	804278e <SX1276OnDio0Irq+0x21a>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8042786:	2108      	movs	r1, #8
 8042788:	2012      	movs	r0, #18
 804278a:	f7fe fe6d 	bl	8041468 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 804278e:	2300      	movs	r3, #0
 8042790:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8042792:	4b06      	ldr	r3, [pc, #24]	; (80427ac <SX1276OnDio0Irq+0x238>)
 8042794:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042798:	2b00      	cmp	r3, #0
 804279a:	f43f aefa 	beq.w	8042592 <SX1276OnDio0Irq+0x1e>
 804279e:	681b      	ldr	r3, [r3, #0]
 80427a0:	e71d      	b.n	80425de <SX1276OnDio0Irq+0x6a>
 80427a2:	bf00      	nop
 80427a4:	20009c00 	.word	0x20009c00
 80427a8:	0804e75f 	.word	0x0804e75f
 80427ac:	20008380 	.word	0x20008380
 80427b0:	20009c68 	.word	0x20009c68
 80427b4:	20009be8 	.word	0x20009be8
 80427b8:	20008384 	.word	0x20008384
 80427bc:	20009c3a 	.word	0x20009c3a
 80427c0:	1f4add40 	.word	0x1f4add40
 80427c4:	20009bd0 	.word	0x20009bd0

080427c8 <SX1276OnDio1Irq>:
{
 80427c8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80427ca:	4c34      	ldr	r4, [pc, #208]	; (804289c <SX1276OnDio1Irq+0xd4>)
	PRINTF("DIO1Irq\r\n");
 80427cc:	4834      	ldr	r0, [pc, #208]	; (80428a0 <SX1276OnDio1Irq+0xd8>)
 80427ce:	f008 f945 	bl	804aa5c <TraceSend>
    switch( SX1276.Settings.State )
 80427d2:	7926      	ldrb	r6, [r4, #4]
 80427d4:	2e01      	cmp	r6, #1
 80427d6:	4625      	mov	r5, r4
 80427d8:	d002      	beq.n	80427e0 <SX1276OnDio1Irq+0x18>
 80427da:	2e02      	cmp	r6, #2
 80427dc:	d045      	beq.n	804286a <SX1276OnDio1Irq+0xa2>
}
 80427de:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 80427e0:	7963      	ldrb	r3, [r4, #5]
 80427e2:	b1ab      	cbz	r3, 8042810 <SX1276OnDio1Irq+0x48>
 80427e4:	2b01      	cmp	r3, #1
 80427e6:	d1fa      	bne.n	80427de <SX1276OnDio1Irq+0x16>
                TimerStop( &RxTimeoutTimer );
 80427e8:	482e      	ldr	r0, [pc, #184]	; (80428a4 <SX1276OnDio1Irq+0xdc>)
 80427ea:	f008 f8ad 	bl	804a948 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80427ee:	2180      	movs	r1, #128	; 0x80
 80427f0:	2012      	movs	r0, #18
 80427f2:	f7fe fe39 	bl	8041468 <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80427f6:	2300      	movs	r3, #0
 80427f8:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80427fa:	4b2b      	ldr	r3, [pc, #172]	; (80428a8 <SX1276OnDio1Irq+0xe0>)
 80427fc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042800:	2b00      	cmp	r3, #0
 8042802:	d0ec      	beq.n	80427de <SX1276OnDio1Irq+0x16>
 8042804:	68db      	ldr	r3, [r3, #12]
 8042806:	2b00      	cmp	r3, #0
 8042808:	d0e9      	beq.n	80427de <SX1276OnDio1Irq+0x16>
}
 804280a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                    RadioEvents->RxTimeout( );
 804280e:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8042810:	4826      	ldr	r0, [pc, #152]	; (80428ac <SX1276OnDio1Irq+0xe4>)
 8042812:	f008 f899 	bl	804a948 <TimerStop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8042816:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8042818:	b94b      	cbnz	r3, 804282e <SX1276OnDio1Irq+0x66>
 804281a:	8fa3      	ldrh	r3, [r4, #60]	; 0x3c
 804281c:	b93b      	cbnz	r3, 804282e <SX1276OnDio1Irq+0x66>
                    if( SX1276.Settings.Fsk.FixLen == false )
 804281e:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8042822:	b9c3      	cbnz	r3, 8042856 <SX1276OnDio1Irq+0x8e>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8042824:	4631      	mov	r1, r6
 8042826:	f104 003a 	add.w	r0, r4, #58	; 0x3a
 804282a:	f7ff fe9d 	bl	8042568 <SX1276ReadFifo>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 804282e:	8faa      	ldrh	r2, [r5, #60]	; 0x3c
 8042830:	8f69      	ldrh	r1, [r5, #58]	; 0x3a
 8042832:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8042836:	481e      	ldr	r0, [pc, #120]	; (80428b0 <SX1276OnDio1Irq+0xe8>)
 8042838:	1a89      	subs	r1, r1, r2
 804283a:	4299      	cmp	r1, r3
 804283c:	4410      	add	r0, r2
 804283e:	db0f      	blt.n	8042860 <SX1276OnDio1Irq+0x98>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 8042840:	1e59      	subs	r1, r3, #1
 8042842:	b2c9      	uxtb	r1, r1
 8042844:	f7ff fe90 	bl	8042568 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 8042848:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 804284a:	1e5a      	subs	r2, r3, #1
 804284c:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8042850:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042852:	87ab      	strh	r3, [r5, #60]	; 0x3c
 8042854:	e7c3      	b.n	80427de <SX1276OnDio1Irq+0x16>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8042856:	2032      	movs	r0, #50	; 0x32
 8042858:	f7fe fe56 	bl	8041508 <SX1276Read>
 804285c:	8760      	strh	r0, [r4, #58]	; 0x3a
 804285e:	e7e6      	b.n	804282e <SX1276OnDio1Irq+0x66>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042860:	b2c9      	uxtb	r1, r1
 8042862:	f7ff fe81 	bl	8042568 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042866:	8f6b      	ldrh	r3, [r5, #58]	; 0x3a
 8042868:	e7f3      	b.n	8042852 <SX1276OnDio1Irq+0x8a>
            switch( SX1276.Settings.Modem )
 804286a:	7963      	ldrb	r3, [r4, #5]
 804286c:	2b00      	cmp	r3, #0
 804286e:	d1b6      	bne.n	80427de <SX1276OnDio1Irq+0x16>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8042870:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 8042872:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 8042874:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 8042878:	480d      	ldr	r0, [pc, #52]	; (80428b0 <SX1276OnDio1Irq+0xe8>)
 804287a:	1a9b      	subs	r3, r3, r2
 804287c:	428b      	cmp	r3, r1
 804287e:	4410      	add	r0, r2
 8042880:	dd07      	ble.n	8042892 <SX1276OnDio1Irq+0xca>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8042882:	f7ff fdf3 	bl	804246c <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8042886:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 804288a:	8fa2      	ldrh	r2, [r4, #60]	; 0x3c
 804288c:	4413      	add	r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 804288e:	87a3      	strh	r3, [r4, #60]	; 0x3c
}
 8042890:	e7a5      	b.n	80427de <SX1276OnDio1Irq+0x16>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8042892:	b2d9      	uxtb	r1, r3
 8042894:	f7ff fdea 	bl	804246c <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8042898:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
 804289a:	e7f8      	b.n	804288e <SX1276OnDio1Irq+0xc6>
 804289c:	20009c00 	.word	0x20009c00
 80428a0:	0804e769 	.word	0x0804e769
 80428a4:	20009c68 	.word	0x20009c68
 80428a8:	20008380 	.word	0x20008380
 80428ac:	20009be8 	.word	0x20009be8
 80428b0:	20008384 	.word	0x20008384

080428b4 <SX1276SetMaxPayloadLength>:
{
 80428b4:	b538      	push	{r3, r4, r5, lr}
 80428b6:	4605      	mov	r5, r0
 80428b8:	460c      	mov	r4, r1
    SX1276SetModem( modem );
 80428ba:	f7ff f983 	bl	8041bc4 <SX1276SetModem>
    switch( modem )
 80428be:	b115      	cbz	r5, 80428c6 <SX1276SetMaxPayloadLength+0x12>
 80428c0:	2d01      	cmp	r5, #1
 80428c2:	d00b      	beq.n	80428dc <SX1276SetMaxPayloadLength+0x28>
}
 80428c4:	bd38      	pop	{r3, r4, r5, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 80428c6:	4b07      	ldr	r3, [pc, #28]	; (80428e4 <SX1276SetMaxPayloadLength+0x30>)
 80428c8:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80428cc:	2b00      	cmp	r3, #0
 80428ce:	d1f9      	bne.n	80428c4 <SX1276SetMaxPayloadLength+0x10>
            SX1276Write( REG_PAYLOADLENGTH, max );
 80428d0:	4621      	mov	r1, r4
 80428d2:	2032      	movs	r0, #50	; 0x32
}
 80428d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 80428d8:	f7fe bdc6 	b.w	8041468 <SX1276Write>
 80428dc:	4621      	mov	r1, r4
 80428de:	2023      	movs	r0, #35	; 0x23
 80428e0:	e7f8      	b.n	80428d4 <SX1276SetMaxPayloadLength+0x20>
 80428e2:	bf00      	nop
 80428e4:	20009c00 	.word	0x20009c00

080428e8 <SX1276SetPublicNetwork>:
{
 80428e8:	b510      	push	{r4, lr}
 80428ea:	4604      	mov	r4, r0
    SX1276SetModem( MODEM_LORA );
 80428ec:	2001      	movs	r0, #1
 80428ee:	f7ff f969 	bl	8041bc4 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 80428f2:	4b06      	ldr	r3, [pc, #24]	; (804290c <SX1276SetPublicNetwork+0x24>)
 80428f4:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
    if( enable == true )
 80428f8:	b12c      	cbz	r4, 8042906 <SX1276SetPublicNetwork+0x1e>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 80428fa:	2134      	movs	r1, #52	; 0x34
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80428fc:	2039      	movs	r0, #57	; 0x39
}
 80428fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8042902:	f7fe bdb1 	b.w	8041468 <SX1276Write>
 8042906:	2112      	movs	r1, #18
 8042908:	e7f8      	b.n	80428fc <SX1276SetPublicNetwork+0x14>
 804290a:	bf00      	nop
 804290c:	20009c00 	.word	0x20009c00

08042910 <SX1276OnTimeoutIrq>:
{
 8042910:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 8042912:	4c2c      	ldr	r4, [pc, #176]	; (80429c4 <SX1276OnTimeoutIrq+0xb4>)
 8042914:	7923      	ldrb	r3, [r4, #4]
 8042916:	2b01      	cmp	r3, #1
 8042918:	4625      	mov	r5, r4
 804291a:	d002      	beq.n	8042922 <SX1276OnTimeoutIrq+0x12>
 804291c:	2b02      	cmp	r3, #2
 804291e:	d02c      	beq.n	804297a <SX1276OnTimeoutIrq+0x6a>
}
 8042920:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 8042922:	7963      	ldrb	r3, [r4, #5]
 8042924:	b9cb      	cbnz	r3, 804295a <SX1276OnTimeoutIrq+0x4a>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8042926:	8623      	strh	r3, [r4, #48]	; 0x30
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8042928:	210b      	movs	r1, #11
 804292a:	203e      	movs	r0, #62	; 0x3e
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 804292c:	87a3      	strh	r3, [r4, #60]	; 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 804292e:	8763      	strh	r3, [r4, #58]	; 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8042930:	f7fe fd9a 	bl	8041468 <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8042934:	2110      	movs	r1, #16
 8042936:	203f      	movs	r0, #63	; 0x3f
 8042938:	f7fe fd96 	bl	8041468 <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 804293c:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8042940:	b1b3      	cbz	r3, 8042970 <SX1276OnTimeoutIrq+0x60>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8042942:	200d      	movs	r0, #13
 8042944:	f7fe fde0 	bl	8041508 <SX1276Read>
 8042948:	f040 0140 	orr.w	r1, r0, #64	; 0x40
 804294c:	b2c9      	uxtb	r1, r1
 804294e:	200d      	movs	r0, #13
 8042950:	f7fe fd8a 	bl	8041468 <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8042954:	481c      	ldr	r0, [pc, #112]	; (80429c8 <SX1276OnTimeoutIrq+0xb8>)
 8042956:	f007 ff85 	bl	804a864 <TimerStart>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 804295a:	4b1c      	ldr	r3, [pc, #112]	; (80429cc <SX1276OnTimeoutIrq+0xbc>)
 804295c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8042960:	2b00      	cmp	r3, #0
 8042962:	d0dd      	beq.n	8042920 <SX1276OnTimeoutIrq+0x10>
 8042964:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8042966:	2b00      	cmp	r3, #0
 8042968:	d0da      	beq.n	8042920 <SX1276OnTimeoutIrq+0x10>
}
 804296a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            RadioEvents->TxTimeout( );
 804296e:	4718      	bx	r3
                TimerStop( &RxTimeoutSyncWord );
 8042970:	4815      	ldr	r0, [pc, #84]	; (80429c8 <SX1276OnTimeoutIrq+0xb8>)
                SX1276.Settings.State = RF_IDLE;
 8042972:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 8042974:	f007 ffe8 	bl	804a948 <TimerStop>
 8042978:	e7ef      	b.n	804295a <SX1276OnTimeoutIrq+0x4a>
        SX1276Reset( );
 804297a:	f7fe fd2d 	bl	80413d8 <SX1276Reset>
 804297e:	4c14      	ldr	r4, [pc, #80]	; (80429d0 <SX1276OnTimeoutIrq+0xc0>)
        RxChainCalibration( );
 8042980:	f7fe fdce 	bl	8041520 <RxChainCalibration>
 8042984:	f7fe ff3e 	bl	8041804 <SX1276SetOpMode.part.2>
 8042988:	f104 0630 	add.w	r6, r4, #48	; 0x30
            SX1276SetModem( RadioRegsInit[i].Modem );
 804298c:	7820      	ldrb	r0, [r4, #0]
 804298e:	f7ff f919 	bl	8041bc4 <SX1276SetModem>
 8042992:	3403      	adds	r4, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8042994:	f814 1c01 	ldrb.w	r1, [r4, #-1]
 8042998:	f814 0c02 	ldrb.w	r0, [r4, #-2]
 804299c:	f7fe fd64 	bl	8041468 <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80429a0:	42b4      	cmp	r4, r6
 80429a2:	d1f3      	bne.n	804298c <SX1276OnTimeoutIrq+0x7c>
        SX1276SetModem( MODEM_FSK );
 80429a4:	2000      	movs	r0, #0
 80429a6:	f7ff f90d 	bl	8041bc4 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 80429aa:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 80429ae:	f7ff ff9b 	bl	80428e8 <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 80429b2:	2300      	movs	r3, #0
 80429b4:	712b      	strb	r3, [r5, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80429b6:	4b05      	ldr	r3, [pc, #20]	; (80429cc <SX1276OnTimeoutIrq+0xbc>)
 80429b8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80429bc:	2b00      	cmp	r3, #0
 80429be:	d0af      	beq.n	8042920 <SX1276OnTimeoutIrq+0x10>
 80429c0:	685b      	ldr	r3, [r3, #4]
 80429c2:	e7d0      	b.n	8042966 <SX1276OnTimeoutIrq+0x56>
 80429c4:	20009c00 	.word	0x20009c00
 80429c8:	20009be8 	.word	0x20009be8
 80429cc:	20008380 	.word	0x20008380
 80429d0:	0804e1a8 	.word	0x0804e1a8

080429d4 <SX1276GetWakeupTime>:
{
 80429d4:	b508      	push	{r3, lr}
    return ( uint32_t )LoRaBoardCallbacks->SX1276BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 80429d6:	4b03      	ldr	r3, [pc, #12]	; (80429e4 <SX1276GetWakeupTime+0x10>)
 80429d8:	681b      	ldr	r3, [r3, #0]
 80429da:	685b      	ldr	r3, [r3, #4]
 80429dc:	4798      	blx	r3
}
 80429de:	3002      	adds	r0, #2
 80429e0:	bd08      	pop	{r3, pc}
 80429e2:	bf00      	nop
 80429e4:	20008380 	.word	0x20008380

080429e8 <SX1276GetWakeTime>:
};

uint32_t SX1276GetWakeTime( void )
{
  return  BOARD_WAKEUP_TIME;
}
 80429e8:	2000      	movs	r0, #0
 80429ea:	4770      	bx	lr

080429ec <SX1276SetXO>:

void SX1276SetXO( uint8_t state )
{
}
 80429ec:	4770      	bx	lr

080429ee <SX1276CheckRfFrequency>:

bool SX1276CheckRfFrequency( uint32_t frequency )
{
    // Implement check. Currently all frequencies are supported
    return true;
}
 80429ee:	2001      	movs	r0, #1
 80429f0:	4770      	bx	lr

080429f2 <SX1276SetRfTxPower>:
{
 80429f2:	b538      	push	{r3, r4, r5, lr}
 80429f4:	4605      	mov	r5, r0
    paConfig = SX1276Read( REG_PACONFIG );
 80429f6:	2009      	movs	r0, #9
 80429f8:	f7fe fd86 	bl	8041508 <SX1276Read>
 80429fc:	4604      	mov	r4, r0
    paDac = SX1276Read( REG_PADAC );
 80429fe:	204d      	movs	r0, #77	; 0x4d
 8042a00:	f7fe fd82 	bl	8041508 <SX1276Read>
        if( power > 17 )
 8042a04:	2d11      	cmp	r5, #17
    paConfig |= RF_PACONFIG_PASELECT_PABOOST;
 8042a06:	f064 037f 	orn	r3, r4, #127	; 0x7f
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042a0a:	bfcb      	itete	gt
 8042a0c:	f040 0407 	orrgt.w	r4, r0, #7
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042a10:	f000 04f8 	andle.w	r4, r0, #248	; 0xf8
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8042a14:	b2e4      	uxtbgt	r4, r4
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 8042a16:	f044 0404 	orrle.w	r4, r4, #4
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042a1a:	f004 0207 	and.w	r2, r4, #7
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8042a1e:	b25b      	sxtb	r3, r3
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8042a20:	2a07      	cmp	r2, #7
 8042a22:	f023 030f 	bic.w	r3, r3, #15
 8042a26:	d111      	bne.n	8042a4c <SX1276SetRfTxPower+0x5a>
 8042a28:	2d14      	cmp	r5, #20
 8042a2a:	bfa8      	it	ge
 8042a2c:	2514      	movge	r5, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8042a2e:	2d05      	cmp	r5, #5
 8042a30:	bfb8      	it	lt
 8042a32:	2505      	movlt	r5, #5
 8042a34:	1f69      	subs	r1, r5, #5
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042a36:	4319      	orrs	r1, r3
 8042a38:	b2c9      	uxtb	r1, r1
    SX1276Write( REG_PACONFIG, paConfig );
 8042a3a:	2009      	movs	r0, #9
 8042a3c:	f7fe fd14 	bl	8041468 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 8042a40:	4621      	mov	r1, r4
 8042a42:	204d      	movs	r0, #77	; 0x4d
}
 8042a44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SX1276Write( REG_PADAC, paDac );
 8042a48:	f7fe bd0e 	b.w	8041468 <SX1276Write>
 8042a4c:	2d11      	cmp	r5, #17
 8042a4e:	bfa8      	it	ge
 8042a50:	2511      	movge	r5, #17
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8042a52:	2d02      	cmp	r5, #2
 8042a54:	bfb8      	it	lt
 8042a56:	2502      	movlt	r5, #2
 8042a58:	1ea9      	subs	r1, r5, #2
 8042a5a:	e7ec      	b.n	8042a36 <SX1276SetRfTxPower+0x44>

08042a5c <SX1276IoInit>:
{
 8042a5c:	b510      	push	{r4, lr}
 8042a5e:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042a60:	2214      	movs	r2, #20
 8042a62:	2100      	movs	r1, #0
 8042a64:	a801      	add	r0, sp, #4
 8042a66:	f009 ffa8 	bl	804c9ba <memset>
  SX1276BoardInit( &BoardCallbacks );
 8042a6a:	4811      	ldr	r0, [pc, #68]	; (8042ab0 <SX1276IoInit+0x54>)
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042a6c:	4c11      	ldr	r4, [pc, #68]	; (8042ab4 <SX1276IoInit+0x58>)
  SX1276BoardInit( &BoardCallbacks );
 8042a6e:	f7fe fca7 	bl	80413c0 <SX1276BoardInit>
  initStruct.Pull = GPIO_PULLDOWN;
 8042a72:	4a11      	ldr	r2, [pc, #68]	; (8042ab8 <SX1276IoInit+0x5c>)
 8042a74:	2302      	movs	r3, #2
 8042a76:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042a7a:	4620      	mov	r0, r4
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042a7c:	2303      	movs	r3, #3
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042a7e:	aa01      	add	r2, sp, #4
 8042a80:	f44f 7100 	mov.w	r1, #512	; 0x200
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042a84:	9304      	str	r3, [sp, #16]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042a86:	f008 fac5 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042a8a:	aa01      	add	r2, sp, #4
 8042a8c:	4620      	mov	r0, r4
 8042a8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042a92:	f008 fabf 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042a96:	aa01      	add	r2, sp, #4
 8042a98:	4620      	mov	r0, r4
 8042a9a:	2180      	movs	r1, #128	; 0x80
 8042a9c:	f008 faba 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042aa0:	aa01      	add	r2, sp, #4
 8042aa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042aa6:	4620      	mov	r0, r4
 8042aa8:	f008 fab4 	bl	804b014 <HW_GPIO_Init>
}
 8042aac:	b006      	add	sp, #24
 8042aae:	bd10      	pop	{r4, pc}
 8042ab0:	20001074 	.word	0x20001074
 8042ab4:	40021000 	.word	0x40021000
 8042ab8:	10110000 	.word	0x10110000

08042abc <SX1276IoDeInit>:
{
 8042abc:	b510      	push	{r4, lr}
 8042abe:	b086      	sub	sp, #24
  GPIO_InitTypeDef initStruct={0};
 8042ac0:	2214      	movs	r2, #20
 8042ac2:	2100      	movs	r1, #0
 8042ac4:	a801      	add	r0, sp, #4
 8042ac6:	f009 ff78 	bl	804c9ba <memset>
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042aca:	4c0f      	ldr	r4, [pc, #60]	; (8042b08 <SX1276IoDeInit+0x4c>)
  initStruct.Pull = GPIO_PULLDOWN;
 8042acc:	4a0f      	ldr	r2, [pc, #60]	; (8042b0c <SX1276IoDeInit+0x50>)
 8042ace:	2302      	movs	r3, #2
 8042ad0:	e9cd 2302 	strd	r2, r3, [sp, #8]
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8042ad4:	4620      	mov	r0, r4
 8042ad6:	aa01      	add	r2, sp, #4
 8042ad8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042adc:	f008 fa9a 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 8042ae0:	aa01      	add	r2, sp, #4
 8042ae2:	4620      	mov	r0, r4
 8042ae4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042ae8:	f008 fa94 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8042aec:	aa01      	add	r2, sp, #4
 8042aee:	4620      	mov	r0, r4
 8042af0:	2180      	movs	r1, #128	; 0x80
 8042af2:	f008 fa8f 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8042af6:	aa01      	add	r2, sp, #4
 8042af8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042afc:	4620      	mov	r0, r4
 8042afe:	f008 fa89 	bl	804b014 <HW_GPIO_Init>
}
 8042b02:	b006      	add	sp, #24
 8042b04:	bd10      	pop	{r4, pc}
 8042b06:	bf00      	nop
 8042b08:	40021000 	.word	0x40021000
 8042b0c:	10110000 	.word	0x10110000

08042b10 <SX1276IoIrqInit>:
{
 8042b10:	b570      	push	{r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042b12:	4c0f      	ldr	r4, [pc, #60]	; (8042b50 <SX1276IoIrqInit+0x40>)
 8042b14:	6803      	ldr	r3, [r0, #0]
{
 8042b16:	4605      	mov	r5, r0
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 8042b18:	2200      	movs	r2, #0
 8042b1a:	4620      	mov	r0, r4
 8042b1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8042b20:	f008 fad2 	bl	804b0c8 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 8042b24:	686b      	ldr	r3, [r5, #4]
 8042b26:	4620      	mov	r0, r4
 8042b28:	2200      	movs	r2, #0
 8042b2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8042b2e:	f008 facb 	bl	804b0c8 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 8042b32:	68ab      	ldr	r3, [r5, #8]
 8042b34:	4620      	mov	r0, r4
 8042b36:	2200      	movs	r2, #0
 8042b38:	2180      	movs	r1, #128	; 0x80
 8042b3a:	f008 fac5 	bl	804b0c8 <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042b3e:	68eb      	ldr	r3, [r5, #12]
 8042b40:	4620      	mov	r0, r4
 8042b42:	2200      	movs	r2, #0
 8042b44:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 8042b48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 8042b4c:	f008 babc 	b.w	804b0c8 <HW_GPIO_SetIrq>
 8042b50:	40021000 	.word	0x40021000

08042b54 <SX1276SetAntSwLowPower>:
{
 8042b54:	b510      	push	{r4, lr}
    if( RadioIsActive != status )
 8042b56:	4b14      	ldr	r3, [pc, #80]	; (8042ba8 <SX1276SetAntSwLowPower+0x54>)
 8042b58:	781a      	ldrb	r2, [r3, #0]
 8042b5a:	4282      	cmp	r2, r0
{
 8042b5c:	b086      	sub	sp, #24
    if( RadioIsActive != status )
 8042b5e:	d017      	beq.n	8042b90 <SX1276SetAntSwLowPower+0x3c>
        RadioIsActive = status;
 8042b60:	7018      	strb	r0, [r3, #0]
  GPIO_InitTypeDef initStruct={0};
 8042b62:	2214      	movs	r2, #20
        if( status == false )
 8042b64:	b9b0      	cbnz	r0, 8042b94 <SX1276SetAntSwLowPower+0x40>
  GPIO_InitTypeDef initStruct={0};
 8042b66:	4601      	mov	r1, r0
 8042b68:	a801      	add	r0, sp, #4
 8042b6a:	f009 ff26 	bl	804c9ba <memset>
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8042b6e:	2301      	movs	r3, #1
 8042b70:	9302      	str	r3, [sp, #8]
  PRINTF("Antenna Init\r\n");
 8042b72:	480e      	ldr	r0, [pc, #56]	; (8042bac <SX1276SetAntSwLowPower+0x58>)
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042b74:	2303      	movs	r3, #3
 8042b76:	9304      	str	r3, [sp, #16]
  PRINTF("Antenna Init\r\n");
 8042b78:	f007 ff70 	bl	804aa5c <TraceSend>
  HW_GPIO_Init(  RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, &initStruct ); 
 8042b7c:	aa01      	add	r2, sp, #4
 8042b7e:	2102      	movs	r1, #2
 8042b80:	480b      	ldr	r0, [pc, #44]	; (8042bb0 <SX1276SetAntSwLowPower+0x5c>)
 8042b82:	f008 fa47 	bl	804b014 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, 0);
 8042b86:	2200      	movs	r2, #0
 8042b88:	2102      	movs	r1, #2
 8042b8a:	4809      	ldr	r0, [pc, #36]	; (8042bb0 <SX1276SetAntSwLowPower+0x5c>)
 8042b8c:	f008 fac4 	bl	804b118 <HW_GPIO_Write>
}
 8042b90:	b006      	add	sp, #24
 8042b92:	bd10      	pop	{r4, pc}
  GPIO_InitTypeDef initStruct={0};
 8042b94:	2100      	movs	r1, #0
 8042b96:	a801      	add	r0, sp, #4
 8042b98:	f009 ff0f 	bl	804c9ba <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP ;
 8042b9c:	2301      	movs	r3, #1
 8042b9e:	9302      	str	r3, [sp, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8042ba0:	2303      	movs	r3, #3
 8042ba2:	9304      	str	r3, [sp, #16]
 8042ba4:	e7ea      	b.n	8042b7c <SX1276SetAntSwLowPower+0x28>
 8042ba6:	bf00      	nop
 8042ba8:	20008488 	.word	0x20008488
 8042bac:	0804e773 	.word	0x0804e773
 8042bb0:	40020800 	.word	0x40020800

08042bb4 <SX1276SetAntSw>:
    switch( opMode )
 8042bb4:	2803      	cmp	r0, #3
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_TX);
 8042bb6:	bf0c      	ite	eq
 8042bb8:	2201      	moveq	r2, #1
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT, RADIO_ANT_SWITCH_PIN, RADIO_ANT_SWITCH_SET_RX);
 8042bba:	2200      	movne	r2, #0
 8042bbc:	2102      	movs	r1, #2
 8042bbe:	4801      	ldr	r0, [pc, #4]	; (8042bc4 <SX1276SetAntSw+0x10>)
 8042bc0:	f008 baaa 	b.w	804b118 <HW_GPIO_Write>
 8042bc4:	40020800 	.word	0x40020800

08042bc8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8042bc8:	490e      	ldr	r1, [pc, #56]	; (8042c04 <SystemInit+0x3c>)
 8042bca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8042bce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8042bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8042bd6:	4b0c      	ldr	r3, [pc, #48]	; (8042c08 <SystemInit+0x40>)
 8042bd8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8042bda:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8042bdc:	f042 0201 	orr.w	r2, r2, #1
 8042be0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8042be2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8042be4:	681a      	ldr	r2, [r3, #0]
 8042be6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8042bea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8042bee:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8042bf0:	4a06      	ldr	r2, [pc, #24]	; (8042c0c <SystemInit+0x44>)
 8042bf2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8042bf4:	681a      	ldr	r2, [r3, #0]
 8042bf6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8042bfa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8042bfc:	60d8      	str	r0, [r3, #12]
#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location  ------------------*/
  SCB->VTOR = INTVECT_START;
 8042bfe:	4b04      	ldr	r3, [pc, #16]	; (8042c10 <SystemInit+0x48>)
 8042c00:	608b      	str	r3, [r1, #8]
}
 8042c02:	4770      	bx	lr
 8042c04:	e000ed00 	.word	0xe000ed00
 8042c08:	40023800 	.word	0x40023800
 8042c0c:	24003010 	.word	0x24003010
 8042c10:	08040200 	.word	0x08040200

08042c14 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8042c14:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8042c16:	4613      	mov	r3, r2
 8042c18:	460a      	mov	r2, r1
 8042c1a:	4601      	mov	r1, r0
 8042c1c:	4803      	ldr	r0, [pc, #12]	; (8042c2c <BSP_SD_ReadBlocks_DMA+0x18>)
 8042c1e:	f001 fd57 	bl	80446d0 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042c22:	3000      	adds	r0, #0
 8042c24:	bf18      	it	ne
 8042c26:	2001      	movne	r0, #1
 8042c28:	bd08      	pop	{r3, pc}
 8042c2a:	bf00      	nop
 8042c2c:	2000c2c0 	.word	0x2000c2c0

08042c30 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8042c30:	b508      	push	{r3, lr}
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8042c32:	4613      	mov	r3, r2
 8042c34:	460a      	mov	r2, r1
 8042c36:	4601      	mov	r1, r0
 8042c38:	4803      	ldr	r0, [pc, #12]	; (8042c48 <BSP_SD_WriteBlocks_DMA+0x18>)
 8042c3a:	f001 fddf 	bl	80447fc <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8042c3e:	3000      	adds	r0, #0
 8042c40:	bf18      	it	ne
 8042c42:	2001      	movne	r0, #1
 8042c44:	bd08      	pop	{r3, pc}
 8042c46:	bf00      	nop
 8042c48:	2000c2c0 	.word	0x2000c2c0

08042c4c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8042c4c:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8042c4e:	4803      	ldr	r0, [pc, #12]	; (8042c5c <BSP_SD_GetCardState+0x10>)
 8042c50:	f002 f8ea 	bl	8044e28 <HAL_SD_GetCardState>
}
 8042c54:	3804      	subs	r0, #4
 8042c56:	bf18      	it	ne
 8042c58:	2001      	movne	r0, #1
 8042c5a:	bd08      	pop	{r3, pc}
 8042c5c:	2000c2c0 	.word	0x2000c2c0

08042c60 <BSP_SD_GetCardInfo>:
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8042c60:	4601      	mov	r1, r0
 8042c62:	4801      	ldr	r0, [pc, #4]	; (8042c68 <BSP_SD_GetCardInfo+0x8>)
 8042c64:	f002 b849 	b.w	8044cfa <HAL_SD_GetCardInfo>
 8042c68:	2000c2c0 	.word	0x2000c2c0

08042c6c <BSP_SD_AbortCallback>:
 8042c6c:	4770      	bx	lr

08042c6e <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8042c6e:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8042c70:	f7ff fffc 	bl	8042c6c <BSP_SD_AbortCallback>
}
 8042c74:	bd08      	pop	{r3, pc}

08042c76 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042c76:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8042c78:	f000 f90a 	bl	8042e90 <BSP_SD_WriteCpltCallback>
}
 8042c7c:	bd08      	pop	{r3, pc}

08042c7e <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8042c7e:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8042c80:	f000 f90c 	bl	8042e9c <BSP_SD_ReadCpltCallback>
}
 8042c84:	bd08      	pop	{r3, pc}

08042c86 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8042c86:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 8042c88:	2301      	movs	r3, #1
 8042c8a:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8042c8e:	f000 f82d 	bl	8042cec <BSP_PlatformIsDetected>
 8042c92:	b908      	cbnz	r0, 8042c98 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 8042c94:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8042c98:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8042c9c:	b003      	add	sp, #12
 8042c9e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08042ca4 <BSP_SD_Init>:
{
 8042ca4:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8042ca6:	f7ff ffee 	bl	8042c86 <BSP_SD_IsDetected>
 8042caa:	2801      	cmp	r0, #1
 8042cac:	d10c      	bne.n	8042cc8 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8042cae:	4807      	ldr	r0, [pc, #28]	; (8042ccc <BSP_SD_Init+0x28>)
 8042cb0:	f002 f808 	bl	8044cc4 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8042cb4:	b938      	cbnz	r0, 8042cc6 <BSP_SD_Init+0x22>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8042cb6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8042cba:	4804      	ldr	r0, [pc, #16]	; (8042ccc <BSP_SD_Init+0x28>)
 8042cbc:	f002 f830 	bl	8044d20 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8042cc0:	3000      	adds	r0, #0
 8042cc2:	bf18      	it	ne
 8042cc4:	2001      	movne	r0, #1
}
 8042cc6:	bd08      	pop	{r3, pc}
    return MSD_ERROR;
 8042cc8:	2001      	movs	r0, #1
 8042cca:	e7fc      	b.n	8042cc6 <BSP_SD_Init+0x22>
 8042ccc:	2000c2c0 	.word	0x2000c2c0

08042cd0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8042cd0:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8042cd2:	4903      	ldr	r1, [pc, #12]	; (8042ce0 <MX_FATFS_Init+0x10>)
 8042cd4:	4803      	ldr	r0, [pc, #12]	; (8042ce4 <MX_FATFS_Init+0x14>)
 8042cd6:	f003 ffb5 	bl	8046c44 <FATFS_LinkDriver>
 8042cda:	4b03      	ldr	r3, [pc, #12]	; (8042ce8 <MX_FATFS_Init+0x18>)
 8042cdc:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8042cde:	bd08      	pop	{r3, pc}
 8042ce0:	20009c81 	.word	0x20009c81
 8042ce4:	0804e264 	.word	0x0804e264
 8042ce8:	20009c80 	.word	0x20009c80

08042cec <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8042cec:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8042cee:	2180      	movs	r1, #128	; 0x80
 8042cf0:	4803      	ldr	r0, [pc, #12]	; (8042d00 <BSP_PlatformIsDetected+0x14>)
 8042cf2:	f000 fe7f 	bl	80439f4 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8042cf6:	fab0 f080 	clz	r0, r0
 8042cfa:	0940      	lsrs	r0, r0, #5
 8042cfc:	bd08      	pop	{r3, pc}
 8042cfe:	bf00      	nop
 8042d00:	40020800 	.word	0x40020800

08042d04 <SD_CheckStatus.isra.0>:
  }

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
 8042d04:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8042d06:	4c06      	ldr	r4, [pc, #24]	; (8042d20 <SD_CheckStatus.isra.0+0x1c>)
 8042d08:	2301      	movs	r3, #1
 8042d0a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8042d0c:	f7ff ff9e 	bl	8042c4c <BSP_SD_GetCardState>
 8042d10:	4623      	mov	r3, r4
 8042d12:	b918      	cbnz	r0, 8042d1c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8042d14:	7822      	ldrb	r2, [r4, #0]
 8042d16:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8042d1a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8042d1c:	7818      	ldrb	r0, [r3, #0]
}
 8042d1e:	bd10      	pop	{r4, pc}
 8042d20:	20001090 	.word	0x20001090

08042d24 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8042d24:	b510      	push	{r4, lr}

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8042d26:	f7ff ffbd 	bl	8042ca4 <BSP_SD_Init>
 8042d2a:	4c03      	ldr	r4, [pc, #12]	; (8042d38 <SD_initialize+0x14>)
 8042d2c:	b910      	cbnz	r0, 8042d34 <SD_initialize+0x10>
  {
    Stat = SD_CheckStatus(lun);
 8042d2e:	f7ff ffe9 	bl	8042d04 <SD_CheckStatus.isra.0>
 8042d32:	7020      	strb	r0, [r4, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8042d34:	7820      	ldrb	r0, [r4, #0]
}
 8042d36:	bd10      	pop	{r4, pc}
 8042d38:	20001090 	.word	0x20001090

08042d3c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8042d3c:	f7ff bfe2 	b.w	8042d04 <SD_CheckStatus.isra.0>

08042d40 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8042d40:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042d42:	4b12      	ldr	r3, [pc, #72]	; (8042d8c <SD_ioctl+0x4c>)
 8042d44:	781b      	ldrb	r3, [r3, #0]
 8042d46:	07db      	lsls	r3, r3, #31
{
 8042d48:	b088      	sub	sp, #32
 8042d4a:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042d4c:	d41b      	bmi.n	8042d86 <SD_ioctl+0x46>

  switch (cmd)
 8042d4e:	2903      	cmp	r1, #3
 8042d50:	d803      	bhi.n	8042d5a <SD_ioctl+0x1a>
 8042d52:	e8df f001 	tbb	[pc, r1]
 8042d56:	0510      	.short	0x0510
 8042d58:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8042d5a:	2004      	movs	r0, #4
  }

  return res;
}
 8042d5c:	b008      	add	sp, #32
 8042d5e:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8042d60:	4668      	mov	r0, sp
 8042d62:	f7ff ff7d 	bl	8042c60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8042d66:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042d68:	6023      	str	r3, [r4, #0]
 8042d6a:	e004      	b.n	8042d76 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8042d6c:	4668      	mov	r0, sp
 8042d6e:	f7ff ff77 	bl	8042c60 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8042d72:	9b07      	ldr	r3, [sp, #28]
 8042d74:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8042d76:	2000      	movs	r0, #0
 8042d78:	e7f0      	b.n	8042d5c <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8042d7a:	4668      	mov	r0, sp
 8042d7c:	f7ff ff70 	bl	8042c60 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8042d80:	9b07      	ldr	r3, [sp, #28]
 8042d82:	0a5b      	lsrs	r3, r3, #9
 8042d84:	e7f0      	b.n	8042d68 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8042d86:	2003      	movs	r0, #3
 8042d88:	e7e8      	b.n	8042d5c <SD_ioctl+0x1c>
 8042d8a:	bf00      	nop
 8042d8c:	20001090 	.word	0x20001090

08042d90 <SD_CheckStatusWithTimeout.constprop.4>:
static int SD_CheckStatusWithTimeout(uint32_t timeout)
 8042d90:	b538      	push	{r3, r4, r5, lr}
  uint32_t timer = HAL_GetTick();
 8042d92:	f000 f8af 	bl	8042ef4 <HAL_GetTick>
  while(HAL_GetTick() - timer < timeout)
 8042d96:	f247 542f 	movw	r4, #29999	; 0x752f
  uint32_t timer = HAL_GetTick();
 8042d9a:	4605      	mov	r5, r0
  while(HAL_GetTick() - timer < timeout)
 8042d9c:	f000 f8aa 	bl	8042ef4 <HAL_GetTick>
 8042da0:	1b40      	subs	r0, r0, r5
 8042da2:	42a0      	cmp	r0, r4
 8042da4:	d902      	bls.n	8042dac <SD_CheckStatusWithTimeout.constprop.4+0x1c>
  return -1;
 8042da6:	f04f 30ff 	mov.w	r0, #4294967295
 8042daa:	e003      	b.n	8042db4 <SD_CheckStatusWithTimeout.constprop.4+0x24>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042dac:	f7ff ff4e 	bl	8042c4c <BSP_SD_GetCardState>
 8042db0:	2800      	cmp	r0, #0
 8042db2:	d1f3      	bne.n	8042d9c <SD_CheckStatusWithTimeout.constprop.4+0xc>
}
 8042db4:	bd38      	pop	{r3, r4, r5, pc}
	...

08042db8 <SD_write>:
{
 8042db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   WriteStatus = 0;
 8042dba:	4c19      	ldr	r4, [pc, #100]	; (8042e20 <SD_write+0x68>)
{
 8042dbc:	461f      	mov	r7, r3
   WriteStatus = 0;
 8042dbe:	2300      	movs	r3, #0
{
 8042dc0:	460d      	mov	r5, r1
 8042dc2:	4616      	mov	r6, r2
   WriteStatus = 0;
 8042dc4:	6023      	str	r3, [r4, #0]
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8042dc6:	f7ff ffe3 	bl	8042d90 <SD_CheckStatusWithTimeout.constprop.4>
 8042dca:	2800      	cmp	r0, #0
 8042dcc:	da01      	bge.n	8042dd2 <SD_write+0x1a>
    return res;
 8042dce:	2001      	movs	r0, #1
}
 8042dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8042dd2:	463a      	mov	r2, r7
 8042dd4:	4631      	mov	r1, r6
 8042dd6:	4628      	mov	r0, r5
 8042dd8:	f7ff ff2a 	bl	8042c30 <BSP_SD_WriteBlocks_DMA>
 8042ddc:	2800      	cmp	r0, #0
 8042dde:	d1f6      	bne.n	8042dce <SD_write+0x16>
      timeout = HAL_GetTick();
 8042de0:	f000 f888 	bl	8042ef4 <HAL_GetTick>
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042de4:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8042de8:	4606      	mov	r6, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042dea:	6823      	ldr	r3, [r4, #0]
 8042dec:	b923      	cbnz	r3, 8042df8 <SD_write+0x40>
 8042dee:	f000 f881 	bl	8042ef4 <HAL_GetTick>
 8042df2:	1b80      	subs	r0, r0, r6
 8042df4:	42a8      	cmp	r0, r5
 8042df6:	d9f8      	bls.n	8042dea <SD_write+0x32>
      if (WriteStatus == 0)
 8042df8:	6823      	ldr	r3, [r4, #0]
 8042dfa:	2b00      	cmp	r3, #0
 8042dfc:	d0e7      	beq.n	8042dce <SD_write+0x16>
        WriteStatus = 0;
 8042dfe:	2300      	movs	r3, #0
 8042e00:	6023      	str	r3, [r4, #0]
        timeout = HAL_GetTick();
 8042e02:	f000 f877 	bl	8042ef4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042e06:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 8042e0a:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042e0c:	f000 f872 	bl	8042ef4 <HAL_GetTick>
 8042e10:	1b40      	subs	r0, r0, r5
 8042e12:	42a0      	cmp	r0, r4
 8042e14:	d8db      	bhi.n	8042dce <SD_write+0x16>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042e16:	f7ff ff19 	bl	8042c4c <BSP_SD_GetCardState>
 8042e1a:	2800      	cmp	r0, #0
 8042e1c:	d1f6      	bne.n	8042e0c <SD_write+0x54>
 8042e1e:	e7d7      	b.n	8042dd0 <SD_write+0x18>
 8042e20:	2000848c 	.word	0x2000848c

08042e24 <SD_read>:
{
 8042e24:	b570      	push	{r4, r5, r6, lr}
 8042e26:	460c      	mov	r4, r1
 8042e28:	4615      	mov	r5, r2
 8042e2a:	461e      	mov	r6, r3
  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8042e2c:	f7ff ffb0 	bl	8042d90 <SD_CheckStatusWithTimeout.constprop.4>
 8042e30:	2800      	cmp	r0, #0
 8042e32:	da01      	bge.n	8042e38 <SD_read+0x14>
    return res;
 8042e34:	2001      	movs	r0, #1
}
 8042e36:	bd70      	pop	{r4, r5, r6, pc}
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8042e38:	4632      	mov	r2, r6
 8042e3a:	4629      	mov	r1, r5
 8042e3c:	4620      	mov	r0, r4
 8042e3e:	f7ff fee9 	bl	8042c14 <BSP_SD_ReadBlocks_DMA>
 8042e42:	2800      	cmp	r0, #0
 8042e44:	d1f6      	bne.n	8042e34 <SD_read+0x10>
      ReadStatus = 0;
 8042e46:	4c11      	ldr	r4, [pc, #68]	; (8042e8c <SD_read+0x68>)
 8042e48:	6060      	str	r0, [r4, #4]
      timeout = HAL_GetTick();
 8042e4a:	f000 f853 	bl	8042ef4 <HAL_GetTick>
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042e4e:	f247 552f 	movw	r5, #29999	; 0x752f
      timeout = HAL_GetTick();
 8042e52:	4606      	mov	r6, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8042e54:	6863      	ldr	r3, [r4, #4]
 8042e56:	b923      	cbnz	r3, 8042e62 <SD_read+0x3e>
 8042e58:	f000 f84c 	bl	8042ef4 <HAL_GetTick>
 8042e5c:	1b80      	subs	r0, r0, r6
 8042e5e:	42a8      	cmp	r0, r5
 8042e60:	d9f8      	bls.n	8042e54 <SD_read+0x30>
      if (ReadStatus == 0)
 8042e62:	6863      	ldr	r3, [r4, #4]
 8042e64:	2b00      	cmp	r3, #0
 8042e66:	d0e5      	beq.n	8042e34 <SD_read+0x10>
        ReadStatus = 0;
 8042e68:	2300      	movs	r3, #0
 8042e6a:	6063      	str	r3, [r4, #4]
        timeout = HAL_GetTick();
 8042e6c:	f000 f842 	bl	8042ef4 <HAL_GetTick>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042e70:	f247 542f 	movw	r4, #29999	; 0x752f
        timeout = HAL_GetTick();
 8042e74:	4605      	mov	r5, r0
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8042e76:	f000 f83d 	bl	8042ef4 <HAL_GetTick>
 8042e7a:	1b40      	subs	r0, r0, r5
 8042e7c:	42a0      	cmp	r0, r4
 8042e7e:	d8d9      	bhi.n	8042e34 <SD_read+0x10>
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8042e80:	f7ff fee4 	bl	8042c4c <BSP_SD_GetCardState>
 8042e84:	2800      	cmp	r0, #0
 8042e86:	d1f6      	bne.n	8042e76 <SD_read+0x52>
 8042e88:	e7d5      	b.n	8042e36 <SD_read+0x12>
 8042e8a:	bf00      	nop
 8042e8c:	2000848c 	.word	0x2000848c

08042e90 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 8042e90:	4b01      	ldr	r3, [pc, #4]	; (8042e98 <BSP_SD_WriteCpltCallback+0x8>)
 8042e92:	2201      	movs	r2, #1
 8042e94:	601a      	str	r2, [r3, #0]
}
 8042e96:	4770      	bx	lr
 8042e98:	2000848c 	.word	0x2000848c

08042e9c <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 8042e9c:	4b01      	ldr	r3, [pc, #4]	; (8042ea4 <BSP_SD_ReadCpltCallback+0x8>)
 8042e9e:	2201      	movs	r2, #1
 8042ea0:	605a      	str	r2, [r3, #4]
}
 8042ea2:	4770      	bx	lr
 8042ea4:	2000848c 	.word	0x2000848c

08042ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8042ea8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8042eaa:	4b0b      	ldr	r3, [pc, #44]	; (8042ed8 <HAL_Init+0x30>)
 8042eac:	681a      	ldr	r2, [r3, #0]
 8042eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8042eb2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8042eb4:	681a      	ldr	r2, [r3, #0]
 8042eb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8042eba:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8042ebc:	681a      	ldr	r2, [r3, #0]
 8042ebe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8042ec2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8042ec4:	2003      	movs	r0, #3
 8042ec6:	f000 f81b 	bl	8042f00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8042eca:	2000      	movs	r0, #0
 8042ecc:	f008 ff24 	bl	804bd18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8042ed0:	f008 ff2a 	bl	804bd28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8042ed4:	2000      	movs	r0, #0
 8042ed6:	bd08      	pop	{r3, pc}
 8042ed8:	40023c00 	.word	0x40023c00

08042edc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8042edc:	4a03      	ldr	r2, [pc, #12]	; (8042eec <HAL_IncTick+0x10>)
 8042ede:	4b04      	ldr	r3, [pc, #16]	; (8042ef0 <HAL_IncTick+0x14>)
 8042ee0:	6811      	ldr	r1, [r2, #0]
 8042ee2:	781b      	ldrb	r3, [r3, #0]
 8042ee4:	440b      	add	r3, r1
 8042ee6:	6013      	str	r3, [r2, #0]
}
 8042ee8:	4770      	bx	lr
 8042eea:	bf00      	nop
 8042eec:	2000bcf0 	.word	0x2000bcf0
 8042ef0:	20001094 	.word	0x20001094

08042ef4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8042ef4:	4b01      	ldr	r3, [pc, #4]	; (8042efc <HAL_GetTick+0x8>)
 8042ef6:	6818      	ldr	r0, [r3, #0]
}
 8042ef8:	4770      	bx	lr
 8042efa:	bf00      	nop
 8042efc:	2000bcf0 	.word	0x2000bcf0

08042f00 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8042f00:	4a07      	ldr	r2, [pc, #28]	; (8042f20 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8042f02:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8042f04:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8042f08:	041b      	lsls	r3, r3, #16
 8042f0a:	0c1b      	lsrs	r3, r3, #16
 8042f0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8042f10:	0200      	lsls	r0, r0, #8
 8042f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8042f16:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8042f1a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8042f1c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8042f1e:	4770      	bx	lr
 8042f20:	e000ed00 	.word	0xe000ed00

08042f24 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8042f24:	4b17      	ldr	r3, [pc, #92]	; (8042f84 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8042f26:	b570      	push	{r4, r5, r6, lr}
 8042f28:	68dc      	ldr	r4, [r3, #12]
 8042f2a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042f2e:	f1c4 0507 	rsb	r5, r4, #7
 8042f32:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042f34:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8042f38:	bf28      	it	cs
 8042f3a:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042f3c:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042f40:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042f42:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8042f46:	bf8c      	ite	hi
 8042f48:	3c03      	subhi	r4, #3
 8042f4a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042f4c:	ea21 0303 	bic.w	r3, r1, r3
 8042f50:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8042f52:	fa06 f404 	lsl.w	r4, r6, r4
 8042f56:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8042f5a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8042f5c:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042f60:	bfa8      	it	ge
 8042f62:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8042f66:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042f6a:	bfbc      	itt	lt
 8042f6c:	f000 000f 	andlt.w	r0, r0, #15
 8042f70:	4a05      	ldrlt	r2, [pc, #20]	; (8042f88 <HAL_NVIC_SetPriority+0x64>)
 8042f72:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042f74:	bfaa      	itet	ge
 8042f76:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042f7a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8042f7c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8042f80:	bd70      	pop	{r4, r5, r6, pc}
 8042f82:	bf00      	nop
 8042f84:	e000ed00 	.word	0xe000ed00
 8042f88:	e000ed14 	.word	0xe000ed14

08042f8c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8042f8c:	2800      	cmp	r0, #0
 8042f8e:	db08      	blt.n	8042fa2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8042f90:	0942      	lsrs	r2, r0, #5
 8042f92:	2301      	movs	r3, #1
 8042f94:	f000 001f 	and.w	r0, r0, #31
 8042f98:	fa03 f000 	lsl.w	r0, r3, r0
 8042f9c:	4b01      	ldr	r3, [pc, #4]	; (8042fa4 <HAL_NVIC_EnableIRQ+0x18>)
 8042f9e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8042fa2:	4770      	bx	lr
 8042fa4:	e000e100 	.word	0xe000e100

08042fa8 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8042fa8:	2800      	cmp	r0, #0
 8042faa:	db0d      	blt.n	8042fc8 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8042fac:	0943      	lsrs	r3, r0, #5
 8042fae:	2201      	movs	r2, #1
 8042fb0:	f000 001f 	and.w	r0, r0, #31
 8042fb4:	fa02 f000 	lsl.w	r0, r2, r0
 8042fb8:	3320      	adds	r3, #32
 8042fba:	4a04      	ldr	r2, [pc, #16]	; (8042fcc <HAL_NVIC_DisableIRQ+0x24>)
 8042fbc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8042fc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8042fc4:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8042fc8:	4770      	bx	lr
 8042fca:	bf00      	nop
 8042fcc:	e000e100 	.word	0xe000e100

08042fd0 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8042fd0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8042fd4:	4905      	ldr	r1, [pc, #20]	; (8042fec <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8042fd6:	4b06      	ldr	r3, [pc, #24]	; (8042ff0 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8042fd8:	68ca      	ldr	r2, [r1, #12]
 8042fda:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8042fde:	4313      	orrs	r3, r2
 8042fe0:	60cb      	str	r3, [r1, #12]
 8042fe2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8042fe6:	bf00      	nop
 8042fe8:	e7fd      	b.n	8042fe6 <HAL_NVIC_SystemReset+0x16>
 8042fea:	bf00      	nop
 8042fec:	e000ed00 	.word	0xe000ed00
 8042ff0:	05fa0004 	.word	0x05fa0004

08042ff4 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8042ff4:	2800      	cmp	r0, #0
 8042ff6:	db09      	blt.n	804300c <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8042ff8:	0943      	lsrs	r3, r0, #5
 8042ffa:	2201      	movs	r2, #1
 8042ffc:	f000 001f 	and.w	r0, r0, #31
 8043000:	fa02 f000 	lsl.w	r0, r2, r0
 8043004:	3360      	adds	r3, #96	; 0x60
 8043006:	4a02      	ldr	r2, [pc, #8]	; (8043010 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8043008:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 804300c:	4770      	bx	lr
 804300e:	bf00      	nop
 8043010:	e000e100 	.word	0xe000e100

08043014 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8043014:	6803      	ldr	r3, [r0, #0]
 8043016:	b2da      	uxtb	r2, r3
 8043018:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 804301c:	f023 0303 	bic.w	r3, r3, #3
 8043020:	2118      	movs	r1, #24
 8043022:	3a10      	subs	r2, #16
 8043024:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043028:	4904      	ldr	r1, [pc, #16]	; (804303c <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 804302a:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 804302c:	bf88      	it	hi
 804302e:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043030:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8043032:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8043034:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8043036:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8043038:	4770      	bx	lr
 804303a:	bf00      	nop
 804303c:	0804e278 	.word	0x0804e278

08043040 <HAL_DMA_Init>:
{
 8043040:	b570      	push	{r4, r5, r6, lr}
 8043042:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8043044:	f7ff ff56 	bl	8042ef4 <HAL_GetTick>
 8043048:	4605      	mov	r5, r0
  if(hdma == NULL)
 804304a:	2c00      	cmp	r4, #0
 804304c:	d071      	beq.n	8043132 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 804304e:	2300      	movs	r3, #0
 8043050:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8043054:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8043056:	2302      	movs	r3, #2
 8043058:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 804305c:	6813      	ldr	r3, [r2, #0]
 804305e:	f023 0301 	bic.w	r3, r3, #1
 8043062:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8043064:	6821      	ldr	r1, [r4, #0]
 8043066:	680b      	ldr	r3, [r1, #0]
 8043068:	07d8      	lsls	r0, r3, #31
 804306a:	d43c      	bmi.n	80430e6 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 804306c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 804306e:	4d32      	ldr	r5, [pc, #200]	; (8043138 <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043070:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8043072:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043074:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8043078:	4313      	orrs	r3, r2
 804307a:	68e2      	ldr	r2, [r4, #12]
 804307c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 804307e:	6922      	ldr	r2, [r4, #16]
 8043080:	4313      	orrs	r3, r2
 8043082:	6962      	ldr	r2, [r4, #20]
 8043084:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8043086:	69e2      	ldr	r2, [r4, #28]
 8043088:	4303      	orrs	r3, r0
 804308a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 804308c:	6a22      	ldr	r2, [r4, #32]
 804308e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8043090:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043092:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8043094:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8043098:	bf02      	ittt	eq
 804309a:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 804309e:	4335      	orreq	r5, r6
 80430a0:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 80430a2:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 80430a4:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80430a6:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80430a8:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 80430ac:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80430b0:	d10b      	bne.n	80430ca <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 80430b2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80430b4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 80430b6:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80430b8:	b13d      	cbz	r5, 80430ca <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80430ba:	b9f8      	cbnz	r0, 80430fc <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 80430bc:	2a01      	cmp	r2, #1
 80430be:	d02d      	beq.n	804311c <HAL_DMA_Init+0xdc>
 80430c0:	d301      	bcc.n	80430c6 <HAL_DMA_Init+0x86>
 80430c2:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80430c4:	d101      	bne.n	80430ca <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80430c6:	01ea      	lsls	r2, r5, #7
 80430c8:	d42b      	bmi.n	8043122 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 80430ca:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80430cc:	4620      	mov	r0, r4
 80430ce:	f7ff ffa1 	bl	8043014 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80430d2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80430d4:	233f      	movs	r3, #63	; 0x3f
 80430d6:	4093      	lsls	r3, r2
 80430d8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80430da:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80430dc:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80430de:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80430e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80430e4:	e009      	b.n	80430fa <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80430e6:	f7ff ff05 	bl	8042ef4 <HAL_GetTick>
 80430ea:	1b40      	subs	r0, r0, r5
 80430ec:	2805      	cmp	r0, #5
 80430ee:	d9b9      	bls.n	8043064 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80430f0:	2320      	movs	r3, #32
 80430f2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80430f4:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80430f6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80430fa:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80430fc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8043100:	d113      	bne.n	804312a <HAL_DMA_Init+0xea>
    switch (tmp)
 8043102:	2a03      	cmp	r2, #3
 8043104:	d8e1      	bhi.n	80430ca <HAL_DMA_Init+0x8a>
 8043106:	a001      	add	r0, pc, #4	; (adr r0, 804310c <HAL_DMA_Init+0xcc>)
 8043108:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 804310c:	08043123 	.word	0x08043123
 8043110:	080430c7 	.word	0x080430c7
 8043114:	08043123 	.word	0x08043123
 8043118:	0804311d 	.word	0x0804311d
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 804311c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8043120:	d1d3      	bne.n	80430ca <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8043122:	2340      	movs	r3, #64	; 0x40
 8043124:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8043126:	2001      	movs	r0, #1
 8043128:	e7e5      	b.n	80430f6 <HAL_DMA_Init+0xb6>
    switch (tmp)
 804312a:	2a02      	cmp	r2, #2
 804312c:	d9f9      	bls.n	8043122 <HAL_DMA_Init+0xe2>
 804312e:	2a03      	cmp	r2, #3
 8043130:	e7c8      	b.n	80430c4 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8043132:	2001      	movs	r0, #1
 8043134:	e7e1      	b.n	80430fa <HAL_DMA_Init+0xba>
 8043136:	bf00      	nop
 8043138:	f010803f 	.word	0xf010803f

0804313c <HAL_DMA_DeInit>:
{
 804313c:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 804313e:	4605      	mov	r5, r0
 8043140:	b320      	cbz	r0, 804318c <HAL_DMA_DeInit+0x50>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8043142:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8043146:	b2e4      	uxtb	r4, r4
 8043148:	2c02      	cmp	r4, #2
 804314a:	d01d      	beq.n	8043188 <HAL_DMA_DeInit+0x4c>
  __HAL_DMA_DISABLE(hdma);
 804314c:	6803      	ldr	r3, [r0, #0]
 804314e:	681a      	ldr	r2, [r3, #0]
 8043150:	f022 0201 	bic.w	r2, r2, #1
  hdma->Instance->CR   = 0U;
 8043154:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8043156:	601a      	str	r2, [r3, #0]
  hdma->Instance->FCR  = 0x00000021U;
 8043158:	2221      	movs	r2, #33	; 0x21
  hdma->Instance->CR   = 0U;
 804315a:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 804315c:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 804315e:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8043160:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8043162:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8043164:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8043166:	f7ff ff55 	bl	8043014 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804316a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 804316c:	233f      	movs	r3, #63	; 0x3f
 804316e:	4093      	lsls	r3, r2
  hdma->XferHalfCpltCallback = NULL;
 8043170:	e9c5 440f 	strd	r4, r4, [r5, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8043174:	e9c5 4411 	strd	r4, r4, [r5, #68]	; 0x44
  hdma->XferAbortCallback = NULL;
 8043178:	e9c5 4413 	strd	r4, r4, [r5, #76]	; 0x4c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 804317c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 804317e:	656c      	str	r4, [r5, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8043180:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8043184:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
    return HAL_BUSY;
 8043188:	4620      	mov	r0, r4
 804318a:	e000      	b.n	804318e <HAL_DMA_DeInit+0x52>
    return HAL_ERROR;
 804318c:	2001      	movs	r0, #1
}
 804318e:	bd38      	pop	{r3, r4, r5, pc}

08043190 <HAL_DMA_Start_IT>:
{
 8043190:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8043192:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8043196:	2c01      	cmp	r4, #1
 8043198:	d032      	beq.n	8043200 <HAL_DMA_Start_IT+0x70>
 804319a:	2401      	movs	r4, #1
 804319c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80431a0:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80431a4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80431a6:	2c01      	cmp	r4, #1
 80431a8:	f04f 0500 	mov.w	r5, #0
 80431ac:	f04f 0402 	mov.w	r4, #2
 80431b0:	d124      	bne.n	80431fc <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80431b2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80431b6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80431b8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80431ba:	6825      	ldr	r5, [r4, #0]
 80431bc:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80431c0:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80431c2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80431c4:	6883      	ldr	r3, [r0, #8]
 80431c6:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80431c8:	bf0e      	itee	eq
 80431ca:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80431cc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80431ce:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80431d0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80431d2:	bf08      	it	eq
 80431d4:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80431d6:	233f      	movs	r3, #63	; 0x3f
 80431d8:	4093      	lsls	r3, r2
 80431da:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80431dc:	6823      	ldr	r3, [r4, #0]
 80431de:	f043 0316 	orr.w	r3, r3, #22
 80431e2:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80431e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80431e6:	b11b      	cbz	r3, 80431f0 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 80431e8:	6823      	ldr	r3, [r4, #0]
 80431ea:	f043 0308 	orr.w	r3, r3, #8
 80431ee:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80431f0:	6823      	ldr	r3, [r4, #0]
 80431f2:	f043 0301 	orr.w	r3, r3, #1
 80431f6:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80431f8:	2000      	movs	r0, #0
}
 80431fa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 80431fc:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8043200:	2002      	movs	r0, #2
 8043202:	e7fa      	b.n	80431fa <HAL_DMA_Start_IT+0x6a>

08043204 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8043204:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8043208:	2b02      	cmp	r3, #2
 804320a:	d003      	beq.n	8043214 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 804320c:	2380      	movs	r3, #128	; 0x80
 804320e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8043210:	2001      	movs	r0, #1
 8043212:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8043214:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8043216:	2305      	movs	r3, #5
 8043218:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 804321c:	6813      	ldr	r3, [r2, #0]
 804321e:	f023 0301 	bic.w	r3, r3, #1
 8043222:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8043224:	2000      	movs	r0, #0
}
 8043226:	4770      	bx	lr

08043228 <HAL_DMA_IRQHandler>:
{
 8043228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 804322a:	2300      	movs	r3, #0
 804322c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 804322e:	4b5c      	ldr	r3, [pc, #368]	; (80433a0 <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8043230:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8043232:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043234:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8043236:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043238:	2208      	movs	r2, #8
 804323a:	409a      	lsls	r2, r3
 804323c:	4232      	tst	r2, r6
{
 804323e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8043240:	d00c      	beq.n	804325c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8043242:	6801      	ldr	r1, [r0, #0]
 8043244:	6808      	ldr	r0, [r1, #0]
 8043246:	0740      	lsls	r0, r0, #29
 8043248:	d508      	bpl.n	804325c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 804324a:	6808      	ldr	r0, [r1, #0]
 804324c:	f020 0004 	bic.w	r0, r0, #4
 8043250:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8043252:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8043254:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8043256:	f042 0201 	orr.w	r2, r2, #1
 804325a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 804325c:	2201      	movs	r2, #1
 804325e:	409a      	lsls	r2, r3
 8043260:	4232      	tst	r2, r6
 8043262:	d008      	beq.n	8043276 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8043264:	6821      	ldr	r1, [r4, #0]
 8043266:	6949      	ldr	r1, [r1, #20]
 8043268:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 804326a:	bf41      	itttt	mi
 804326c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 804326e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8043270:	f042 0202 	orrmi.w	r2, r2, #2
 8043274:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8043276:	2204      	movs	r2, #4
 8043278:	409a      	lsls	r2, r3
 804327a:	4232      	tst	r2, r6
 804327c:	d008      	beq.n	8043290 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 804327e:	6821      	ldr	r1, [r4, #0]
 8043280:	6809      	ldr	r1, [r1, #0]
 8043282:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8043284:	bf41      	itttt	mi
 8043286:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8043288:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 804328a:	f042 0204 	orrmi.w	r2, r2, #4
 804328e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8043290:	2210      	movs	r2, #16
 8043292:	409a      	lsls	r2, r3
 8043294:	4232      	tst	r2, r6
 8043296:	d010      	beq.n	80432ba <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8043298:	6823      	ldr	r3, [r4, #0]
 804329a:	6819      	ldr	r1, [r3, #0]
 804329c:	0709      	lsls	r1, r1, #28
 804329e:	d50c      	bpl.n	80432ba <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80432a0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80432a2:	681a      	ldr	r2, [r3, #0]
 80432a4:	0350      	lsls	r0, r2, #13
 80432a6:	d537      	bpl.n	8043318 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80432a8:	681b      	ldr	r3, [r3, #0]
 80432aa:	0319      	lsls	r1, r3, #12
 80432ac:	d401      	bmi.n	80432b2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80432ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80432b0:	e000      	b.n	80432b4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80432b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80432b4:	b10b      	cbz	r3, 80432ba <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80432b6:	4620      	mov	r0, r4
 80432b8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80432ba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80432bc:	2220      	movs	r2, #32
 80432be:	408a      	lsls	r2, r1
 80432c0:	4232      	tst	r2, r6
 80432c2:	d03a      	beq.n	804333a <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80432c4:	6823      	ldr	r3, [r4, #0]
 80432c6:	6818      	ldr	r0, [r3, #0]
 80432c8:	06c6      	lsls	r6, r0, #27
 80432ca:	d536      	bpl.n	804333a <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80432cc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80432ce:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80432d2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80432d4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80432d6:	d127      	bne.n	8043328 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80432d8:	f022 0216 	bic.w	r2, r2, #22
 80432dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80432de:	695a      	ldr	r2, [r3, #20]
 80432e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80432e4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80432e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80432e8:	b90a      	cbnz	r2, 80432ee <HAL_DMA_IRQHandler+0xc6>
 80432ea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80432ec:	b11a      	cbz	r2, 80432f6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80432ee:	681a      	ldr	r2, [r3, #0]
 80432f0:	f022 0208 	bic.w	r2, r2, #8
 80432f4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80432f6:	233f      	movs	r3, #63	; 0x3f
 80432f8:	408b      	lsls	r3, r1
 80432fa:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80432fc:	2300      	movs	r3, #0
 80432fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8043302:	2301      	movs	r3, #1
 8043304:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8043308:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 804330a:	2b00      	cmp	r3, #0
 804330c:	d045      	beq.n	804339a <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 804330e:	4620      	mov	r0, r4
}
 8043310:	b003      	add	sp, #12
 8043312:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8043316:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8043318:	681a      	ldr	r2, [r3, #0]
 804331a:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 804331c:	bf5e      	ittt	pl
 804331e:	681a      	ldrpl	r2, [r3, #0]
 8043320:	f022 0208 	bicpl.w	r2, r2, #8
 8043324:	601a      	strpl	r2, [r3, #0]
 8043326:	e7c2      	b.n	80432ae <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8043328:	0350      	lsls	r0, r2, #13
 804332a:	d527      	bpl.n	804337c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 804332c:	681b      	ldr	r3, [r3, #0]
 804332e:	0319      	lsls	r1, r3, #12
 8043330:	d431      	bmi.n	8043396 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 8043332:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8043334:	b10b      	cbz	r3, 804333a <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8043336:	4620      	mov	r0, r4
 8043338:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 804333a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 804333c:	b36b      	cbz	r3, 804339a <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 804333e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8043340:	07da      	lsls	r2, r3, #31
 8043342:	d519      	bpl.n	8043378 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8043344:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8043346:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8043348:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 804334c:	6813      	ldr	r3, [r2, #0]
 804334e:	f023 0301 	bic.w	r3, r3, #1
 8043352:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8043354:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8043358:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 804335c:	9b01      	ldr	r3, [sp, #4]
 804335e:	3301      	adds	r3, #1
 8043360:	42bb      	cmp	r3, r7
 8043362:	9301      	str	r3, [sp, #4]
 8043364:	d802      	bhi.n	804336c <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8043366:	6813      	ldr	r3, [r2, #0]
 8043368:	07db      	lsls	r3, r3, #31
 804336a:	d4f7      	bmi.n	804335c <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 804336c:	2300      	movs	r3, #0
 804336e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8043372:	2301      	movs	r3, #1
 8043374:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8043378:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 804337a:	e7c6      	b.n	804330a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 804337c:	681a      	ldr	r2, [r3, #0]
 804337e:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8043382:	d108      	bne.n	8043396 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8043384:	6819      	ldr	r1, [r3, #0]
 8043386:	f021 0110 	bic.w	r1, r1, #16
 804338a:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 804338c:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 804338e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8043392:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8043396:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8043398:	e7cc      	b.n	8043334 <HAL_DMA_IRQHandler+0x10c>
}
 804339a:	b003      	add	sp, #12
 804339c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804339e:	bf00      	nop
 80433a0:	2000108c 	.word	0x2000108c

080433a4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80433a4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80433a6:	4770      	bx	lr

080433a8 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80433a8:	4909      	ldr	r1, [pc, #36]	; (80433d0 <FLASH_Program_DoubleWord+0x28>)
{
 80433aa:	b510      	push	{r4, lr}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80433ac:	690c      	ldr	r4, [r1, #16]
 80433ae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 80433b2:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80433b4:	690c      	ldr	r4, [r1, #16]
 80433b6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 80433ba:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 80433bc:	690c      	ldr	r4, [r1, #16]
 80433be:	f044 0401 	orr.w	r4, r4, #1
 80433c2:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80433c4:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80433c6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80433ca:	6043      	str	r3, [r0, #4]
}
 80433cc:	bd10      	pop	{r4, pc}
 80433ce:	bf00      	nop
 80433d0:	40023c00 	.word	0x40023c00

080433d4 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80433d4:	4b07      	ldr	r3, [pc, #28]	; (80433f4 <FLASH_Program_Word+0x20>)
 80433d6:	691a      	ldr	r2, [r3, #16]
 80433d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80433dc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80433de:	691a      	ldr	r2, [r3, #16]
 80433e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80433e4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80433e6:	691a      	ldr	r2, [r3, #16]
 80433e8:	f042 0201 	orr.w	r2, r2, #1
 80433ec:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 80433ee:	6001      	str	r1, [r0, #0]
}
 80433f0:	4770      	bx	lr
 80433f2:	bf00      	nop
 80433f4:	40023c00 	.word	0x40023c00

080433f8 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80433f8:	4b07      	ldr	r3, [pc, #28]	; (8043418 <FLASH_Program_HalfWord+0x20>)
 80433fa:	691a      	ldr	r2, [r3, #16]
 80433fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043400:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8043402:	691a      	ldr	r2, [r3, #16]
 8043404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8043408:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 804340a:	691a      	ldr	r2, [r3, #16]
 804340c:	f042 0201 	orr.w	r2, r2, #1
 8043410:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8043412:	8001      	strh	r1, [r0, #0]
}
 8043414:	4770      	bx	lr
 8043416:	bf00      	nop
 8043418:	40023c00 	.word	0x40023c00

0804341c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 804341c:	4b1a      	ldr	r3, [pc, #104]	; (8043488 <FLASH_SetErrorCode+0x6c>)
 804341e:	68da      	ldr	r2, [r3, #12]
 8043420:	06d2      	lsls	r2, r2, #27
 8043422:	d506      	bpl.n	8043432 <FLASH_SetErrorCode+0x16>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8043424:	4919      	ldr	r1, [pc, #100]	; (804348c <FLASH_SetErrorCode+0x70>)
 8043426:	69ca      	ldr	r2, [r1, #28]
 8043428:	f042 0210 	orr.w	r2, r2, #16
 804342c:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 804342e:	2210      	movs	r2, #16
 8043430:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8043432:	68da      	ldr	r2, [r3, #12]
 8043434:	0690      	lsls	r0, r2, #26
 8043436:	d506      	bpl.n	8043446 <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8043438:	4914      	ldr	r1, [pc, #80]	; (804348c <FLASH_SetErrorCode+0x70>)
 804343a:	69ca      	ldr	r2, [r1, #28]
 804343c:	f042 0208 	orr.w	r2, r2, #8
 8043440:	61ca      	str	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8043442:	2220      	movs	r2, #32
 8043444:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8043446:	4b10      	ldr	r3, [pc, #64]	; (8043488 <FLASH_SetErrorCode+0x6c>)
 8043448:	68da      	ldr	r2, [r3, #12]
 804344a:	0651      	lsls	r1, r2, #25
 804344c:	d506      	bpl.n	804345c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 804344e:	490f      	ldr	r1, [pc, #60]	; (804348c <FLASH_SetErrorCode+0x70>)
 8043450:	69ca      	ldr	r2, [r1, #28]
 8043452:	f042 0204 	orr.w	r2, r2, #4
 8043456:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8043458:	2240      	movs	r2, #64	; 0x40
 804345a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 804345c:	68da      	ldr	r2, [r3, #12]
 804345e:	0612      	lsls	r2, r2, #24
 8043460:	d506      	bpl.n	8043470 <FLASH_SetErrorCode+0x54>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8043462:	490a      	ldr	r1, [pc, #40]	; (804348c <FLASH_SetErrorCode+0x70>)
 8043464:	69ca      	ldr	r2, [r1, #28]
 8043466:	f042 0202 	orr.w	r2, r2, #2
 804346a:	61ca      	str	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 804346c:	2280      	movs	r2, #128	; 0x80
 804346e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8043470:	4a05      	ldr	r2, [pc, #20]	; (8043488 <FLASH_SetErrorCode+0x6c>)
 8043472:	68d3      	ldr	r3, [r2, #12]
 8043474:	079b      	lsls	r3, r3, #30
 8043476:	d506      	bpl.n	8043486 <FLASH_SetErrorCode+0x6a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8043478:	4904      	ldr	r1, [pc, #16]	; (804348c <FLASH_SetErrorCode+0x70>)
 804347a:	69cb      	ldr	r3, [r1, #28]
 804347c:	f043 0320 	orr.w	r3, r3, #32
 8043480:	61cb      	str	r3, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8043482:	2302      	movs	r3, #2
 8043484:	60d3      	str	r3, [r2, #12]
  }
}
 8043486:	4770      	bx	lr
 8043488:	40023c00 	.word	0x40023c00
 804348c:	2000bcf4 	.word	0x2000bcf4

08043490 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8043490:	4b06      	ldr	r3, [pc, #24]	; (80434ac <HAL_FLASH_Unlock+0x1c>)
 8043492:	691a      	ldr	r2, [r3, #16]
 8043494:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8043496:	bfbf      	itttt	lt
 8043498:	4a05      	ldrlt	r2, [pc, #20]	; (80434b0 <HAL_FLASH_Unlock+0x20>)
 804349a:	605a      	strlt	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 804349c:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 80434a0:	605a      	strlt	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80434a2:	bfba      	itte	lt
 80434a4:	6918      	ldrlt	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80434a6:	0fc0      	lsrlt	r0, r0, #31
 80434a8:	2000      	movge	r0, #0
}
 80434aa:	4770      	bx	lr
 80434ac:	40023c00 	.word	0x40023c00
 80434b0:	45670123 	.word	0x45670123

080434b4 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 80434b4:	4a03      	ldr	r2, [pc, #12]	; (80434c4 <HAL_FLASH_Lock+0x10>)
 80434b6:	6913      	ldr	r3, [r2, #16]
 80434b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80434bc:	6113      	str	r3, [r2, #16]
}
 80434be:	2000      	movs	r0, #0
 80434c0:	4770      	bx	lr
 80434c2:	bf00      	nop
 80434c4:	40023c00 	.word	0x40023c00

080434c8 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 80434c8:	4b01      	ldr	r3, [pc, #4]	; (80434d0 <HAL_FLASH_GetError+0x8>)
 80434ca:	69d8      	ldr	r0, [r3, #28]
}  
 80434cc:	4770      	bx	lr
 80434ce:	bf00      	nop
 80434d0:	2000bcf4 	.word	0x2000bcf4

080434d4 <FLASH_WaitForLastOperation>:
{ 
 80434d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80434d6:	4b12      	ldr	r3, [pc, #72]	; (8043520 <FLASH_WaitForLastOperation+0x4c>)
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80434d8:	4c12      	ldr	r4, [pc, #72]	; (8043524 <FLASH_WaitForLastOperation+0x50>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80434da:	2200      	movs	r2, #0
{ 
 80434dc:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80434de:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 80434e0:	f7ff fd08 	bl	8042ef4 <HAL_GetTick>
 80434e4:	4626      	mov	r6, r4
 80434e6:	4607      	mov	r7, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80434e8:	68e3      	ldr	r3, [r4, #12]
 80434ea:	03da      	lsls	r2, r3, #15
 80434ec:	d40c      	bmi.n	8043508 <FLASH_WaitForLastOperation+0x34>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80434ee:	68e3      	ldr	r3, [r4, #12]
 80434f0:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80434f2:	bf44      	itt	mi
 80434f4:	2301      	movmi	r3, #1
 80434f6:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80434f8:	68f0      	ldr	r0, [r6, #12]
 80434fa:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 80434fe:	d007      	beq.n	8043510 <FLASH_WaitForLastOperation+0x3c>
    FLASH_SetErrorCode();
 8043500:	f7ff ff8c 	bl	804341c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8043504:	2001      	movs	r0, #1
 8043506:	e003      	b.n	8043510 <FLASH_WaitForLastOperation+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 8043508:	1c69      	adds	r1, r5, #1
 804350a:	d0ed      	beq.n	80434e8 <FLASH_WaitForLastOperation+0x14>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 804350c:	b90d      	cbnz	r5, 8043512 <FLASH_WaitForLastOperation+0x3e>
        return HAL_TIMEOUT;
 804350e:	2003      	movs	r0, #3
}  
 8043510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8043512:	f7ff fcef 	bl	8042ef4 <HAL_GetTick>
 8043516:	1bc0      	subs	r0, r0, r7
 8043518:	42a8      	cmp	r0, r5
 804351a:	d9e5      	bls.n	80434e8 <FLASH_WaitForLastOperation+0x14>
 804351c:	e7f7      	b.n	804350e <FLASH_WaitForLastOperation+0x3a>
 804351e:	bf00      	nop
 8043520:	2000bcf4 	.word	0x2000bcf4
 8043524:	40023c00 	.word	0x40023c00

08043528 <HAL_FLASH_Program>:
{
 8043528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 804352c:	4d1f      	ldr	r5, [pc, #124]	; (80435ac <HAL_FLASH_Program+0x84>)
{
 804352e:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8043530:	7e2b      	ldrb	r3, [r5, #24]
 8043532:	2b01      	cmp	r3, #1
{
 8043534:	4607      	mov	r7, r0
 8043536:	460e      	mov	r6, r1
 8043538:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 804353a:	d035      	beq.n	80435a8 <HAL_FLASH_Program+0x80>
 804353c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804353e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8043542:	762b      	strb	r3, [r5, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043544:	f7ff ffc6 	bl	80434d4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043548:	b9b0      	cbnz	r0, 8043578 <HAL_FLASH_Program+0x50>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 804354a:	b9cf      	cbnz	r7, 8043580 <HAL_FLASH_Program+0x58>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 804354c:	4b18      	ldr	r3, [pc, #96]	; (80435b0 <HAL_FLASH_Program+0x88>)
 804354e:	691a      	ldr	r2, [r3, #16]
 8043550:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8043554:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8043556:	691a      	ldr	r2, [r3, #16]
 8043558:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 804355a:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 804355c:	b2e4      	uxtb	r4, r4
  FLASH->CR |= FLASH_CR_PG;
 804355e:	f042 0201 	orr.w	r2, r2, #1
 8043562:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8043564:	7034      	strb	r4, [r6, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043566:	f24c 3050 	movw	r0, #50000	; 0xc350
 804356a:	f7ff ffb3 	bl	80434d4 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);  
 804356e:	4a10      	ldr	r2, [pc, #64]	; (80435b0 <HAL_FLASH_Program+0x88>)
 8043570:	6913      	ldr	r3, [r2, #16]
 8043572:	f023 0301 	bic.w	r3, r3, #1
 8043576:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8043578:	2300      	movs	r3, #0
 804357a:	762b      	strb	r3, [r5, #24]
}
 804357c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8043580:	2f01      	cmp	r7, #1
 8043582:	d104      	bne.n	804358e <HAL_FLASH_Program+0x66>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8043584:	b2a1      	uxth	r1, r4
 8043586:	4630      	mov	r0, r6
 8043588:	f7ff ff36 	bl	80433f8 <FLASH_Program_HalfWord>
 804358c:	e7eb      	b.n	8043566 <HAL_FLASH_Program+0x3e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 804358e:	2f02      	cmp	r7, #2
 8043590:	d104      	bne.n	804359c <HAL_FLASH_Program+0x74>
      FLASH_Program_Word(Address, (uint32_t) Data);
 8043592:	4621      	mov	r1, r4
 8043594:	4630      	mov	r0, r6
 8043596:	f7ff ff1d 	bl	80433d4 <FLASH_Program_Word>
 804359a:	e7e4      	b.n	8043566 <HAL_FLASH_Program+0x3e>
      FLASH_Program_DoubleWord(Address, Data);
 804359c:	4622      	mov	r2, r4
 804359e:	4643      	mov	r3, r8
 80435a0:	4630      	mov	r0, r6
 80435a2:	f7ff ff01 	bl	80433a8 <FLASH_Program_DoubleWord>
 80435a6:	e7de      	b.n	8043566 <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 80435a8:	2002      	movs	r0, #2
 80435aa:	e7e7      	b.n	804357c <HAL_FLASH_Program+0x54>
 80435ac:	2000bcf4 	.word	0x2000bcf4
 80435b0:	40023c00 	.word	0x40023c00

080435b4 <FLASH_MassErase.isra.0>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80435b4:	4b07      	ldr	r3, [pc, #28]	; (80435d4 <FLASH_MassErase.isra.0+0x20>)
 80435b6:	691a      	ldr	r2, [r3, #16]
 80435b8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80435bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 80435be:	691a      	ldr	r2, [r3, #16]
 80435c0:	f042 0204 	orr.w	r2, r2, #4
 80435c4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80435c6:	691a      	ldr	r2, [r3, #16]
 80435c8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80435cc:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 80435d0:	6118      	str	r0, [r3, #16]
}
 80435d2:	4770      	bx	lr
 80435d4:	40023c00 	.word	0x40023c00

080435d8 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80435d8:	b139      	cbz	r1, 80435ea <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80435da:	2901      	cmp	r1, #1
 80435dc:	d01c      	beq.n	8043618 <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80435de:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80435e0:	bf0c      	ite	eq
 80435e2:	f44f 7100 	moveq.w	r1, #512	; 0x200
 80435e6:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80435ea:	4b0d      	ldr	r3, [pc, #52]	; (8043620 <FLASH_Erase_Sector+0x48>)
 80435ec:	691a      	ldr	r2, [r3, #16]
 80435ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80435f2:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80435f4:	691a      	ldr	r2, [r3, #16]
 80435f6:	4311      	orrs	r1, r2
 80435f8:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80435fa:	691a      	ldr	r2, [r3, #16]
 80435fc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8043600:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8043602:	691a      	ldr	r2, [r3, #16]
 8043604:	f042 0202 	orr.w	r2, r2, #2
 8043608:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 804360c:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 804360e:	691a      	ldr	r2, [r3, #16]
 8043610:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8043614:	611a      	str	r2, [r3, #16]
}
 8043616:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8043618:	f44f 7180 	mov.w	r1, #256	; 0x100
 804361c:	e7e5      	b.n	80435ea <FLASH_Erase_Sector+0x12>
 804361e:	bf00      	nop
 8043620:	40023c00 	.word	0x40023c00

08043624 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8043624:	4b14      	ldr	r3, [pc, #80]	; (8043678 <FLASH_FlushCaches+0x54>)
 8043626:	681a      	ldr	r2, [r3, #0]
 8043628:	0591      	lsls	r1, r2, #22
 804362a:	d50f      	bpl.n	804364c <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 804362c:	681a      	ldr	r2, [r3, #0]
 804362e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8043632:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8043634:	681a      	ldr	r2, [r3, #0]
 8043636:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804363a:	601a      	str	r2, [r3, #0]
 804363c:	681a      	ldr	r2, [r3, #0]
 804363e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8043642:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8043644:	681a      	ldr	r2, [r3, #0]
 8043646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 804364a:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 804364c:	4b0a      	ldr	r3, [pc, #40]	; (8043678 <FLASH_FlushCaches+0x54>)
 804364e:	681a      	ldr	r2, [r3, #0]
 8043650:	0552      	lsls	r2, r2, #21
 8043652:	d50f      	bpl.n	8043674 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8043654:	681a      	ldr	r2, [r3, #0]
 8043656:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 804365a:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 804365c:	681a      	ldr	r2, [r3, #0]
 804365e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8043662:	601a      	str	r2, [r3, #0]
 8043664:	681a      	ldr	r2, [r3, #0]
 8043666:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 804366a:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 804366c:	681a      	ldr	r2, [r3, #0]
 804366e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8043672:	601a      	str	r2, [r3, #0]
  }
}
 8043674:	4770      	bx	lr
 8043676:	bf00      	nop
 8043678:	40023c00 	.word	0x40023c00

0804367c <HAL_FLASHEx_Erase>:
{
 804367c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8043680:	4e23      	ldr	r6, [pc, #140]	; (8043710 <HAL_FLASHEx_Erase+0x94>)
 8043682:	7e33      	ldrb	r3, [r6, #24]
 8043684:	2b01      	cmp	r3, #1
{
 8043686:	4604      	mov	r4, r0
 8043688:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 804368a:	d03f      	beq.n	804370c <HAL_FLASHEx_Erase+0x90>
 804368c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804368e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8043692:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043694:	f7ff ff1e 	bl	80434d4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8043698:	4605      	mov	r5, r0
 804369a:	b9a8      	cbnz	r0, 80436c8 <HAL_FLASHEx_Erase+0x4c>
    *SectorError = 0xFFFFFFFFU;
 804369c:	f04f 33ff 	mov.w	r3, #4294967295
 80436a0:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80436a4:	6823      	ldr	r3, [r4, #0]
 80436a6:	2b01      	cmp	r3, #1
 80436a8:	d113      	bne.n	80436d2 <HAL_FLASHEx_Erase+0x56>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80436aa:	7c20      	ldrb	r0, [r4, #16]
 80436ac:	f7ff ff82 	bl	80435b4 <FLASH_MassErase.isra.0>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80436b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80436b4:	f7ff ff0e 	bl	80434d4 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 80436b8:	4a16      	ldr	r2, [pc, #88]	; (8043714 <HAL_FLASHEx_Erase+0x98>)
 80436ba:	6913      	ldr	r3, [r2, #16]
 80436bc:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80436c0:	4605      	mov	r5, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 80436c2:	6113      	str	r3, [r2, #16]
    FLASH_FlushCaches();    
 80436c4:	f7ff ffae 	bl	8043624 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80436c8:	2300      	movs	r3, #0
 80436ca:	7633      	strb	r3, [r6, #24]
}
 80436cc:	4628      	mov	r0, r5
 80436ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80436d2:	68a7      	ldr	r7, [r4, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80436d4:	f8df 903c 	ldr.w	r9, [pc, #60]	; 8043714 <HAL_FLASHEx_Erase+0x98>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80436d8:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 80436dc:	4413      	add	r3, r2
 80436de:	42bb      	cmp	r3, r7
 80436e0:	d9f0      	bls.n	80436c4 <HAL_FLASHEx_Erase+0x48>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80436e2:	7c21      	ldrb	r1, [r4, #16]
 80436e4:	4638      	mov	r0, r7
 80436e6:	f7ff ff77 	bl	80435d8 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80436ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 80436ee:	f7ff fef1 	bl	80434d4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80436f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80436f6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80436fa:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 80436fe:	b118      	cbz	r0, 8043708 <HAL_FLASHEx_Erase+0x8c>
          *SectorError = index;
 8043700:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8043704:	4605      	mov	r5, r0
          break;
 8043706:	e7dd      	b.n	80436c4 <HAL_FLASHEx_Erase+0x48>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8043708:	3701      	adds	r7, #1
 804370a:	e7e5      	b.n	80436d8 <HAL_FLASHEx_Erase+0x5c>
  __HAL_LOCK(&pFlash);
 804370c:	2502      	movs	r5, #2
 804370e:	e7dd      	b.n	80436cc <HAL_FLASHEx_Erase+0x50>
 8043710:	2000bcf4 	.word	0x2000bcf4
 8043714:	40023c00 	.word	0x40023c00

08043718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8043718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804371c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 804371e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8043720:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80438d0 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8043724:	4a68      	ldr	r2, [pc, #416]	; (80438c8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043726:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80438d4 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 804372a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 804372c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 804372e:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043730:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8043732:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8043734:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8043736:	42ac      	cmp	r4, r5
 8043738:	f040 80b0 	bne.w	804389c <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 804373c:	684c      	ldr	r4, [r1, #4]
 804373e:	f024 0c10 	bic.w	ip, r4, #16
 8043742:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8043746:	2603      	movs	r6, #3
 8043748:	f10c 37ff 	add.w	r7, ip, #4294967295
 804374c:	fa06 f60e 	lsl.w	r6, r6, lr
 8043750:	2f01      	cmp	r7, #1
 8043752:	ea6f 0606 	mvn.w	r6, r6
 8043756:	d811      	bhi.n	804377c <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8043758:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 804375a:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 804375e:	68cf      	ldr	r7, [r1, #12]
 8043760:	fa07 f70e 	lsl.w	r7, r7, lr
 8043764:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8043768:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 804376a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 804376c:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8043770:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8043774:	409f      	lsls	r7, r3
 8043776:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 804377a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 804377c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 804377e:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8043782:	688f      	ldr	r7, [r1, #8]
 8043784:	fa07 f70e 	lsl.w	r7, r7, lr
 8043788:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804378c:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8043790:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8043792:	d116      	bne.n	80437c2 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8043794:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8043798:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 804379c:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80437a0:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80437a4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80437a8:	f04f 0c0f 	mov.w	ip, #15
 80437ac:	fa0c fc0b 	lsl.w	ip, ip, fp
 80437b0:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80437b4:	690f      	ldr	r7, [r1, #16]
 80437b6:	fa07 f70b 	lsl.w	r7, r7, fp
 80437ba:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80437be:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80437c2:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80437c4:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80437c6:	f004 0703 	and.w	r7, r4, #3
 80437ca:	fa07 fe0e 	lsl.w	lr, r7, lr
 80437ce:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80437d2:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80437d4:	00e6      	lsls	r6, r4, #3
 80437d6:	d561      	bpl.n	804389c <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80437d8:	f04f 0b00 	mov.w	fp, #0
 80437dc:	f8cd b00c 	str.w	fp, [sp, #12]
 80437e0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80437e4:	4e39      	ldr	r6, [pc, #228]	; (80438cc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80437e6:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80437ea:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80437ee:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80437f2:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80437f6:	9703      	str	r7, [sp, #12]
 80437f8:	9f03      	ldr	r7, [sp, #12]
 80437fa:	f023 0703 	bic.w	r7, r3, #3
 80437fe:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8043802:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8043806:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 804380a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 804380e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8043812:	f04f 0c0f 	mov.w	ip, #15
 8043816:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 804381a:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 804381c:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8043820:	d043      	beq.n	80438aa <HAL_GPIO_Init+0x192>
 8043822:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043826:	42b0      	cmp	r0, r6
 8043828:	d041      	beq.n	80438ae <HAL_GPIO_Init+0x196>
 804382a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 804382e:	42b0      	cmp	r0, r6
 8043830:	d03f      	beq.n	80438b2 <HAL_GPIO_Init+0x19a>
 8043832:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043836:	42b0      	cmp	r0, r6
 8043838:	d03d      	beq.n	80438b6 <HAL_GPIO_Init+0x19e>
 804383a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 804383e:	42b0      	cmp	r0, r6
 8043840:	d03b      	beq.n	80438ba <HAL_GPIO_Init+0x1a2>
 8043842:	4548      	cmp	r0, r9
 8043844:	d03b      	beq.n	80438be <HAL_GPIO_Init+0x1a6>
 8043846:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 804384a:	42b0      	cmp	r0, r6
 804384c:	d039      	beq.n	80438c2 <HAL_GPIO_Init+0x1aa>
 804384e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8043852:	42b0      	cmp	r0, r6
 8043854:	bf14      	ite	ne
 8043856:	2608      	movne	r6, #8
 8043858:	2607      	moveq	r6, #7
 804385a:	fa06 f60e 	lsl.w	r6, r6, lr
 804385e:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8043862:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8043864:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8043866:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8043868:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 804386c:	bf0c      	ite	eq
 804386e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8043870:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8043872:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8043874:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8043876:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 804387a:	bf0c      	ite	eq
 804387c:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804387e:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8043880:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8043882:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8043884:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8043888:	bf0c      	ite	eq
 804388a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 804388c:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 804388e:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8043890:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8043892:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8043894:	bf54      	ite	pl
 8043896:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8043898:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 804389a:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 804389c:	3301      	adds	r3, #1
 804389e:	2b10      	cmp	r3, #16
 80438a0:	f47f af45 	bne.w	804372e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80438a4:	b005      	add	sp, #20
 80438a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80438aa:	465e      	mov	r6, fp
 80438ac:	e7d5      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438ae:	2601      	movs	r6, #1
 80438b0:	e7d3      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438b2:	2602      	movs	r6, #2
 80438b4:	e7d1      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438b6:	2603      	movs	r6, #3
 80438b8:	e7cf      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438ba:	2604      	movs	r6, #4
 80438bc:	e7cd      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438be:	2605      	movs	r6, #5
 80438c0:	e7cb      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438c2:	2606      	movs	r6, #6
 80438c4:	e7c9      	b.n	804385a <HAL_GPIO_Init+0x142>
 80438c6:	bf00      	nop
 80438c8:	40013c00 	.word	0x40013c00
 80438cc:	40020000 	.word	0x40020000
 80438d0:	40023800 	.word	0x40023800
 80438d4:	40021400 	.word	0x40021400

080438d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80438d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80438dc:	4d40      	ldr	r5, [pc, #256]	; (80439e0 <HAL_GPIO_DeInit+0x108>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80438de:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80439e8 <HAL_GPIO_DeInit+0x110>
 80438e2:	f8df a108 	ldr.w	sl, [pc, #264]	; 80439ec <HAL_GPIO_DeInit+0x114>
 80438e6:	f8df b108 	ldr.w	fp, [pc, #264]	; 80439f0 <HAL_GPIO_DeInit+0x118>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80438ea:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 80438ec:	2301      	movs	r3, #1
 80438ee:	fa03 fe02 	lsl.w	lr, r3, r2
    iocurrent = (GPIO_Pin) & ioposition;
 80438f2:	ea0e 0401 	and.w	r4, lr, r1
    if(iocurrent == ioposition)
 80438f6:	45a6      	cmp	lr, r4
 80438f8:	d15f      	bne.n	80439ba <HAL_GPIO_DeInit+0xe2>
 80438fa:	f022 0603 	bic.w	r6, r2, #3
 80438fe:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8043902:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043906:	f002 0c03 	and.w	ip, r2, #3
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 804390a:	4b36      	ldr	r3, [pc, #216]	; (80439e4 <HAL_GPIO_DeInit+0x10c>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 804390c:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8043910:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8043914:	270f      	movs	r7, #15
 8043916:	fa07 f70c 	lsl.w	r7, r7, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 804391a:	4298      	cmp	r0, r3
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 804391c:	ea07 0808 	and.w	r8, r7, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8043920:	d050      	beq.n	80439c4 <HAL_GPIO_DeInit+0xec>
 8043922:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043926:	4298      	cmp	r0, r3
 8043928:	d04e      	beq.n	80439c8 <HAL_GPIO_DeInit+0xf0>
 804392a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804392e:	4298      	cmp	r0, r3
 8043930:	d04c      	beq.n	80439cc <HAL_GPIO_DeInit+0xf4>
 8043932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8043936:	4298      	cmp	r0, r3
 8043938:	d04a      	beq.n	80439d0 <HAL_GPIO_DeInit+0xf8>
 804393a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 804393e:	4298      	cmp	r0, r3
 8043940:	d048      	beq.n	80439d4 <HAL_GPIO_DeInit+0xfc>
 8043942:	4548      	cmp	r0, r9
 8043944:	d048      	beq.n	80439d8 <HAL_GPIO_DeInit+0x100>
 8043946:	4550      	cmp	r0, sl
 8043948:	d048      	beq.n	80439dc <HAL_GPIO_DeInit+0x104>
 804394a:	4558      	cmp	r0, fp
 804394c:	bf0c      	ite	eq
 804394e:	2307      	moveq	r3, #7
 8043950:	2308      	movne	r3, #8
 8043952:	fa03 f30c 	lsl.w	r3, r3, ip
 8043956:	4543      	cmp	r3, r8
 8043958:	d110      	bne.n	804397c <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 804395a:	682b      	ldr	r3, [r5, #0]
 804395c:	43e4      	mvns	r4, r4
 804395e:	4023      	ands	r3, r4
 8043960:	602b      	str	r3, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8043962:	686b      	ldr	r3, [r5, #4]
 8043964:	4023      	ands	r3, r4
 8043966:	606b      	str	r3, [r5, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8043968:	68ab      	ldr	r3, [r5, #8]
 804396a:	4023      	ands	r3, r4
 804396c:	60ab      	str	r3, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 804396e:	68eb      	ldr	r3, [r5, #12]
 8043970:	401c      	ands	r4, r3
 8043972:	60ec      	str	r4, [r5, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8043974:	68b3      	ldr	r3, [r6, #8]
 8043976:	ea23 0707 	bic.w	r7, r3, r7
 804397a:	60b7      	str	r7, [r6, #8]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 804397c:	0056      	lsls	r6, r2, #1
 804397e:	2303      	movs	r3, #3
 8043980:	6804      	ldr	r4, [r0, #0]
 8043982:	40b3      	lsls	r3, r6
 8043984:	43db      	mvns	r3, r3
 8043986:	401c      	ands	r4, r3
 8043988:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 804398a:	08d4      	lsrs	r4, r2, #3
 804398c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8043990:	f002 0c07 	and.w	ip, r2, #7
 8043994:	6a26      	ldr	r6, [r4, #32]
 8043996:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 804399a:	270f      	movs	r7, #15
 804399c:	fa07 f70c 	lsl.w	r7, r7, ip
 80439a0:	ea26 0707 	bic.w	r7, r6, r7
 80439a4:	6227      	str	r7, [r4, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80439a6:	68c4      	ldr	r4, [r0, #12]
 80439a8:	401c      	ands	r4, r3
 80439aa:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80439ac:	6844      	ldr	r4, [r0, #4]
 80439ae:	ea24 040e 	bic.w	r4, r4, lr
 80439b2:	6044      	str	r4, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80439b4:	6884      	ldr	r4, [r0, #8]
 80439b6:	4023      	ands	r3, r4
 80439b8:	6083      	str	r3, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80439ba:	3201      	adds	r2, #1
 80439bc:	2a10      	cmp	r2, #16
 80439be:	d195      	bne.n	80438ec <HAL_GPIO_DeInit+0x14>
    }
  }
}
 80439c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80439c4:	2300      	movs	r3, #0
 80439c6:	e7c4      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439c8:	2301      	movs	r3, #1
 80439ca:	e7c2      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439cc:	2302      	movs	r3, #2
 80439ce:	e7c0      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439d0:	2303      	movs	r3, #3
 80439d2:	e7be      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439d4:	2304      	movs	r3, #4
 80439d6:	e7bc      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439d8:	2305      	movs	r3, #5
 80439da:	e7ba      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439dc:	2306      	movs	r3, #6
 80439de:	e7b8      	b.n	8043952 <HAL_GPIO_DeInit+0x7a>
 80439e0:	40013c00 	.word	0x40013c00
 80439e4:	40020000 	.word	0x40020000
 80439e8:	40021400 	.word	0x40021400
 80439ec:	40021800 	.word	0x40021800
 80439f0:	40021c00 	.word	0x40021c00

080439f4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80439f4:	6903      	ldr	r3, [r0, #16]
 80439f6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80439f8:	bf14      	ite	ne
 80439fa:	2001      	movne	r0, #1
 80439fc:	2000      	moveq	r0, #0
 80439fe:	4770      	bx	lr

08043a00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8043a00:	b10a      	cbz	r2, 8043a06 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8043a02:	6181      	str	r1, [r0, #24]
  }
}
 8043a04:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8043a06:	0409      	lsls	r1, r1, #16
 8043a08:	e7fb      	b.n	8043a02 <HAL_GPIO_WritePin+0x2>
	...

08043a0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8043a0c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8043a0e:	4b04      	ldr	r3, [pc, #16]	; (8043a20 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8043a10:	6959      	ldr	r1, [r3, #20]
 8043a12:	4201      	tst	r1, r0
 8043a14:	d002      	beq.n	8043a1c <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8043a16:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8043a18:	f008 f9cc 	bl	804bdb4 <HAL_GPIO_EXTI_Callback>
  }
}
 8043a1c:	bd08      	pop	{r3, pc}
 8043a1e:	bf00      	nop
 8043a20:	40013c00 	.word	0x40013c00

08043a24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8043a24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8043a28:	4604      	mov	r4, r0
 8043a2a:	b908      	cbnz	r0, 8043a30 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8043a2c:	2001      	movs	r0, #1
 8043a2e:	e03f      	b.n	8043ab0 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8043a30:	6803      	ldr	r3, [r0, #0]
 8043a32:	07dd      	lsls	r5, r3, #31
 8043a34:	d410      	bmi.n	8043a58 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8043a36:	6823      	ldr	r3, [r4, #0]
 8043a38:	0798      	lsls	r0, r3, #30
 8043a3a:	d45a      	bmi.n	8043af2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8043a3c:	6823      	ldr	r3, [r4, #0]
 8043a3e:	071a      	lsls	r2, r3, #28
 8043a40:	f100 809c 	bmi.w	8043b7c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8043a44:	6823      	ldr	r3, [r4, #0]
 8043a46:	075b      	lsls	r3, r3, #29
 8043a48:	f100 80ba 	bmi.w	8043bc0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8043a4c:	69a0      	ldr	r0, [r4, #24]
 8043a4e:	2800      	cmp	r0, #0
 8043a50:	f040 811b 	bne.w	8043c8a <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8043a54:	2000      	movs	r0, #0
 8043a56:	e02b      	b.n	8043ab0 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043a58:	4ba7      	ldr	r3, [pc, #668]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043a5a:	689a      	ldr	r2, [r3, #8]
 8043a5c:	f002 020c 	and.w	r2, r2, #12
 8043a60:	2a04      	cmp	r2, #4
 8043a62:	d007      	beq.n	8043a74 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043a64:	689a      	ldr	r2, [r3, #8]
 8043a66:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8043a6a:	2a08      	cmp	r2, #8
 8043a6c:	d10a      	bne.n	8043a84 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8043a6e:	685b      	ldr	r3, [r3, #4]
 8043a70:	0259      	lsls	r1, r3, #9
 8043a72:	d507      	bpl.n	8043a84 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8043a74:	4ba0      	ldr	r3, [pc, #640]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043a76:	681b      	ldr	r3, [r3, #0]
 8043a78:	039a      	lsls	r2, r3, #14
 8043a7a:	d5dc      	bpl.n	8043a36 <HAL_RCC_OscConfig+0x12>
 8043a7c:	6863      	ldr	r3, [r4, #4]
 8043a7e:	2b00      	cmp	r3, #0
 8043a80:	d1d9      	bne.n	8043a36 <HAL_RCC_OscConfig+0x12>
 8043a82:	e7d3      	b.n	8043a2c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8043a84:	6863      	ldr	r3, [r4, #4]
 8043a86:	4d9c      	ldr	r5, [pc, #624]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043a88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8043a8c:	d113      	bne.n	8043ab6 <HAL_RCC_OscConfig+0x92>
 8043a8e:	682b      	ldr	r3, [r5, #0]
 8043a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8043a94:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8043a96:	f7ff fa2d 	bl	8042ef4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043a9a:	4d97      	ldr	r5, [pc, #604]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043a9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043a9e:	682b      	ldr	r3, [r5, #0]
 8043aa0:	039b      	lsls	r3, r3, #14
 8043aa2:	d4c8      	bmi.n	8043a36 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8043aa4:	f7ff fa26 	bl	8042ef4 <HAL_GetTick>
 8043aa8:	1b80      	subs	r0, r0, r6
 8043aaa:	2864      	cmp	r0, #100	; 0x64
 8043aac:	d9f7      	bls.n	8043a9e <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8043aae:	2003      	movs	r0, #3
}
 8043ab0:	b002      	add	sp, #8
 8043ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8043ab6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8043aba:	d104      	bne.n	8043ac6 <HAL_RCC_OscConfig+0xa2>
 8043abc:	682b      	ldr	r3, [r5, #0]
 8043abe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8043ac2:	602b      	str	r3, [r5, #0]
 8043ac4:	e7e3      	b.n	8043a8e <HAL_RCC_OscConfig+0x6a>
 8043ac6:	682a      	ldr	r2, [r5, #0]
 8043ac8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8043acc:	602a      	str	r2, [r5, #0]
 8043ace:	682a      	ldr	r2, [r5, #0]
 8043ad0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8043ad4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8043ad6:	2b00      	cmp	r3, #0
 8043ad8:	d1dd      	bne.n	8043a96 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8043ada:	f7ff fa0b 	bl	8042ef4 <HAL_GetTick>
 8043ade:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8043ae0:	682b      	ldr	r3, [r5, #0]
 8043ae2:	039f      	lsls	r7, r3, #14
 8043ae4:	d5a7      	bpl.n	8043a36 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8043ae6:	f7ff fa05 	bl	8042ef4 <HAL_GetTick>
 8043aea:	1b80      	subs	r0, r0, r6
 8043aec:	2864      	cmp	r0, #100	; 0x64
 8043aee:	d9f7      	bls.n	8043ae0 <HAL_RCC_OscConfig+0xbc>
 8043af0:	e7dd      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8043af2:	4b81      	ldr	r3, [pc, #516]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043af4:	689a      	ldr	r2, [r3, #8]
 8043af6:	f012 0f0c 	tst.w	r2, #12
 8043afa:	d007      	beq.n	8043b0c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8043afc:	689a      	ldr	r2, [r3, #8]
 8043afe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8043b02:	2a08      	cmp	r2, #8
 8043b04:	d111      	bne.n	8043b2a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8043b06:	685b      	ldr	r3, [r3, #4]
 8043b08:	025e      	lsls	r6, r3, #9
 8043b0a:	d40e      	bmi.n	8043b2a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8043b0c:	4b7a      	ldr	r3, [pc, #488]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043b0e:	681a      	ldr	r2, [r3, #0]
 8043b10:	0795      	lsls	r5, r2, #30
 8043b12:	d502      	bpl.n	8043b1a <HAL_RCC_OscConfig+0xf6>
 8043b14:	68e2      	ldr	r2, [r4, #12]
 8043b16:	2a01      	cmp	r2, #1
 8043b18:	d188      	bne.n	8043a2c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8043b1a:	681a      	ldr	r2, [r3, #0]
 8043b1c:	6921      	ldr	r1, [r4, #16]
 8043b1e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8043b22:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8043b26:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8043b28:	e788      	b.n	8043a3c <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8043b2a:	68e2      	ldr	r2, [r4, #12]
 8043b2c:	4b73      	ldr	r3, [pc, #460]	; (8043cfc <HAL_RCC_OscConfig+0x2d8>)
 8043b2e:	b1b2      	cbz	r2, 8043b5e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8043b30:	2201      	movs	r2, #1
 8043b32:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8043b34:	f7ff f9de 	bl	8042ef4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043b38:	4d6f      	ldr	r5, [pc, #444]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043b3a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043b3c:	682b      	ldr	r3, [r5, #0]
 8043b3e:	0798      	lsls	r0, r3, #30
 8043b40:	d507      	bpl.n	8043b52 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8043b42:	682b      	ldr	r3, [r5, #0]
 8043b44:	6922      	ldr	r2, [r4, #16]
 8043b46:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8043b4a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8043b4e:	602b      	str	r3, [r5, #0]
 8043b50:	e774      	b.n	8043a3c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8043b52:	f7ff f9cf 	bl	8042ef4 <HAL_GetTick>
 8043b56:	1b80      	subs	r0, r0, r6
 8043b58:	2802      	cmp	r0, #2
 8043b5a:	d9ef      	bls.n	8043b3c <HAL_RCC_OscConfig+0x118>
 8043b5c:	e7a7      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8043b5e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8043b60:	f7ff f9c8 	bl	8042ef4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8043b64:	4d64      	ldr	r5, [pc, #400]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8043b66:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8043b68:	682b      	ldr	r3, [r5, #0]
 8043b6a:	0799      	lsls	r1, r3, #30
 8043b6c:	f57f af66 	bpl.w	8043a3c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8043b70:	f7ff f9c0 	bl	8042ef4 <HAL_GetTick>
 8043b74:	1b80      	subs	r0, r0, r6
 8043b76:	2802      	cmp	r0, #2
 8043b78:	d9f6      	bls.n	8043b68 <HAL_RCC_OscConfig+0x144>
 8043b7a:	e798      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8043b7c:	6962      	ldr	r2, [r4, #20]
 8043b7e:	4b60      	ldr	r3, [pc, #384]	; (8043d00 <HAL_RCC_OscConfig+0x2dc>)
 8043b80:	b17a      	cbz	r2, 8043ba2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8043b82:	2201      	movs	r2, #1
 8043b84:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8043b86:	f7ff f9b5 	bl	8042ef4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8043b8a:	4d5b      	ldr	r5, [pc, #364]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043b8c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8043b8e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8043b90:	079f      	lsls	r7, r3, #30
 8043b92:	f53f af57 	bmi.w	8043a44 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8043b96:	f7ff f9ad 	bl	8042ef4 <HAL_GetTick>
 8043b9a:	1b80      	subs	r0, r0, r6
 8043b9c:	2802      	cmp	r0, #2
 8043b9e:	d9f6      	bls.n	8043b8e <HAL_RCC_OscConfig+0x16a>
 8043ba0:	e785      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8043ba2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8043ba4:	f7ff f9a6 	bl	8042ef4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8043ba8:	4d53      	ldr	r5, [pc, #332]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043baa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8043bac:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8043bae:	0798      	lsls	r0, r3, #30
 8043bb0:	f57f af48 	bpl.w	8043a44 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8043bb4:	f7ff f99e 	bl	8042ef4 <HAL_GetTick>
 8043bb8:	1b80      	subs	r0, r0, r6
 8043bba:	2802      	cmp	r0, #2
 8043bbc:	d9f6      	bls.n	8043bac <HAL_RCC_OscConfig+0x188>
 8043bbe:	e776      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8043bc0:	4b4d      	ldr	r3, [pc, #308]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043bc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043bc4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8043bc8:	d128      	bne.n	8043c1c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8043bca:	9201      	str	r2, [sp, #4]
 8043bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043bce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8043bd2:	641a      	str	r2, [r3, #64]	; 0x40
 8043bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8043bda:	9301      	str	r3, [sp, #4]
 8043bdc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8043bde:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8043be0:	4d48      	ldr	r5, [pc, #288]	; (8043d04 <HAL_RCC_OscConfig+0x2e0>)
 8043be2:	682b      	ldr	r3, [r5, #0]
 8043be4:	05d9      	lsls	r1, r3, #23
 8043be6:	d51b      	bpl.n	8043c20 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8043be8:	68a3      	ldr	r3, [r4, #8]
 8043bea:	4d43      	ldr	r5, [pc, #268]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043bec:	2b01      	cmp	r3, #1
 8043bee:	d127      	bne.n	8043c40 <HAL_RCC_OscConfig+0x21c>
 8043bf0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043bf2:	f043 0301 	orr.w	r3, r3, #1
 8043bf6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8043bf8:	f7ff f97c 	bl	8042ef4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8043bfc:	4d3e      	ldr	r5, [pc, #248]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8043bfe:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043c00:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8043c04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043c06:	079b      	lsls	r3, r3, #30
 8043c08:	d539      	bpl.n	8043c7e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8043c0a:	2e00      	cmp	r6, #0
 8043c0c:	f43f af1e 	beq.w	8043a4c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8043c10:	4a39      	ldr	r2, [pc, #228]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043c12:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8043c14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8043c18:	6413      	str	r3, [r2, #64]	; 0x40
 8043c1a:	e717      	b.n	8043a4c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8043c1c:	2600      	movs	r6, #0
 8043c1e:	e7df      	b.n	8043be0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8043c20:	682b      	ldr	r3, [r5, #0]
 8043c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8043c26:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8043c28:	f7ff f964 	bl	8042ef4 <HAL_GetTick>
 8043c2c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8043c2e:	682b      	ldr	r3, [r5, #0]
 8043c30:	05da      	lsls	r2, r3, #23
 8043c32:	d4d9      	bmi.n	8043be8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8043c34:	f7ff f95e 	bl	8042ef4 <HAL_GetTick>
 8043c38:	1bc0      	subs	r0, r0, r7
 8043c3a:	2802      	cmp	r0, #2
 8043c3c:	d9f7      	bls.n	8043c2e <HAL_RCC_OscConfig+0x20a>
 8043c3e:	e736      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8043c40:	2b05      	cmp	r3, #5
 8043c42:	d104      	bne.n	8043c4e <HAL_RCC_OscConfig+0x22a>
 8043c44:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043c46:	f043 0304 	orr.w	r3, r3, #4
 8043c4a:	672b      	str	r3, [r5, #112]	; 0x70
 8043c4c:	e7d0      	b.n	8043bf0 <HAL_RCC_OscConfig+0x1cc>
 8043c4e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8043c50:	f022 0201 	bic.w	r2, r2, #1
 8043c54:	672a      	str	r2, [r5, #112]	; 0x70
 8043c56:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8043c58:	f022 0204 	bic.w	r2, r2, #4
 8043c5c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8043c5e:	2b00      	cmp	r3, #0
 8043c60:	d1ca      	bne.n	8043bf8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8043c62:	f7ff f947 	bl	8042ef4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043c66:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8043c6a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8043c6c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8043c6e:	0798      	lsls	r0, r3, #30
 8043c70:	d5cb      	bpl.n	8043c0a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043c72:	f7ff f93f 	bl	8042ef4 <HAL_GetTick>
 8043c76:	1bc0      	subs	r0, r0, r7
 8043c78:	4540      	cmp	r0, r8
 8043c7a:	d9f7      	bls.n	8043c6c <HAL_RCC_OscConfig+0x248>
 8043c7c:	e717      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8043c7e:	f7ff f939 	bl	8042ef4 <HAL_GetTick>
 8043c82:	1bc0      	subs	r0, r0, r7
 8043c84:	4540      	cmp	r0, r8
 8043c86:	d9bd      	bls.n	8043c04 <HAL_RCC_OscConfig+0x1e0>
 8043c88:	e711      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8043c8a:	4d1b      	ldr	r5, [pc, #108]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
 8043c8c:	68ab      	ldr	r3, [r5, #8]
 8043c8e:	f003 030c 	and.w	r3, r3, #12
 8043c92:	2b08      	cmp	r3, #8
 8043c94:	d047      	beq.n	8043d26 <HAL_RCC_OscConfig+0x302>
 8043c96:	4e1c      	ldr	r6, [pc, #112]	; (8043d08 <HAL_RCC_OscConfig+0x2e4>)
 8043c98:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8043c9a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8043c9c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8043c9e:	d135      	bne.n	8043d0c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8043ca0:	f7ff f928 	bl	8042ef4 <HAL_GetTick>
 8043ca4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043ca6:	682b      	ldr	r3, [r5, #0]
 8043ca8:	0199      	lsls	r1, r3, #6
 8043caa:	d41e      	bmi.n	8043cea <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8043cac:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8043cb0:	4313      	orrs	r3, r2
 8043cb2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043cb4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8043cb8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8043cba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8043cbe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043cc0:	4c0d      	ldr	r4, [pc, #52]	; (8043cf8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8043cc2:	0852      	lsrs	r2, r2, #1
 8043cc4:	3a01      	subs	r2, #1
 8043cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8043cca:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8043ccc:	2301      	movs	r3, #1
 8043cce:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8043cd0:	f7ff f910 	bl	8042ef4 <HAL_GetTick>
 8043cd4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043cd6:	6823      	ldr	r3, [r4, #0]
 8043cd8:	019a      	lsls	r2, r3, #6
 8043cda:	f53f aebb 	bmi.w	8043a54 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043cde:	f7ff f909 	bl	8042ef4 <HAL_GetTick>
 8043ce2:	1b40      	subs	r0, r0, r5
 8043ce4:	2802      	cmp	r0, #2
 8043ce6:	d9f6      	bls.n	8043cd6 <HAL_RCC_OscConfig+0x2b2>
 8043ce8:	e6e1      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043cea:	f7ff f903 	bl	8042ef4 <HAL_GetTick>
 8043cee:	1bc0      	subs	r0, r0, r7
 8043cf0:	2802      	cmp	r0, #2
 8043cf2:	d9d8      	bls.n	8043ca6 <HAL_RCC_OscConfig+0x282>
 8043cf4:	e6db      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
 8043cf6:	bf00      	nop
 8043cf8:	40023800 	.word	0x40023800
 8043cfc:	42470000 	.word	0x42470000
 8043d00:	42470e80 	.word	0x42470e80
 8043d04:	40007000 	.word	0x40007000
 8043d08:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8043d0c:	f7ff f8f2 	bl	8042ef4 <HAL_GetTick>
 8043d10:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8043d12:	682b      	ldr	r3, [r5, #0]
 8043d14:	019b      	lsls	r3, r3, #6
 8043d16:	f57f ae9d 	bpl.w	8043a54 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8043d1a:	f7ff f8eb 	bl	8042ef4 <HAL_GetTick>
 8043d1e:	1b00      	subs	r0, r0, r4
 8043d20:	2802      	cmp	r0, #2
 8043d22:	d9f6      	bls.n	8043d12 <HAL_RCC_OscConfig+0x2ee>
 8043d24:	e6c3      	b.n	8043aae <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8043d26:	2801      	cmp	r0, #1
 8043d28:	f43f aec2 	beq.w	8043ab0 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 8043d2c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8043d2e:	69e3      	ldr	r3, [r4, #28]
 8043d30:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8043d34:	429a      	cmp	r2, r3
 8043d36:	f47f ae79 	bne.w	8043a2c <HAL_RCC_OscConfig+0x8>
 8043d3a:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8043d3c:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8043d40:	4293      	cmp	r3, r2
 8043d42:	f47f ae73 	bne.w	8043a2c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8043d46:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8043d48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8043d4c:	4003      	ands	r3, r0
 8043d4e:	4293      	cmp	r3, r2
 8043d50:	f47f ae6c 	bne.w	8043a2c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8043d54:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8043d56:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8043d5a:	4293      	cmp	r3, r2
 8043d5c:	f47f ae66 	bne.w	8043a2c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8043d60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8043d62:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8043d66:	1ac0      	subs	r0, r0, r3
 8043d68:	bf18      	it	ne
 8043d6a:	2001      	movne	r0, #1
 8043d6c:	e6a0      	b.n	8043ab0 <HAL_RCC_OscConfig+0x8c>
 8043d6e:	bf00      	nop

08043d70 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8043d70:	4913      	ldr	r1, [pc, #76]	; (8043dc0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8043d72:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8043d74:	688b      	ldr	r3, [r1, #8]
 8043d76:	f003 030c 	and.w	r3, r3, #12
 8043d7a:	2b04      	cmp	r3, #4
 8043d7c:	d003      	beq.n	8043d86 <HAL_RCC_GetSysClockFreq+0x16>
 8043d7e:	2b08      	cmp	r3, #8
 8043d80:	d003      	beq.n	8043d8a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8043d82:	4810      	ldr	r0, [pc, #64]	; (8043dc4 <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8043d84:	e000      	b.n	8043d88 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 8043d86:	4810      	ldr	r0, [pc, #64]	; (8043dc8 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8043d88:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8043d8a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8043d8c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043d8e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8043d90:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043d94:	bf14      	ite	ne
 8043d96:	480c      	ldrne	r0, [pc, #48]	; (8043dc8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043d98:	480a      	ldreq	r0, [pc, #40]	; (8043dc4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043d9a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8043d9e:	bf18      	it	ne
 8043da0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8043da2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8043da6:	fba1 0100 	umull	r0, r1, r1, r0
 8043daa:	f7fd f837 	bl	8040e1c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8043dae:	4b04      	ldr	r3, [pc, #16]	; (8043dc0 <HAL_RCC_GetSysClockFreq+0x50>)
 8043db0:	685b      	ldr	r3, [r3, #4]
 8043db2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8043db6:	3301      	adds	r3, #1
 8043db8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8043dba:	fbb0 f0f3 	udiv	r0, r0, r3
 8043dbe:	e7e3      	b.n	8043d88 <HAL_RCC_GetSysClockFreq+0x18>
 8043dc0:	40023800 	.word	0x40023800
 8043dc4:	00f42400 	.word	0x00f42400
 8043dc8:	007a1200 	.word	0x007a1200

08043dcc <HAL_RCC_ClockConfig>:
{
 8043dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8043dd0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8043dd2:	4604      	mov	r4, r0
 8043dd4:	b910      	cbnz	r0, 8043ddc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8043dd6:	2001      	movs	r0, #1
}
 8043dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8043ddc:	4b43      	ldr	r3, [pc, #268]	; (8043eec <HAL_RCC_ClockConfig+0x120>)
 8043dde:	681a      	ldr	r2, [r3, #0]
 8043de0:	f002 020f 	and.w	r2, r2, #15
 8043de4:	428a      	cmp	r2, r1
 8043de6:	d328      	bcc.n	8043e3a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8043de8:	6821      	ldr	r1, [r4, #0]
 8043dea:	078f      	lsls	r7, r1, #30
 8043dec:	d42d      	bmi.n	8043e4a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8043dee:	07c8      	lsls	r0, r1, #31
 8043df0:	d440      	bmi.n	8043e74 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8043df2:	4b3e      	ldr	r3, [pc, #248]	; (8043eec <HAL_RCC_ClockConfig+0x120>)
 8043df4:	681a      	ldr	r2, [r3, #0]
 8043df6:	f002 020f 	and.w	r2, r2, #15
 8043dfa:	42aa      	cmp	r2, r5
 8043dfc:	d865      	bhi.n	8043eca <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8043dfe:	6822      	ldr	r2, [r4, #0]
 8043e00:	0751      	lsls	r1, r2, #29
 8043e02:	d46b      	bmi.n	8043edc <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8043e04:	0713      	lsls	r3, r2, #28
 8043e06:	d507      	bpl.n	8043e18 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8043e08:	4a39      	ldr	r2, [pc, #228]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
 8043e0a:	6921      	ldr	r1, [r4, #16]
 8043e0c:	6893      	ldr	r3, [r2, #8]
 8043e0e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8043e12:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8043e16:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8043e18:	f7ff ffaa 	bl	8043d70 <HAL_RCC_GetSysClockFreq>
 8043e1c:	4b34      	ldr	r3, [pc, #208]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
 8043e1e:	4a35      	ldr	r2, [pc, #212]	; (8043ef4 <HAL_RCC_ClockConfig+0x128>)
 8043e20:	689b      	ldr	r3, [r3, #8]
 8043e22:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8043e26:	5cd3      	ldrb	r3, [r2, r3]
 8043e28:	40d8      	lsrs	r0, r3
 8043e2a:	4b33      	ldr	r3, [pc, #204]	; (8043ef8 <HAL_RCC_ClockConfig+0x12c>)
 8043e2c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8043e2e:	4b33      	ldr	r3, [pc, #204]	; (8043efc <HAL_RCC_ClockConfig+0x130>)
 8043e30:	6818      	ldr	r0, [r3, #0]
 8043e32:	f007 ff71 	bl	804bd18 <HAL_InitTick>
  return HAL_OK;
 8043e36:	2000      	movs	r0, #0
 8043e38:	e7ce      	b.n	8043dd8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8043e3a:	b2ca      	uxtb	r2, r1
 8043e3c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8043e3e:	681b      	ldr	r3, [r3, #0]
 8043e40:	f003 030f 	and.w	r3, r3, #15
 8043e44:	428b      	cmp	r3, r1
 8043e46:	d1c6      	bne.n	8043dd6 <HAL_RCC_ClockConfig+0xa>
 8043e48:	e7ce      	b.n	8043de8 <HAL_RCC_ClockConfig+0x1c>
 8043e4a:	4b29      	ldr	r3, [pc, #164]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8043e4c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8043e50:	bf1e      	ittt	ne
 8043e52:	689a      	ldrne	r2, [r3, #8]
 8043e54:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8043e58:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8043e5a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8043e5c:	bf42      	ittt	mi
 8043e5e:	689a      	ldrmi	r2, [r3, #8]
 8043e60:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8043e64:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8043e66:	689a      	ldr	r2, [r3, #8]
 8043e68:	68a0      	ldr	r0, [r4, #8]
 8043e6a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8043e6e:	4302      	orrs	r2, r0
 8043e70:	609a      	str	r2, [r3, #8]
 8043e72:	e7bc      	b.n	8043dee <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8043e74:	6862      	ldr	r2, [r4, #4]
 8043e76:	4b1e      	ldr	r3, [pc, #120]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
 8043e78:	2a01      	cmp	r2, #1
 8043e7a:	d11c      	bne.n	8043eb6 <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8043e7c:	681b      	ldr	r3, [r3, #0]
 8043e7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043e82:	d0a8      	beq.n	8043dd6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8043e84:	4e1a      	ldr	r6, [pc, #104]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
 8043e86:	68b3      	ldr	r3, [r6, #8]
 8043e88:	f023 0303 	bic.w	r3, r3, #3
 8043e8c:	4313      	orrs	r3, r2
 8043e8e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8043e90:	f7ff f830 	bl	8042ef4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8043e94:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8043e98:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8043e9a:	68b3      	ldr	r3, [r6, #8]
 8043e9c:	6862      	ldr	r2, [r4, #4]
 8043e9e:	f003 030c 	and.w	r3, r3, #12
 8043ea2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8043ea6:	d0a4      	beq.n	8043df2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8043ea8:	f7ff f824 	bl	8042ef4 <HAL_GetTick>
 8043eac:	1bc0      	subs	r0, r0, r7
 8043eae:	4540      	cmp	r0, r8
 8043eb0:	d9f3      	bls.n	8043e9a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8043eb2:	2003      	movs	r0, #3
 8043eb4:	e790      	b.n	8043dd8 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8043eb6:	1e91      	subs	r1, r2, #2
 8043eb8:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043eba:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8043ebc:	d802      	bhi.n	8043ec4 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8043ebe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8043ec2:	e7de      	b.n	8043e82 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8043ec4:	f013 0f02 	tst.w	r3, #2
 8043ec8:	e7db      	b.n	8043e82 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8043eca:	b2ea      	uxtb	r2, r5
 8043ecc:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8043ece:	681b      	ldr	r3, [r3, #0]
 8043ed0:	f003 030f 	and.w	r3, r3, #15
 8043ed4:	42ab      	cmp	r3, r5
 8043ed6:	f47f af7e 	bne.w	8043dd6 <HAL_RCC_ClockConfig+0xa>
 8043eda:	e790      	b.n	8043dfe <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8043edc:	4904      	ldr	r1, [pc, #16]	; (8043ef0 <HAL_RCC_ClockConfig+0x124>)
 8043ede:	68e0      	ldr	r0, [r4, #12]
 8043ee0:	688b      	ldr	r3, [r1, #8]
 8043ee2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8043ee6:	4303      	orrs	r3, r0
 8043ee8:	608b      	str	r3, [r1, #8]
 8043eea:	e78b      	b.n	8043e04 <HAL_RCC_ClockConfig+0x38>
 8043eec:	40023c00 	.word	0x40023c00
 8043ef0:	40023800 	.word	0x40023800
 8043ef4:	0804e24c 	.word	0x0804e24c
 8043ef8:	2000108c 	.word	0x2000108c
 8043efc:	20001098 	.word	0x20001098

08043f00 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8043f00:	4b04      	ldr	r3, [pc, #16]	; (8043f14 <HAL_RCC_GetPCLK1Freq+0x14>)
 8043f02:	4a05      	ldr	r2, [pc, #20]	; (8043f18 <HAL_RCC_GetPCLK1Freq+0x18>)
 8043f04:	689b      	ldr	r3, [r3, #8]
 8043f06:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8043f0a:	5cd3      	ldrb	r3, [r2, r3]
 8043f0c:	4a03      	ldr	r2, [pc, #12]	; (8043f1c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8043f0e:	6810      	ldr	r0, [r2, #0]
}
 8043f10:	40d8      	lsrs	r0, r3
 8043f12:	4770      	bx	lr
 8043f14:	40023800 	.word	0x40023800
 8043f18:	0804e25c 	.word	0x0804e25c
 8043f1c:	2000108c 	.word	0x2000108c

08043f20 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8043f20:	4b04      	ldr	r3, [pc, #16]	; (8043f34 <HAL_RCC_GetPCLK2Freq+0x14>)
 8043f22:	4a05      	ldr	r2, [pc, #20]	; (8043f38 <HAL_RCC_GetPCLK2Freq+0x18>)
 8043f24:	689b      	ldr	r3, [r3, #8]
 8043f26:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8043f2a:	5cd3      	ldrb	r3, [r2, r3]
 8043f2c:	4a03      	ldr	r2, [pc, #12]	; (8043f3c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8043f2e:	6810      	ldr	r0, [r2, #0]
}
 8043f30:	40d8      	lsrs	r0, r3
 8043f32:	4770      	bx	lr
 8043f34:	40023800 	.word	0x40023800
 8043f38:	0804e25c 	.word	0x0804e25c
 8043f3c:	2000108c 	.word	0x2000108c

08043f40 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8043f40:	6803      	ldr	r3, [r0, #0]
 8043f42:	f013 0f05 	tst.w	r3, #5
{
 8043f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8043f48:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8043f4a:	d105      	bne.n	8043f58 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8043f4c:	6828      	ldr	r0, [r5, #0]
 8043f4e:	f010 0002 	ands.w	r0, r0, #2
 8043f52:	d128      	bne.n	8043fa6 <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 8043f54:	b003      	add	sp, #12
 8043f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8043f58:	4c41      	ldr	r4, [pc, #260]	; (8044060 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8043f5a:	4e42      	ldr	r6, [pc, #264]	; (8044064 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 8043f5c:	2300      	movs	r3, #0
 8043f5e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8043f60:	f7fe ffc8 	bl	8042ef4 <HAL_GetTick>
 8043f64:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8043f66:	6833      	ldr	r3, [r6, #0]
 8043f68:	011b      	lsls	r3, r3, #4
 8043f6a:	d415      	bmi.n	8043f98 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8043f6c:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8043f70:	071b      	lsls	r3, r3, #28
 8043f72:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8043f76:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8043f7a:	2301      	movs	r3, #1
 8043f7c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8043f7e:	f7fe ffb9 	bl	8042ef4 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8043f82:	4c38      	ldr	r4, [pc, #224]	; (8044064 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 8043f84:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8043f86:	6823      	ldr	r3, [r4, #0]
 8043f88:	0118      	lsls	r0, r3, #4
 8043f8a:	d4df      	bmi.n	8043f4c <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8043f8c:	f7fe ffb2 	bl	8042ef4 <HAL_GetTick>
 8043f90:	1b80      	subs	r0, r0, r6
 8043f92:	2802      	cmp	r0, #2
 8043f94:	d9f7      	bls.n	8043f86 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8043f96:	e004      	b.n	8043fa2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8043f98:	f7fe ffac 	bl	8042ef4 <HAL_GetTick>
 8043f9c:	1bc0      	subs	r0, r0, r7
 8043f9e:	2802      	cmp	r0, #2
 8043fa0:	d9e1      	bls.n	8043f66 <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 8043fa2:	2003      	movs	r0, #3
 8043fa4:	e7d6      	b.n	8043f54 <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 8043fa6:	2300      	movs	r3, #0
 8043fa8:	9301      	str	r3, [sp, #4]
 8043faa:	4b2e      	ldr	r3, [pc, #184]	; (8044064 <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8043fac:	4c2e      	ldr	r4, [pc, #184]	; (8044068 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8043fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8043fb0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8043fb4:	641a      	str	r2, [r3, #64]	; 0x40
 8043fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8043fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8043fbc:	9301      	str	r3, [sp, #4]
 8043fbe:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8043fc0:	6823      	ldr	r3, [r4, #0]
 8043fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8043fc6:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8043fc8:	f7fe ff94 	bl	8042ef4 <HAL_GetTick>
 8043fcc:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8043fce:	6823      	ldr	r3, [r4, #0]
 8043fd0:	05d9      	lsls	r1, r3, #23
 8043fd2:	d51b      	bpl.n	804400c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8043fd4:	4c23      	ldr	r4, [pc, #140]	; (8044064 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8043fd6:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8043fd8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8043fdc:	d11c      	bne.n	8044018 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8043fde:	68eb      	ldr	r3, [r5, #12]
 8043fe0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8043fe4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8043fe8:	4a1e      	ldr	r2, [pc, #120]	; (8044064 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8043fea:	d134      	bne.n	8044056 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8043fec:	6891      	ldr	r1, [r2, #8]
 8043fee:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8043ff2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8043ff6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8043ffa:	4301      	orrs	r1, r0
 8043ffc:	6091      	str	r1, [r2, #8]
 8043ffe:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8044000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8044004:	430b      	orrs	r3, r1
 8044006:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 8044008:	2000      	movs	r0, #0
 804400a:	e7a3      	b.n	8043f54 <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 804400c:	f7fe ff72 	bl	8042ef4 <HAL_GetTick>
 8044010:	1b80      	subs	r0, r0, r6
 8044012:	2802      	cmp	r0, #2
 8044014:	d9db      	bls.n	8043fce <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8044016:	e7c4      	b.n	8043fa2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8044018:	68ea      	ldr	r2, [r5, #12]
 804401a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 804401e:	4293      	cmp	r3, r2
 8044020:	d0dd      	beq.n	8043fde <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8044022:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8044024:	4a11      	ldr	r2, [pc, #68]	; (804406c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8044026:	2101      	movs	r1, #1
 8044028:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 804402a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 804402e:	2100      	movs	r1, #0
 8044030:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8044032:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8044034:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8044036:	07da      	lsls	r2, r3, #31
 8044038:	d5d1      	bpl.n	8043fde <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 804403a:	f7fe ff5b 	bl	8042ef4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804403e:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8044042:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8044044:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8044046:	079b      	lsls	r3, r3, #30
 8044048:	d4c9      	bmi.n	8043fde <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 804404a:	f7fe ff53 	bl	8042ef4 <HAL_GetTick>
 804404e:	1b80      	subs	r0, r0, r6
 8044050:	42b8      	cmp	r0, r7
 8044052:	d9f7      	bls.n	8044044 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8044054:	e7a5      	b.n	8043fa2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8044056:	6891      	ldr	r1, [r2, #8]
 8044058:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 804405c:	e7ce      	b.n	8043ffc <HAL_RCCEx_PeriphCLKConfig+0xbc>
 804405e:	bf00      	nop
 8044060:	42470068 	.word	0x42470068
 8044064:	40023800 	.word	0x40023800
 8044068:	40007000 	.word	0x40007000
 804406c:	42470e40 	.word	0x42470e40

08044070 <HAL_RTC_DeactivateAlarm>:

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8044070:	7f03      	ldrb	r3, [r0, #28]
 8044072:	2b01      	cmp	r3, #1
{
 8044074:	b570      	push	{r4, r5, r6, lr}
 8044076:	4604      	mov	r4, r0
 8044078:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 804407c:	d021      	beq.n	80440c2 <HAL_RTC_DeactivateAlarm+0x52>
 804407e:	2301      	movs	r3, #1
 8044080:	7723      	strb	r3, [r4, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044082:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044084:	7760      	strb	r0, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044086:	22ca      	movs	r2, #202	; 0xca
 8044088:	625a      	str	r2, [r3, #36]	; 0x24
 804408a:	2253      	movs	r2, #83	; 0x53
 804408c:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 804408e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044092:	689a      	ldr	r2, [r3, #8]
  if(Alarm == RTC_ALARM_A)
 8044094:	d123      	bne.n	80440de <HAL_RTC_DeactivateAlarm+0x6e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044096:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804409a:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 804409c:	689a      	ldr	r2, [r3, #8]
 804409e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80440a2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 80440a4:	f7fe ff26 	bl	8042ef4 <HAL_GetTick>
 80440a8:	4606      	mov	r6, r0

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80440aa:	6823      	ldr	r3, [r4, #0]
 80440ac:	68dd      	ldr	r5, [r3, #12]
 80440ae:	f015 0501 	ands.w	r5, r5, #1
 80440b2:	d007      	beq.n	80440c4 <HAL_RTC_DeactivateAlarm+0x54>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80440b4:	6823      	ldr	r3, [r4, #0]
 80440b6:	22ff      	movs	r2, #255	; 0xff
 80440b8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80440ba:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80440bc:	2301      	movs	r3, #1
 80440be:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 80440c0:	7720      	strb	r0, [r4, #28]

  return HAL_OK;
}
 80440c2:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80440c4:	f7fe ff16 	bl	8042ef4 <HAL_GetTick>
 80440c8:	1b80      	subs	r0, r0, r6
 80440ca:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80440ce:	d9ec      	bls.n	80440aa <HAL_RTC_DeactivateAlarm+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80440d0:	6823      	ldr	r3, [r4, #0]
 80440d2:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80440d4:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80440d6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80440d8:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80440da:	7725      	strb	r5, [r4, #28]
        return HAL_TIMEOUT;
 80440dc:	e7f1      	b.n	80440c2 <HAL_RTC_DeactivateAlarm+0x52>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80440de:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80440e2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 80440e4:	689a      	ldr	r2, [r3, #8]
 80440e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80440ea:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80440ec:	f7fe ff02 	bl	8042ef4 <HAL_GetTick>
 80440f0:	4606      	mov	r6, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80440f2:	6823      	ldr	r3, [r4, #0]
 80440f4:	68dd      	ldr	r5, [r3, #12]
 80440f6:	f015 0502 	ands.w	r5, r5, #2
 80440fa:	d1db      	bne.n	80440b4 <HAL_RTC_DeactivateAlarm+0x44>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80440fc:	f7fe fefa 	bl	8042ef4 <HAL_GetTick>
 8044100:	1b80      	subs	r0, r0, r6
 8044102:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044106:	d9f4      	bls.n	80440f2 <HAL_RTC_DeactivateAlarm+0x82>
 8044108:	e7e2      	b.n	80440d0 <HAL_RTC_DeactivateAlarm+0x60>

0804410a <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 804410a:	6802      	ldr	r2, [r0, #0]
{
 804410c:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 804410e:	68d3      	ldr	r3, [r2, #12]
 8044110:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8044114:	60d3      	str	r3, [r2, #12]
{
 8044116:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 8044118:	f7fe feec 	bl	8042ef4 <HAL_GetTick>
 804411c:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 804411e:	6823      	ldr	r3, [r4, #0]
 8044120:	68db      	ldr	r3, [r3, #12]
 8044122:	069b      	lsls	r3, r3, #26
 8044124:	d501      	bpl.n	804412a <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8044126:	2000      	movs	r0, #0
}
 8044128:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804412a:	f7fe fee3 	bl	8042ef4 <HAL_GetTick>
 804412e:	1b40      	subs	r0, r0, r5
 8044130:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044134:	d9f3      	bls.n	804411e <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8044136:	2003      	movs	r0, #3
 8044138:	e7f6      	b.n	8044128 <HAL_RTC_WaitForSynchro+0x1e>

0804413a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 804413a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 804413c:	6803      	ldr	r3, [r0, #0]
 804413e:	68da      	ldr	r2, [r3, #12]
 8044140:	0652      	lsls	r2, r2, #25
{
 8044142:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044144:	d501      	bpl.n	804414a <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8044146:	2000      	movs	r0, #0
}
 8044148:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 804414a:	f04f 32ff 	mov.w	r2, #4294967295
 804414e:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8044150:	f7fe fed0 	bl	8042ef4 <HAL_GetTick>
 8044154:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8044156:	6823      	ldr	r3, [r4, #0]
 8044158:	68db      	ldr	r3, [r3, #12]
 804415a:	065b      	lsls	r3, r3, #25
 804415c:	d4f3      	bmi.n	8044146 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 804415e:	f7fe fec9 	bl	8042ef4 <HAL_GetTick>
 8044162:	1b40      	subs	r0, r0, r5
 8044164:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8044168:	d9f5      	bls.n	8044156 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 804416a:	2003      	movs	r0, #3
 804416c:	e7ec      	b.n	8044148 <RTC_EnterInitMode+0xe>

0804416e <HAL_RTC_Init>:
{
 804416e:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8044170:	4604      	mov	r4, r0
 8044172:	b1b8      	cbz	r0, 80441a4 <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8044174:	7f43      	ldrb	r3, [r0, #29]
 8044176:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 804417a:	b913      	cbnz	r3, 8044182 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 804417c:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 804417e:	f007 fde5 	bl	804bd4c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044182:	2302      	movs	r3, #2
 8044184:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044186:	6823      	ldr	r3, [r4, #0]
 8044188:	22ca      	movs	r2, #202	; 0xca
 804418a:	625a      	str	r2, [r3, #36]	; 0x24
 804418c:	2253      	movs	r2, #83	; 0x53
 804418e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044190:	4620      	mov	r0, r4
 8044192:	f7ff ffd2 	bl	804413a <RTC_EnterInitMode>
 8044196:	6823      	ldr	r3, [r4, #0]
 8044198:	4605      	mov	r5, r0
 804419a:	b128      	cbz	r0, 80441a8 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804419c:	22ff      	movs	r2, #255	; 0xff
 804419e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80441a0:	2304      	movs	r3, #4
 80441a2:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 80441a4:	2501      	movs	r5, #1
 80441a6:	e02e      	b.n	8044206 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80441a8:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80441aa:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80441ac:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80441b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80441b4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80441b6:	6862      	ldr	r2, [r4, #4]
 80441b8:	6899      	ldr	r1, [r3, #8]
 80441ba:	4302      	orrs	r2, r0
 80441bc:	6960      	ldr	r0, [r4, #20]
 80441be:	4302      	orrs	r2, r0
 80441c0:	430a      	orrs	r2, r1
 80441c2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80441c4:	68e2      	ldr	r2, [r4, #12]
 80441c6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80441c8:	691a      	ldr	r2, [r3, #16]
 80441ca:	68a1      	ldr	r1, [r4, #8]
 80441cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80441d0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80441d2:	68da      	ldr	r2, [r3, #12]
 80441d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80441d8:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80441da:	689b      	ldr	r3, [r3, #8]
 80441dc:	069b      	lsls	r3, r3, #26
 80441de:	d405      	bmi.n	80441ec <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80441e0:	4620      	mov	r0, r4
 80441e2:	f7ff ff92 	bl	804410a <HAL_RTC_WaitForSynchro>
 80441e6:	b108      	cbz	r0, 80441ec <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80441e8:	6823      	ldr	r3, [r4, #0]
 80441ea:	e7d7      	b.n	804419c <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80441ec:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80441ee:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80441f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80441f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80441f6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80441f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80441fa:	430a      	orrs	r2, r1
 80441fc:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80441fe:	22ff      	movs	r2, #255	; 0xff
 8044200:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8044202:	2301      	movs	r3, #1
 8044204:	7763      	strb	r3, [r4, #29]
}
 8044206:	4628      	mov	r0, r5
 8044208:	bd38      	pop	{r3, r4, r5, pc}

0804420a <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 804420a:	2300      	movs	r3, #0

  while(Value >= 10U)
 804420c:	2809      	cmp	r0, #9
 804420e:	d803      	bhi.n	8044218 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8044210:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8044214:	b2c0      	uxtb	r0, r0
 8044216:	4770      	bx	lr
    Value -= 10U;
 8044218:	380a      	subs	r0, #10
    bcdhigh++;
 804421a:	3301      	adds	r3, #1
    Value -= 10U;
 804421c:	b2c0      	uxtb	r0, r0
 804421e:	e7f5      	b.n	804420c <RTC_ByteToBcd2+0x2>

08044220 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8044220:	7f03      	ldrb	r3, [r0, #28]
 8044222:	2b01      	cmp	r3, #1
{
 8044224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044228:	4606      	mov	r6, r0
 804422a:	460f      	mov	r7, r1
 804422c:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 8044230:	d02e      	beq.n	8044290 <HAL_RTC_SetTime+0x70>
 8044232:	2301      	movs	r3, #1
 8044234:	6801      	ldr	r1, [r0, #0]
 8044236:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044238:	7745      	strb	r5, [r0, #29]
 804423a:	7838      	ldrb	r0, [r7, #0]
 804423c:	787d      	ldrb	r5, [r7, #1]
 804423e:	78bc      	ldrb	r4, [r7, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044240:	688b      	ldr	r3, [r1, #8]
  if(Format == RTC_FORMAT_BIN)
 8044242:	bb42      	cbnz	r2, 8044296 <HAL_RTC_SetTime+0x76>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044244:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8044248:	bf08      	it	eq
 804424a:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 804424c:	f7ff ffdd 	bl	804420a <RTC_ByteToBcd2>
 8044250:	4680      	mov	r8, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8044252:	4628      	mov	r0, r5
 8044254:	f7ff ffd9 	bl	804420a <RTC_ByteToBcd2>
 8044258:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 804425a:	4620      	mov	r0, r4
 804425c:	f7ff ffd5 	bl	804420a <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8044260:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8044262:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8044266:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 804426a:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804426e:	23ca      	movs	r3, #202	; 0xca
 8044270:	624b      	str	r3, [r1, #36]	; 0x24
 8044272:	2353      	movs	r3, #83	; 0x53
 8044274:	624b      	str	r3, [r1, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044276:	4630      	mov	r0, r6
 8044278:	f7ff ff5f 	bl	804413a <RTC_EnterInitMode>
 804427c:	6833      	ldr	r3, [r6, #0]
 804427e:	4605      	mov	r5, r0
 8044280:	b1b0      	cbz	r0, 80442b0 <HAL_RTC_SetTime+0x90>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044282:	22ff      	movs	r2, #255	; 0xff
 8044284:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044286:	2304      	movs	r3, #4
 8044288:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 804428a:	2300      	movs	r3, #0
 804428c:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 804428e:	2501      	movs	r5, #1
}
 8044290:	4628      	mov	r0, r5
 8044292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8044296:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 804429a:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 804429e:	bf08      	it	eq
 80442a0:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80442a2:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80442a6:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80442a8:	78fc      	ldrb	r4, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80442aa:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80442ae:	e7de      	b.n	804426e <HAL_RTC_SetTime+0x4e>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80442b0:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 80442b4:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 80442b8:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80442ba:	689a      	ldr	r2, [r3, #8]
 80442bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80442c0:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80442c2:	e9d7 2003 	ldrd	r2, r0, [r7, #12]
 80442c6:	6899      	ldr	r1, [r3, #8]
 80442c8:	4302      	orrs	r2, r0
 80442ca:	430a      	orrs	r2, r1
 80442cc:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80442ce:	68da      	ldr	r2, [r3, #12]
 80442d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80442d4:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80442d6:	689b      	ldr	r3, [r3, #8]
 80442d8:	069b      	lsls	r3, r3, #26
 80442da:	d40a      	bmi.n	80442f2 <HAL_RTC_SetTime+0xd2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80442dc:	4630      	mov	r0, r6
 80442de:	f7ff ff14 	bl	804410a <HAL_RTC_WaitForSynchro>
 80442e2:	b130      	cbz	r0, 80442f2 <HAL_RTC_SetTime+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80442e4:	6833      	ldr	r3, [r6, #0]
 80442e6:	22ff      	movs	r2, #255	; 0xff
 80442e8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80442ea:	2304      	movs	r3, #4
 80442ec:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80442ee:	7735      	strb	r5, [r6, #28]
 80442f0:	e7cd      	b.n	804428e <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80442f2:	6833      	ldr	r3, [r6, #0]
 80442f4:	22ff      	movs	r2, #255	; 0xff
 80442f6:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80442f8:	2301      	movs	r3, #1
 80442fa:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc);
 80442fc:	2300      	movs	r3, #0
 80442fe:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8044300:	e7c6      	b.n	8044290 <HAL_RTC_SetTime+0x70>

08044302 <HAL_RTC_SetDate>:
{
 8044302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8044304:	7f03      	ldrb	r3, [r0, #28]
 8044306:	2b01      	cmp	r3, #1
{
 8044308:	4606      	mov	r6, r0
 804430a:	f04f 0502 	mov.w	r5, #2
 __HAL_LOCK(hrtc);
 804430e:	d030      	beq.n	8044372 <HAL_RTC_SetDate+0x70>
 8044310:	2301      	movs	r3, #1
 8044312:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8044314:	7745      	strb	r5, [r0, #29]
 8044316:	780d      	ldrb	r5, [r1, #0]
 8044318:	78c8      	ldrb	r0, [r1, #3]
 804431a:	784c      	ldrb	r4, [r1, #1]
 804431c:	788f      	ldrb	r7, [r1, #2]
 804431e:	036d      	lsls	r5, r5, #13
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8044320:	2a00      	cmp	r2, #0
 8044322:	d147      	bne.n	80443b4 <HAL_RTC_SetDate+0xb2>
 8044324:	06e2      	lsls	r2, r4, #27
 8044326:	d503      	bpl.n	8044330 <HAL_RTC_SetDate+0x2e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8044328:	f024 0410 	bic.w	r4, r4, #16
 804432c:	340a      	adds	r4, #10
 804432e:	704c      	strb	r4, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8044330:	f7ff ff6b 	bl	804420a <RTC_ByteToBcd2>
 8044334:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8044336:	7848      	ldrb	r0, [r1, #1]
 8044338:	f7ff ff67 	bl	804420a <RTC_ByteToBcd2>
 804433c:	4604      	mov	r4, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 804433e:	4638      	mov	r0, r7
 8044340:	f7ff ff63 	bl	804420a <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8044344:	4328      	orrs	r0, r5
 8044346:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 804434a:	6833      	ldr	r3, [r6, #0]
 804434c:	22ca      	movs	r2, #202	; 0xca
 804434e:	625a      	str	r2, [r3, #36]	; 0x24
 8044350:	2253      	movs	r2, #83	; 0x53
 8044352:	625a      	str	r2, [r3, #36]	; 0x24
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8044354:	ea40 2404 	orr.w	r4, r0, r4, lsl #8
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8044358:	4630      	mov	r0, r6
 804435a:	f7ff feee 	bl	804413a <RTC_EnterInitMode>
 804435e:	6833      	ldr	r3, [r6, #0]
 8044360:	4605      	mov	r5, r0
 8044362:	b140      	cbz	r0, 8044376 <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044364:	22ff      	movs	r2, #255	; 0xff
 8044366:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8044368:	2304      	movs	r3, #4
 804436a:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 804436c:	2300      	movs	r3, #0
 804436e:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8044370:	2501      	movs	r5, #1
}
 8044372:	4628      	mov	r0, r5
 8044374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8044376:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 804437a:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 804437e:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8044380:	68da      	ldr	r2, [r3, #12]
 8044382:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8044386:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8044388:	689b      	ldr	r3, [r3, #8]
 804438a:	069b      	lsls	r3, r3, #26
 804438c:	d40a      	bmi.n	80443a4 <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 804438e:	4630      	mov	r0, r6
 8044390:	f7ff febb 	bl	804410a <HAL_RTC_WaitForSynchro>
 8044394:	b130      	cbz	r0, 80443a4 <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044396:	6833      	ldr	r3, [r6, #0]
 8044398:	22ff      	movs	r2, #255	; 0xff
 804439a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 804439c:	2304      	movs	r3, #4
 804439e:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 80443a0:	7735      	strb	r5, [r6, #28]
 80443a2:	e7e5      	b.n	8044370 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80443a4:	6833      	ldr	r3, [r6, #0]
 80443a6:	22ff      	movs	r2, #255	; 0xff
 80443a8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80443aa:	2301      	movs	r3, #1
 80443ac:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 80443ae:	2300      	movs	r3, #0
 80443b0:	7733      	strb	r3, [r6, #28]
    return HAL_OK;
 80443b2:	e7de      	b.n	8044372 <HAL_RTC_SetDate+0x70>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80443b4:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 80443b8:	4338      	orrs	r0, r7
 80443ba:	e7c6      	b.n	804434a <HAL_RTC_SetDate+0x48>

080443bc <HAL_RTC_SetAlarm_IT>:
{
 80443bc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80443c0:	4b53      	ldr	r3, [pc, #332]	; (8044510 <HAL_RTC_SetAlarm_IT+0x154>)
{
 80443c2:	4606      	mov	r6, r0
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80443c4:	681b      	ldr	r3, [r3, #0]
 80443c6:	f44f 40fa 	mov.w	r0, #32000	; 0x7d00
 80443ca:	fbb3 f0f0 	udiv	r0, r3, r0
 80443ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80443d2:	4343      	muls	r3, r0
 80443d4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 80443d6:	7f33      	ldrb	r3, [r6, #28]
 80443d8:	2b01      	cmp	r3, #1
 80443da:	f04f 0002 	mov.w	r0, #2
 80443de:	d04a      	beq.n	8044476 <HAL_RTC_SetAlarm_IT+0xba>
 80443e0:	2301      	movs	r3, #1
 80443e2:	6834      	ldr	r4, [r6, #0]
 80443e4:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80443e6:	7770      	strb	r0, [r6, #29]
 80443e8:	7808      	ldrb	r0, [r1, #0]
 80443ea:	f891 9001 	ldrb.w	r9, [r1, #1]
 80443ee:	f891 a002 	ldrb.w	sl, [r1, #2]
 80443f2:	f891 7020 	ldrb.w	r7, [r1, #32]
 80443f6:	69cd      	ldr	r5, [r1, #28]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80443f8:	68a3      	ldr	r3, [r4, #8]
  if(Format == RTC_FORMAT_BIN)
 80443fa:	2a00      	cmp	r2, #0
 80443fc:	d13e      	bne.n	804447c <HAL_RTC_SetAlarm_IT+0xc0>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80443fe:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8044402:	bf08      	it	eq
 8044404:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044406:	f7ff ff00 	bl	804420a <RTC_ByteToBcd2>
 804440a:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 804440c:	4648      	mov	r0, r9
 804440e:	f7ff fefc 	bl	804420a <RTC_ByteToBcd2>
 8044412:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8044414:	4650      	mov	r0, sl
 8044416:	f7ff fef8 	bl	804420a <RTC_ByteToBcd2>
 804441a:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 804441c:	4638      	mov	r0, r7
 804441e:	f7ff fef4 	bl	804420a <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044422:	694b      	ldr	r3, [r1, #20]
 8044424:	432b      	orrs	r3, r5
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8044426:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8044428:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 804442c:	ea43 0309 	orr.w	r3, r3, r9
 8044430:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8044434:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8044438:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 804443c:	698b      	ldr	r3, [r1, #24]
 804443e:	684a      	ldr	r2, [r1, #4]
 8044440:	431a      	orrs	r2, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8044442:	23ca      	movs	r3, #202	; 0xca
 8044444:	6263      	str	r3, [r4, #36]	; 0x24
 8044446:	2353      	movs	r3, #83	; 0x53
 8044448:	6263      	str	r3, [r4, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 804444a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 804444c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044450:	68a3      	ldr	r3, [r4, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8044452:	d142      	bne.n	80444da <HAL_RTC_SetAlarm_IT+0x11e>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8044454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8044458:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804445a:	68e3      	ldr	r3, [r4, #12]
 804445c:	b2db      	uxtb	r3, r3
 804445e:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8044462:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 8044464:	9b01      	ldr	r3, [sp, #4]
 8044466:	1e59      	subs	r1, r3, #1
 8044468:	9101      	str	r1, [sp, #4]
 804446a:	b9cb      	cbnz	r3, 80444a0 <HAL_RTC_SetAlarm_IT+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 804446c:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 804446e:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8044470:	6262      	str	r2, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8044472:	7770      	strb	r0, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8044474:	7733      	strb	r3, [r6, #28]
}
 8044476:	b002      	add	sp, #8
 8044478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 804447c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8044480:	bf08      	it	eq
 8044482:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8044484:	694b      	ldr	r3, [r1, #20]
 8044486:	431d      	orrs	r5, r3
 8044488:	ea45 050a 	orr.w	r5, r5, sl
 804448c:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8044490:	78cb      	ldrb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8044492:	ea40 2009 	orr.w	r0, r0, r9, lsl #8
 8044496:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 804449a:	ea40 6007 	orr.w	r0, r0, r7, lsl #24
 804449e:	e7cd      	b.n	804443c <HAL_RTC_SetAlarm_IT+0x80>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 80444a0:	68e3      	ldr	r3, [r4, #12]
 80444a2:	07d9      	lsls	r1, r3, #31
 80444a4:	d5de      	bpl.n	8044464 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80444a6:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80444a8:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80444aa:	68a3      	ldr	r3, [r4, #8]
 80444ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80444b0:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80444b2:	68a3      	ldr	r3, [r4, #8]
 80444b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80444b8:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80444ba:	4b16      	ldr	r3, [pc, #88]	; (8044514 <HAL_RTC_SetAlarm_IT+0x158>)
 80444bc:	681a      	ldr	r2, [r3, #0]
 80444be:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80444c2:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 80444c4:	689a      	ldr	r2, [r3, #8]
 80444c6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80444ca:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80444cc:	23ff      	movs	r3, #255	; 0xff
 80444ce:	6263      	str	r3, [r4, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 80444d0:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 80444d2:	2301      	movs	r3, #1
 80444d4:	7773      	strb	r3, [r6, #29]
  __HAL_UNLOCK(hrtc);
 80444d6:	7730      	strb	r0, [r6, #28]
  return HAL_OK;
 80444d8:	e7cd      	b.n	8044476 <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80444da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80444de:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80444e0:	68e3      	ldr	r3, [r4, #12]
 80444e2:	b2db      	uxtb	r3, r3
 80444e4:	f463 7320 	orn	r3, r3, #640	; 0x280
 80444e8:	60e3      	str	r3, [r4, #12]
      if (count-- == 0U)
 80444ea:	9b01      	ldr	r3, [sp, #4]
 80444ec:	1e59      	subs	r1, r3, #1
 80444ee:	9101      	str	r1, [sp, #4]
 80444f0:	2b00      	cmp	r3, #0
 80444f2:	d0bb      	beq.n	804446c <HAL_RTC_SetAlarm_IT+0xb0>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 80444f4:	68e3      	ldr	r3, [r4, #12]
 80444f6:	079b      	lsls	r3, r3, #30
 80444f8:	d5f7      	bpl.n	80444ea <HAL_RTC_SetAlarm_IT+0x12e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80444fa:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80444fc:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80444fe:	68a3      	ldr	r3, [r4, #8]
 8044500:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8044504:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8044506:	68a3      	ldr	r3, [r4, #8]
 8044508:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 804450c:	e7d4      	b.n	80444b8 <HAL_RTC_SetAlarm_IT+0xfc>
 804450e:	bf00      	nop
 8044510:	2000108c 	.word	0x2000108c
 8044514:	40013c00 	.word	0x40013c00

08044518 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8044518:	0903      	lsrs	r3, r0, #4
 804451a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 804451e:	f000 000f 	and.w	r0, r0, #15
 8044522:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8044526:	b2c0      	uxtb	r0, r0
 8044528:	4770      	bx	lr

0804452a <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 804452a:	6803      	ldr	r3, [r0, #0]
 804452c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 804452e:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044530:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8044532:	681b      	ldr	r3, [r3, #0]
 8044534:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8044538:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
{
 804453c:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 804453e:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044542:	0c1d      	lsrs	r5, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8044544:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044546:	f3c3 2606 	ubfx	r6, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 804454a:	f005 003f 	and.w	r0, r5, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 804454e:	b2dc      	uxtb	r4, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8044550:	f005 0540 	and.w	r5, r5, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8044554:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8044556:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8044558:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 804455a:	70cd      	strb	r5, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 804455c:	b952      	cbnz	r2, 8044574 <HAL_RTC_GetTime+0x4a>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 804455e:	f7ff ffdb 	bl	8044518 <RTC_Bcd2ToByte>
 8044562:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8044564:	4630      	mov	r0, r6
 8044566:	f7ff ffd7 	bl	8044518 <RTC_Bcd2ToByte>
 804456a:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 804456c:	4620      	mov	r0, r4
 804456e:	f7ff ffd3 	bl	8044518 <RTC_Bcd2ToByte>
 8044572:	7088      	strb	r0, [r1, #2]
}
 8044574:	2000      	movs	r0, #0
 8044576:	bd70      	pop	{r4, r5, r6, pc}

08044578 <HAL_RTC_GetDate>:
{
 8044578:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 804457a:	6803      	ldr	r3, [r0, #0]
 804457c:	685b      	ldr	r3, [r3, #4]
 804457e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8044582:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8044586:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044588:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 804458c:	b2dc      	uxtb	r4, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 804458e:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8044592:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8044594:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8044596:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8044598:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 804459a:	b952      	cbnz	r2, 80445b2 <HAL_RTC_GetDate+0x3a>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 804459c:	f7ff ffbc 	bl	8044518 <RTC_Bcd2ToByte>
 80445a0:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80445a2:	4628      	mov	r0, r5
 80445a4:	f7ff ffb8 	bl	8044518 <RTC_Bcd2ToByte>
 80445a8:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80445aa:	4620      	mov	r0, r4
 80445ac:	f7ff ffb4 	bl	8044518 <RTC_Bcd2ToByte>
 80445b0:	7088      	strb	r0, [r1, #2]
}
 80445b2:	2000      	movs	r0, #0
 80445b4:	bd38      	pop	{r3, r4, r5, pc}

080445b6 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80445b6:	6803      	ldr	r3, [r0, #0]
 80445b8:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80445ba:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80445be:	4770      	bx	lr

080445c0 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80445c0:	6803      	ldr	r3, [r0, #0]
 80445c2:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80445c4:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 80445c8:	4770      	bx	lr

080445ca <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80445ca:	7f03      	ldrb	r3, [r0, #28]
 80445cc:	2b01      	cmp	r3, #1
 80445ce:	f04f 0302 	mov.w	r3, #2
 80445d2:	d00f      	beq.n	80445f4 <HAL_RTCEx_EnableBypassShadow+0x2a>

  hrtc->State = HAL_RTC_STATE_BUSY;
 80445d4:	7743      	strb	r3, [r0, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80445d6:	6803      	ldr	r3, [r0, #0]
 80445d8:	22ca      	movs	r2, #202	; 0xca
 80445da:	625a      	str	r2, [r3, #36]	; 0x24
 80445dc:	2253      	movs	r2, #83	; 0x53
 80445de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80445e0:	689a      	ldr	r2, [r3, #8]
 80445e2:	f042 0220 	orr.w	r2, r2, #32
 80445e6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80445e8:	22ff      	movs	r2, #255	; 0xff
 80445ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80445ec:	2301      	movs	r3, #1
 80445ee:	7743      	strb	r3, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80445f0:	2300      	movs	r3, #0
 80445f2:	7703      	strb	r3, [r0, #28]
  __HAL_LOCK(hrtc);
 80445f4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80445f6:	4770      	bx	lr

080445f8 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80445f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80445fa:	681a      	ldr	r2, [r3, #0]
 80445fc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80445fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8044602:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8044604:	4770      	bx	lr

08044606 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8044606:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804460a:	b089      	sub	sp, #36	; 0x24
 804460c:	4605      	mov	r5, r0
 804460e:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8044610:	f7fe fc70 	bl	8042ef4 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8044614:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8044616:	4681      	mov	r9, r0
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8044618:	2108      	movs	r1, #8
 804461a:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 804461c:	e9cd 3300 	strd	r3, r3, [sp]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8044620:	f001 fe55 	bl	80462ce <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044624:	4604      	mov	r4, r0
 8044626:	bb40      	cbnz	r0, 804467a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8044628:	6d29      	ldr	r1, [r5, #80]	; 0x50
 804462a:	6828      	ldr	r0, [r5, #0]
 804462c:	0409      	lsls	r1, r1, #16
 804462e:	f001 ff61 	bl	80464f4 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044632:	4604      	mov	r4, r0
 8044634:	bb08      	cbnz	r0, 804467a <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
  config.DataLength    = 8U;
 8044636:	f04f 32ff 	mov.w	r2, #4294967295
 804463a:	2308      	movs	r3, #8
 804463c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8044640:	2130      	movs	r1, #48	; 0x30
 8044642:	2302      	movs	r3, #2
 8044644:	e9cd 1304 	strd	r1, r3, [sp, #16]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8044648:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 804464a:	2301      	movs	r3, #1
  (void)SDIO_ConfigData(hsd->Instance, &config);
 804464c:	a902      	add	r1, sp, #8
 804464e:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8044650:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8044652:	f001 fe29 	bl	80462a8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8044656:	6828      	ldr	r0, [r5, #0]
 8044658:	f001 ff95 	bl	8046586 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 804465c:	4604      	mov	r4, r0
 804465e:	b960      	cbnz	r0, 804467a <SD_FindSCR+0x74>
  uint32_t index = 0U;
 8044660:	4607      	mov	r7, r0
  {
    return errorstate;
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8044662:	f240 482a 	movw	r8, #1066	; 0x42a
 8044666:	6828      	ldr	r0, [r5, #0]
 8044668:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804466a:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 804466e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8044670:	d007      	beq.n	8044682 <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8044672:	0719      	lsls	r1, r3, #28
 8044674:	d518      	bpl.n	80446a8 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8044676:	2408      	movs	r4, #8

    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8044678:	6384      	str	r4, [r0, #56]	; 0x38
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 804467a:	4620      	mov	r0, r4
 804467c:	b009      	add	sp, #36	; 0x24
 804467e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8044682:	029b      	lsls	r3, r3, #10
 8044684:	d507      	bpl.n	8044696 <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8044686:	f001 fde5 	bl	8046254 <SDIO_ReadFIFO>
 804468a:	ab08      	add	r3, sp, #32
 804468c:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 8044690:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8044692:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8044696:	f7fe fc2d 	bl	8042ef4 <HAL_GetTick>
 804469a:	eba0 0009 	sub.w	r0, r0, r9
 804469e:	3001      	adds	r0, #1
 80446a0:	d1e1      	bne.n	8044666 <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 80446a2:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80446a6:	e7e8      	b.n	804467a <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80446a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80446aa:	079a      	lsls	r2, r3, #30
 80446ac:	d501      	bpl.n	80446b2 <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80446ae:	2402      	movs	r4, #2
 80446b0:	e7e2      	b.n	8044678 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80446b2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80446b4:	069b      	lsls	r3, r3, #26
 80446b6:	d501      	bpl.n	80446bc <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80446b8:	2420      	movs	r4, #32
 80446ba:	e7dd      	b.n	8044678 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80446bc:	f240 533a 	movw	r3, #1338	; 0x53a
 80446c0:	6383      	str	r3, [r0, #56]	; 0x38
 80446c2:	9b01      	ldr	r3, [sp, #4]
 80446c4:	ba1b      	rev	r3, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80446c6:	6033      	str	r3, [r6, #0]
 80446c8:	9b00      	ldr	r3, [sp, #0]
 80446ca:	ba1b      	rev	r3, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80446cc:	6073      	str	r3, [r6, #4]
  return HAL_SD_ERROR_NONE;
 80446ce:	e7d4      	b.n	804467a <SD_FindSCR+0x74>

080446d0 <HAL_SD_ReadBlocks_DMA>:
{
 80446d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80446d4:	4604      	mov	r4, r0
 80446d6:	b087      	sub	sp, #28
 80446d8:	4617      	mov	r7, r2
 80446da:	4698      	mov	r8, r3
  if(NULL == pData)
 80446dc:	b941      	cbnz	r1, 80446f0 <HAL_SD_ReadBlocks_DMA+0x20>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80446de:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80446e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80446e4:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80446e6:	2501      	movs	r5, #1
}
 80446e8:	4628      	mov	r0, r5
 80446ea:	b007      	add	sp, #28
 80446ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 80446f0:	f890 6034 	ldrb.w	r6, [r0, #52]	; 0x34
 80446f4:	b2f6      	uxtb	r6, r6
 80446f6:	2e01      	cmp	r6, #1
 80446f8:	d176      	bne.n	80447e8 <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80446fa:	2200      	movs	r2, #0
 80446fc:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80446fe:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8044700:	18fb      	adds	r3, r7, r3
 8044702:	4283      	cmp	r3, r0
 8044704:	d903      	bls.n	804470e <HAL_SD_ReadBlocks_DMA+0x3e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8044706:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044708:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 804470c:	e7ea      	b.n	80446e4 <HAL_SD_ReadBlocks_DMA+0x14>
    hsd->Instance->DCTRL = 0U;
 804470e:	6825      	ldr	r5, [r4, #0]
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8044710:	6c20      	ldr	r0, [r4, #64]	; 0x40
    hsd->State = HAL_SD_STATE_BUSY;
 8044712:	2303      	movs	r3, #3
 8044714:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8044718:	62ea      	str	r2, [r5, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 804471a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 804471c:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8044720:	f043 0302 	orr.w	r3, r3, #2
 8044724:	63eb      	str	r3, [r5, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8044726:	4b31      	ldr	r3, [pc, #196]	; (80447ec <HAL_SD_ReadBlocks_DMA+0x11c>)
 8044728:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 804472a:	4b31      	ldr	r3, [pc, #196]	; (80447f0 <HAL_SD_ReadBlocks_DMA+0x120>)
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 804472c:	ea4f 2948 	mov.w	r9, r8, lsl #9
    hsd->hdmarx->XferAbortCallback = NULL;
 8044730:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8044734:	460a      	mov	r2, r1
 8044736:	ea4f 0399 	mov.w	r3, r9, lsr #2
 804473a:	f105 0180 	add.w	r1, r5, #128	; 0x80
 804473e:	f7fe fd27 	bl	8043190 <HAL_DMA_Start_IT>
 8044742:	4605      	mov	r5, r0
 8044744:	b168      	cbz	r0, 8044762 <HAL_SD_ReadBlocks_DMA+0x92>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8044746:	6823      	ldr	r3, [r4, #0]
 8044748:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 804474a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 804474e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044750:	4a28      	ldr	r2, [pc, #160]	; (80447f4 <HAL_SD_ReadBlocks_DMA+0x124>)
 8044752:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044754:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044756:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 804475a:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804475c:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 8044760:	e7c1      	b.n	80446e6 <HAL_SD_ReadBlocks_DMA+0x16>
      __HAL_SD_DMA_ENABLE(hsd);
 8044762:	4b25      	ldr	r3, [pc, #148]	; (80447f8 <HAL_SD_ReadBlocks_DMA+0x128>)
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044764:	6820      	ldr	r0, [r4, #0]
      __HAL_SD_DMA_ENABLE(hsd);
 8044766:	601e      	str	r6, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044768:	6c63      	ldr	r3, [r4, #68]	; 0x44
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804476a:	f44f 7100 	mov.w	r1, #512	; 0x200
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 804476e:	2b01      	cmp	r3, #1
        add *= 512U;
 8044770:	bf18      	it	ne
 8044772:	027f      	lslne	r7, r7, #9
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044774:	f001 fdab 	bl	80462ce <SDMMC_CmdBlockLength>
      if(errorstate != HAL_SD_ERROR_NONE)
 8044778:	b148      	cbz	r0, 804478e <HAL_SD_ReadBlocks_DMA+0xbe>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804477a:	6823      	ldr	r3, [r4, #0]
 804477c:	4a1d      	ldr	r2, [pc, #116]	; (80447f4 <HAL_SD_ReadBlocks_DMA+0x124>)
 804477e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8044780:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044782:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 8044784:	4318      	orrs	r0, r3
 8044786:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8044788:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        return HAL_ERROR;
 804478c:	e7ac      	b.n	80446e8 <HAL_SD_ReadBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 804478e:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8044792:	e9cd 3900 	strd	r3, r9, [sp]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8044796:	2290      	movs	r2, #144	; 0x90
 8044798:	2302      	movs	r3, #2
 804479a:	e9cd 2302 	strd	r2, r3, [sp, #8]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 804479e:	9004      	str	r0, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80447a0:	2301      	movs	r3, #1
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80447a2:	4669      	mov	r1, sp
 80447a4:	6820      	ldr	r0, [r4, #0]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80447a6:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80447a8:	f001 fd7e 	bl	80462a8 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 80447ac:	f1b8 0f01 	cmp.w	r8, #1
 80447b0:	d913      	bls.n	80447da <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80447b2:	2382      	movs	r3, #130	; 0x82
 80447b4:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80447b6:	4639      	mov	r1, r7
 80447b8:	6820      	ldr	r0, [r4, #0]
 80447ba:	f001 fdb8 	bl	804632e <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 80447be:	2800      	cmp	r0, #0
 80447c0:	d092      	beq.n	80446e8 <HAL_SD_ReadBlocks_DMA+0x18>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80447c2:	6823      	ldr	r3, [r4, #0]
 80447c4:	4a0b      	ldr	r2, [pc, #44]	; (80447f4 <HAL_SD_ReadBlocks_DMA+0x124>)
 80447c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80447c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80447ca:	2501      	movs	r5, #1
        hsd->ErrorCode |= errorstate;
 80447cc:	4318      	orrs	r0, r3
        hsd->Context = SD_CONTEXT_NONE;
 80447ce:	2300      	movs	r3, #0
        hsd->ErrorCode |= errorstate;
 80447d0:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80447d2:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80447d6:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80447d8:	e786      	b.n	80446e8 <HAL_SD_ReadBlocks_DMA+0x18>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80447da:	2381      	movs	r3, #129	; 0x81
 80447dc:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80447de:	4639      	mov	r1, r7
 80447e0:	6820      	ldr	r0, [r4, #0]
 80447e2:	f001 fd8c 	bl	80462fe <SDMMC_CmdReadSingleBlock>
 80447e6:	e7ea      	b.n	80447be <HAL_SD_ReadBlocks_DMA+0xee>
    return HAL_BUSY;
 80447e8:	2502      	movs	r5, #2
 80447ea:	e77d      	b.n	80446e8 <HAL_SD_ReadBlocks_DMA+0x18>
 80447ec:	0804492f 	.word	0x0804492f
 80447f0:	08044e51 	.word	0x08044e51
 80447f4:	004005ff 	.word	0x004005ff
 80447f8:	4225858c 	.word	0x4225858c

080447fc <HAL_SD_WriteBlocks_DMA>:
{
 80447fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8044800:	4604      	mov	r4, r0
 8044802:	b087      	sub	sp, #28
 8044804:	4616      	mov	r6, r2
 8044806:	461f      	mov	r7, r3
  if(NULL == pData)
 8044808:	4689      	mov	r9, r1
 804480a:	b941      	cbnz	r1, 804481e <HAL_SD_WriteBlocks_DMA+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 804480c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 804480e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8044812:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8044814:	2501      	movs	r5, #1
}
 8044816:	4628      	mov	r0, r5
 8044818:	b007      	add	sp, #28
 804481a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if(hsd->State == HAL_SD_STATE_READY)
 804481e:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 8044822:	b2ed      	uxtb	r5, r5
 8044824:	2d01      	cmp	r5, #1
 8044826:	d177      	bne.n	8044918 <HAL_SD_WriteBlocks_DMA+0x11c>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044828:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 804482a:	18f3      	adds	r3, r6, r3
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 804482c:	2200      	movs	r2, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 804482e:	428b      	cmp	r3, r1
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044830:	6382      	str	r2, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8044832:	d904      	bls.n	804483e <HAL_SD_WriteBlocks_DMA+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8044834:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044836:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 804483a:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 804483c:	e7eb      	b.n	8044816 <HAL_SD_WriteBlocks_DMA+0x1a>
    hsd->State = HAL_SD_STATE_BUSY;
 804483e:	2303      	movs	r3, #3
 8044840:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8044844:	6800      	ldr	r0, [r0, #0]
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044846:	4935      	ldr	r1, [pc, #212]	; (804491c <HAL_SD_WriteBlocks_DMA+0x120>)
    hsd->Instance->DCTRL = 0U;
 8044848:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 804484a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 804484c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8044850:	f043 0302 	orr.w	r3, r3, #2
 8044854:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8044856:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8044858:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 804485a:	4931      	ldr	r1, [pc, #196]	; (8044920 <HAL_SD_WriteBlocks_DMA+0x124>)
    hsd->hdmatx->XferAbortCallback = NULL;
 804485c:	e9c3 1213 	strd	r1, r2, [r3, #76]	; 0x4c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044860:	6c63      	ldr	r3, [r4, #68]	; 0x44
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8044862:	f44f 7100 	mov.w	r1, #512	; 0x200
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8044866:	2b01      	cmp	r3, #1
      add *= 512U;
 8044868:	bf18      	it	ne
 804486a:	0276      	lslne	r6, r6, #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 804486c:	f001 fd2f 	bl	80462ce <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044870:	4602      	mov	r2, r0
 8044872:	6820      	ldr	r0, [r4, #0]
 8044874:	b142      	cbz	r2, 8044888 <HAL_SD_WriteBlocks_DMA+0x8c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044876:	4b2b      	ldr	r3, [pc, #172]	; (8044924 <HAL_SD_WriteBlocks_DMA+0x128>)
 8044878:	6383      	str	r3, [r0, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 804487a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 804487c:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 804487e:	4313      	orrs	r3, r2
 8044880:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044882:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_ERROR;
 8044886:	e7c6      	b.n	8044816 <HAL_SD_WriteBlocks_DMA+0x1a>
    if(NumberOfBlocks > 1U)
 8044888:	2f01      	cmp	r7, #1
 804488a:	d912      	bls.n	80448b2 <HAL_SD_WriteBlocks_DMA+0xb6>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 804488c:	23a0      	movs	r3, #160	; 0xa0
 804488e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8044890:	4631      	mov	r1, r6
 8044892:	f001 fd7c 	bl	804638e <SDMMC_CmdWriteMultiBlock>
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8044896:	4606      	mov	r6, r0
 8044898:	6822      	ldr	r2, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 804489a:	b180      	cbz	r0, 80448be <HAL_SD_WriteBlocks_DMA+0xc2>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 804489c:	4b21      	ldr	r3, [pc, #132]	; (8044924 <HAL_SD_WriteBlocks_DMA+0x128>)
 804489e:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80448a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80448a2:	2501      	movs	r5, #1
      hsd->ErrorCode |= errorstate;
 80448a4:	431e      	orrs	r6, r3
      hsd->Context = SD_CONTEXT_NONE;
 80448a6:	2300      	movs	r3, #0
      hsd->ErrorCode |= errorstate;
 80448a8:	63a6      	str	r6, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80448aa:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80448ae:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80448b0:	e7b1      	b.n	8044816 <HAL_SD_WriteBlocks_DMA+0x1a>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80448b2:	2390      	movs	r3, #144	; 0x90
 80448b4:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80448b6:	4631      	mov	r1, r6
 80448b8:	f001 fd51 	bl	804635e <SDMMC_CmdWriteSingleBlock>
 80448bc:	e7eb      	b.n	8044896 <HAL_SD_WriteBlocks_DMA+0x9a>
    __HAL_SD_DMA_ENABLE(hsd);
 80448be:	4b1a      	ldr	r3, [pc, #104]	; (8044928 <HAL_SD_WriteBlocks_DMA+0x12c>)
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80448c0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    __HAL_SD_DMA_ENABLE(hsd);
 80448c2:	f04f 0801 	mov.w	r8, #1
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80448c6:	027f      	lsls	r7, r7, #9
    __HAL_SD_DMA_ENABLE(hsd);
 80448c8:	f8c3 8000 	str.w	r8, [r3]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80448cc:	3280      	adds	r2, #128	; 0x80
 80448ce:	08bb      	lsrs	r3, r7, #2
 80448d0:	4649      	mov	r1, r9
 80448d2:	f7fe fc5d 	bl	8043190 <HAL_DMA_Start_IT>
 80448d6:	4605      	mov	r5, r0
 80448d8:	b180      	cbz	r0, 80448fc <HAL_SD_WriteBlocks_DMA+0x100>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80448da:	6822      	ldr	r2, [r4, #0]
 80448dc:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80448de:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80448e2:	f023 0302 	bic.w	r3, r3, #2
 80448e6:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80448e8:	4b0e      	ldr	r3, [pc, #56]	; (8044924 <HAL_SD_WriteBlocks_DMA+0x128>)
 80448ea:	6393      	str	r3, [r2, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80448ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80448ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80448f2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80448f4:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80448f8:	6326      	str	r6, [r4, #48]	; 0x30
 80448fa:	e78b      	b.n	8044814 <HAL_SD_WriteBlocks_DMA+0x18>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80448fc:	f04f 33ff 	mov.w	r3, #4294967295
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8044900:	e9cd 3700 	strd	r3, r7, [sp]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044904:	4669      	mov	r1, sp
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8044906:	2390      	movs	r3, #144	; 0x90
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044908:	6820      	ldr	r0, [r4, #0]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 804490a:	e9cd 3602 	strd	r3, r6, [sp, #8]
      config.DPSM          = SDIO_DPSM_ENABLE;
 804490e:	e9cd 6804 	strd	r6, r8, [sp, #16]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8044912:	f001 fcc9 	bl	80462a8 <SDIO_ConfigData>
      return HAL_OK;
 8044916:	e77e      	b.n	8044816 <HAL_SD_WriteBlocks_DMA+0x1a>
    return HAL_BUSY;
 8044918:	2502      	movs	r5, #2
 804491a:	e77c      	b.n	8044816 <HAL_SD_WriteBlocks_DMA+0x1a>
 804491c:	080445f9 	.word	0x080445f9
 8044920:	08044e51 	.word	0x08044e51
 8044924:	004005ff 	.word	0x004005ff
 8044928:	4225858c 	.word	0x4225858c

0804492c <HAL_SD_ErrorCallback>:
 804492c:	4770      	bx	lr

0804492e <SD_DMAReceiveCplt>:
{
 804492e:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044930:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8044932:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8044934:	2b82      	cmp	r3, #130	; 0x82
 8044936:	d109      	bne.n	804494c <SD_DMAReceiveCplt+0x1e>
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8044938:	6820      	ldr	r0, [r4, #0]
 804493a:	f001 fd41 	bl	80463c0 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 804493e:	b128      	cbz	r0, 804494c <SD_DMAReceiveCplt+0x1e>
      hsd->ErrorCode |= errorstate;
 8044940:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044942:	4318      	orrs	r0, r3
 8044944:	63a0      	str	r0, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 8044946:	4620      	mov	r0, r4
 8044948:	f7ff fff0 	bl	804492c <HAL_SD_ErrorCallback>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 804494c:	6823      	ldr	r3, [r4, #0]
 804494e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8044950:	f022 0208 	bic.w	r2, r2, #8
 8044954:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044956:	f240 523a 	movw	r2, #1338	; 0x53a
 804495a:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 804495c:	2301      	movs	r3, #1
 804495e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8044962:	2300      	movs	r3, #0
 8044964:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 8044966:	4620      	mov	r0, r4
 8044968:	f7fe f989 	bl	8042c7e <HAL_SD_RxCpltCallback>
}
 804496c:	bd10      	pop	{r4, pc}
	...

08044970 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8044970:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8044972:	0f9a      	lsrs	r2, r3, #30
 8044974:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8044976:	f3c3 6283 	ubfx	r2, r3, #26, #4
 804497a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 804497c:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8044980:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8044982:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8044986:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8044988:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 804498c:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 804498e:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8044990:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8044992:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8044994:	0d1a      	lsrs	r2, r3, #20
 8044996:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8044998:	f3c3 4203 	ubfx	r2, r3, #16, #4
 804499c:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 804499e:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80449a2:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80449a4:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80449a8:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80449aa:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80449ae:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80449b0:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80449b4:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 80449b6:	2200      	movs	r2, #0
 80449b8:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 80449ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 80449bc:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 80449be:	2a00      	cmp	r2, #0
 80449c0:	d16b      	bne.n	8044a9a <HAL_SD_GetCardCSD+0x12a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80449c2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80449c4:	f640 74fc 	movw	r4, #4092	; 0xffc
 80449c8:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 80449cc:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 80449d0:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80449d2:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 80449d6:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80449d8:	f3c2 6302 	ubfx	r3, r2, #24, #3
 80449dc:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80449de:	f3c2 5342 	ubfx	r3, r2, #21, #3
 80449e2:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80449e4:	f3c2 4382 	ubfx	r3, r2, #18, #3
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80449e8:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80449ec:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80449ee:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80449f0:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80449f2:	7e0a      	ldrb	r2, [r1, #24]
 80449f4:	f002 0207 	and.w	r2, r2, #7
 80449f8:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80449fa:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80449fc:	4093      	lsls	r3, r2
 80449fe:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8044a00:	7a0a      	ldrb	r2, [r1, #8]
 8044a02:	f002 040f 	and.w	r4, r2, #15
 8044a06:	2201      	movs	r2, #1
 8044a08:	40a2      	lsls	r2, r4
 8044a0a:	6582      	str	r2, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8044a0c:	0a52      	lsrs	r2, r2, #9
 8044a0e:	4353      	muls	r3, r2
 8044a10:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8044a12:	f44f 7300 	mov.w	r3, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8044a16:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8044a18:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8044a1a:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044a1e:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8044a20:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8044a24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8044a28:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8044a2a:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8044a2c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8044a2e:	0fda      	lsrs	r2, r3, #31
 8044a30:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8044a32:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8044a36:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8044a38:	f3c3 6282 	ubfx	r2, r3, #26, #3
 8044a3c:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8044a3e:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8044a42:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8044a44:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8044a48:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8044a4c:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8044a4e:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8044a52:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8044a56:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8044a5a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8044a5e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8044a62:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8044a66:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8044a6a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8044a6e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8044a72:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8044a76:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8044a7a:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8044a7e:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8044a82:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8044a86:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8044a8a:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8044a8e:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8044a92:	2301      	movs	r3, #1
 8044a94:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 8044a98:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8044a9a:	2a01      	cmp	r2, #1
 8044a9c:	d10f      	bne.n	8044abe <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8044a9e:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 8044aa2:	041b      	lsls	r3, r3, #16
 8044aa4:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8044aa8:	4313      	orrs	r3, r2
 8044aaa:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8044aac:	690b      	ldr	r3, [r1, #16]
 8044aae:	3301      	adds	r3, #1
 8044ab0:	029b      	lsls	r3, r3, #10
 8044ab2:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8044ab4:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8044ab6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8044aba:	6583      	str	r3, [r0, #88]	; 0x58
 8044abc:	e7ab      	b.n	8044a16 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044abe:	6803      	ldr	r3, [r0, #0]
 8044ac0:	4a05      	ldr	r2, [pc, #20]	; (8044ad8 <HAL_SD_GetCardCSD+0x168>)
 8044ac2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044ac4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8044ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8044aca:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8044acc:	2301      	movs	r3, #1
 8044ace:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8044ad2:	4618      	mov	r0, r3
 8044ad4:	e7e0      	b.n	8044a98 <HAL_SD_GetCardCSD+0x128>
 8044ad6:	bf00      	nop
 8044ad8:	004005ff 	.word	0x004005ff

08044adc <HAL_SD_InitCard>:
{
 8044adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8044ae0:	2300      	movs	r3, #0
{
 8044ae2:	b099      	sub	sp, #100	; 0x64
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8044ae4:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8044ae8:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8044aec:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8044aee:	2376      	movs	r3, #118	; 0x76
 8044af0:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDIO_Init(hsd->Instance, Init);
 8044af2:	ab0a      	add	r3, sp, #40	; 0x28
{
 8044af4:	4604      	mov	r4, r0
  status = SDIO_Init(hsd->Instance, Init);
 8044af6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8044afa:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044afe:	ab07      	add	r3, sp, #28
 8044b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044b02:	6820      	ldr	r0, [r4, #0]
 8044b04:	f001 fb8a 	bl	804621c <SDIO_Init>
  if(status != HAL_OK)
 8044b08:	4605      	mov	r5, r0
 8044b0a:	2800      	cmp	r0, #0
 8044b0c:	f040 80d4 	bne.w	8044cb8 <HAL_SD_InitCard+0x1dc>
  __HAL_SD_DISABLE(hsd);
 8044b10:	4f6a      	ldr	r7, [pc, #424]	; (8044cbc <HAL_SD_InitCard+0x1e0>)
  __HAL_SD_ENABLE(hsd);
 8044b12:	2601      	movs	r6, #1
  __HAL_SD_DISABLE(hsd);
 8044b14:	6038      	str	r0, [r7, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 8044b16:	6820      	ldr	r0, [r4, #0]
 8044b18:	f001 fba4 	bl	8046264 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8044b1c:	603e      	str	r6, [r7, #0]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044b1e:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 8044b20:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044b22:	f001 fc7f 	bl	8046424 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044b26:	4605      	mov	r5, r0
 8044b28:	b940      	cbnz	r0, 8044b3c <HAL_SD_InitCard+0x60>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8044b2a:	6820      	ldr	r0, [r4, #0]
 8044b2c:	f001 fca2 	bl	8046474 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044b30:	b158      	cbz	r0, 8044b4a <HAL_SD_InitCard+0x6e>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8044b32:	64a5      	str	r5, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8044b34:	6820      	ldr	r0, [r4, #0]
 8044b36:	f001 fc75 	bl	8046424 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044b3a:	b138      	cbz	r0, 8044b4c <HAL_SD_InitCard+0x70>
    hsd->State = HAL_SD_STATE_READY;
 8044b3c:	2501      	movs	r5, #1
 8044b3e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8044b42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044b44:	4318      	orrs	r0, r3
    hsd->ErrorCode |= errorstate;
 8044b46:	63a0      	str	r0, [r4, #56]	; 0x38
 8044b48:	e084      	b.n	8044c54 <HAL_SD_InitCard+0x178>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8044b4a:	64a6      	str	r6, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8044b4c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8044b4e:	2b01      	cmp	r3, #1
 8044b50:	d134      	bne.n	8044bbc <HAL_SD_InitCard+0xe0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8044b52:	2100      	movs	r1, #0
 8044b54:	6820      	ldr	r0, [r4, #0]
 8044b56:	f001 fccd 	bl	80464f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044b5a:	b378      	cbz	r0, 8044bbc <HAL_SD_InitCard+0xe0>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044b5c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8044b60:	e7ec      	b.n	8044b3c <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8044b62:	4631      	mov	r1, r6
 8044b64:	6820      	ldr	r0, [r4, #0]
 8044b66:	f001 fcc5 	bl	80464f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044b6a:	2800      	cmp	r0, #0
 8044b6c:	d1e6      	bne.n	8044b3c <HAL_SD_InitCard+0x60>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8044b6e:	4649      	mov	r1, r9
 8044b70:	6820      	ldr	r0, [r4, #0]
 8044b72:	f001 fcd7 	bl	8046524 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044b76:	2800      	cmp	r0, #0
 8044b78:	d1f0      	bne.n	8044b5c <HAL_SD_InitCard+0x80>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044b7a:	4631      	mov	r1, r6
 8044b7c:	6820      	ldr	r0, [r4, #0]
 8044b7e:	f001 fb90 	bl	80462a2 <SDIO_GetResponse>
    count++;
 8044b82:	9b06      	ldr	r3, [sp, #24]
 8044b84:	3301      	adds	r3, #1
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044b86:	4605      	mov	r5, r0
    count++;
 8044b88:	9306      	str	r3, [sp, #24]
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8044b8a:	0fc6      	lsrs	r6, r0, #31
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8044b8c:	9b06      	ldr	r3, [sp, #24]
 8044b8e:	42bb      	cmp	r3, r7
 8044b90:	d801      	bhi.n	8044b96 <HAL_SD_InitCard+0xba>
 8044b92:	2e00      	cmp	r6, #0
 8044b94:	d0e5      	beq.n	8044b62 <HAL_SD_InitCard+0x86>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8044b96:	9b06      	ldr	r3, [sp, #24]
 8044b98:	4543      	cmp	r3, r8
 8044b9a:	d816      	bhi.n	8044bca <HAL_SD_InitCard+0xee>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8044b9c:	f015 4580 	ands.w	r5, r5, #1073741824	; 0x40000000
 8044ba0:	f04f 0301 	mov.w	r3, #1
 8044ba4:	bf18      	it	ne
 8044ba6:	461d      	movne	r5, r3
 8044ba8:	6465      	str	r5, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8044baa:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8044bac:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8044bb0:	f001 fb60 	bl	8046274 <SDIO_GetPowerState>
 8044bb4:	b960      	cbnz	r0, 8044bd0 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044bb6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044bba:	e056      	b.n	8044c6a <HAL_SD_InitCard+0x18e>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8044bbc:	f64f 77fe 	movw	r7, #65534	; 0xfffe
{
 8044bc0:	2600      	movs	r6, #0
 8044bc2:	46b8      	mov	r8, r7
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8044bc4:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8044cc0 <HAL_SD_InitCard+0x1e4>
 8044bc8:	e7e0      	b.n	8044b8c <HAL_SD_InitCard+0xb0>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8044bca:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8044bce:	e7b5      	b.n	8044b3c <HAL_SD_InitCard+0x60>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044bd0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044bd2:	2b03      	cmp	r3, #3
 8044bd4:	d019      	beq.n	8044c0a <HAL_SD_InitCard+0x12e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8044bd6:	6820      	ldr	r0, [r4, #0]
 8044bd8:	f001 fced 	bl	80465b6 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044bdc:	2800      	cmp	r0, #0
 8044bde:	d144      	bne.n	8044c6a <HAL_SD_InitCard+0x18e>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044be0:	4601      	mov	r1, r0
 8044be2:	6820      	ldr	r0, [r4, #0]
 8044be4:	f001 fb5d 	bl	80462a2 <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044be8:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044bea:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044bec:	6820      	ldr	r0, [r4, #0]
 8044bee:	f001 fb58 	bl	80462a2 <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044bf2:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044bf4:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044bf6:	6820      	ldr	r0, [r4, #0]
 8044bf8:	f001 fb53 	bl	80462a2 <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044bfc:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044bfe:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044c00:	6820      	ldr	r0, [r4, #0]
 8044c02:	f001 fb4e 	bl	80462a2 <SDIO_GetResponse>
 8044c06:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044c0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044c0c:	2b03      	cmp	r3, #3
 8044c0e:	d125      	bne.n	8044c5c <HAL_SD_InitCard+0x180>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044c10:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8044c12:	2b03      	cmp	r3, #3
 8044c14:	d12f      	bne.n	8044c76 <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8044c16:	2104      	movs	r1, #4
 8044c18:	6820      	ldr	r0, [r4, #0]
 8044c1a:	f001 fb42 	bl	80462a2 <SDIO_GetResponse>
 8044c1e:	0d00      	lsrs	r0, r0, #20
 8044c20:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8044c22:	a90d      	add	r1, sp, #52	; 0x34
 8044c24:	4620      	mov	r0, r4
 8044c26:	f7ff fea3 	bl	8044970 <HAL_SD_GetCardCSD>
 8044c2a:	4605      	mov	r5, r0
 8044c2c:	2800      	cmp	r0, #0
 8044c2e:	d140      	bne.n	8044cb2 <HAL_SD_InitCard+0x1d6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8044c30:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8044c32:	4603      	mov	r3, r0
 8044c34:	0412      	lsls	r2, r2, #16
 8044c36:	6820      	ldr	r0, [r4, #0]
 8044c38:	f001 fbdc 	bl	80463f4 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044c3c:	b9a8      	cbnz	r0, 8044c6a <HAL_SD_InitCard+0x18e>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8044c3e:	f104 0310 	add.w	r3, r4, #16
 8044c42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8044c46:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044c4a:	1d23      	adds	r3, r4, #4
 8044c4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044c4e:	6820      	ldr	r0, [r4, #0]
 8044c50:	f001 fae4 	bl	804621c <SDIO_Init>
}
 8044c54:	4628      	mov	r0, r5
 8044c56:	b019      	add	sp, #100	; 0x64
 8044c58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8044c5c:	f10d 0116 	add.w	r1, sp, #22
 8044c60:	6820      	ldr	r0, [r4, #0]
 8044c62:	f001 fcd3 	bl	804660c <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c66:	2800      	cmp	r0, #0
 8044c68:	d0d2      	beq.n	8044c10 <HAL_SD_InitCard+0x134>
    hsd->State = HAL_SD_STATE_READY;
 8044c6a:	2501      	movs	r5, #1
 8044c6c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8044c70:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8044c72:	4308      	orrs	r0, r1
 8044c74:	e767      	b.n	8044b46 <HAL_SD_InitCard+0x6a>
    hsd->SdCard.RelCardAdd = sd_rca;
 8044c76:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8044c7a:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044c7c:	6820      	ldr	r0, [r4, #0]
 8044c7e:	0409      	lsls	r1, r1, #16
 8044c80:	f001 fcae 	bl	80465e0 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044c84:	2800      	cmp	r0, #0
 8044c86:	d1f0      	bne.n	8044c6a <HAL_SD_InitCard+0x18e>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044c88:	4601      	mov	r1, r0
 8044c8a:	6820      	ldr	r0, [r4, #0]
 8044c8c:	f001 fb09 	bl	80462a2 <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044c90:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044c92:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044c94:	6820      	ldr	r0, [r4, #0]
 8044c96:	f001 fb04 	bl	80462a2 <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044c9a:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8044c9c:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044c9e:	6820      	ldr	r0, [r4, #0]
 8044ca0:	f001 faff 	bl	80462a2 <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044ca4:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8044ca6:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8044ca8:	6820      	ldr	r0, [r4, #0]
 8044caa:	f001 fafa 	bl	80462a2 <SDIO_GetResponse>
 8044cae:	6720      	str	r0, [r4, #112]	; 0x70
 8044cb0:	e7b1      	b.n	8044c16 <HAL_SD_InitCard+0x13a>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044cb2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8044cb6:	e7d8      	b.n	8044c6a <HAL_SD_InitCard+0x18e>
    return HAL_ERROR;
 8044cb8:	2501      	movs	r5, #1
 8044cba:	e7cb      	b.n	8044c54 <HAL_SD_InitCard+0x178>
 8044cbc:	422580a0 	.word	0x422580a0
 8044cc0:	c1100000 	.word	0xc1100000

08044cc4 <HAL_SD_Init>:
{
 8044cc4:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8044cc6:	4604      	mov	r4, r0
 8044cc8:	b908      	cbnz	r0, 8044cce <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8044cca:	2001      	movs	r0, #1
}
 8044ccc:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8044cce:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8044cd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8044cd6:	b913      	cbnz	r3, 8044cde <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 8044cd8:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8044cda:	f006 feed 	bl	804bab8 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8044cde:	2303      	movs	r3, #3
 8044ce0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8044ce4:	4620      	mov	r0, r4
 8044ce6:	f7ff fef9 	bl	8044adc <HAL_SD_InitCard>
 8044cea:	2800      	cmp	r0, #0
 8044cec:	d1ed      	bne.n	8044cca <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8044cee:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8044cf0:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8044cf2:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8044cf4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8044cf8:	e7e8      	b.n	8044ccc <HAL_SD_Init+0x8>

08044cfa <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8044cfa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8044cfc:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8044cfe:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8044d00:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8044d02:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8044d04:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8044d06:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8044d08:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8044d0a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8044d0c:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8044d0e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8044d10:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8044d12:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8044d14:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8044d16:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8044d18:	61cb      	str	r3, [r1, #28]
}
 8044d1a:	2000      	movs	r0, #0
 8044d1c:	4770      	bx	lr
	...

08044d20 <HAL_SD_ConfigWideBusOperation>:
{
 8044d20:	b5f0      	push	{r4, r5, r6, r7, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 8044d22:	2303      	movs	r3, #3
 8044d24:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044d28:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8044d2a:	2b03      	cmp	r3, #3
{
 8044d2c:	b08b      	sub	sp, #44	; 0x2c
 8044d2e:	4604      	mov	r4, r0
 8044d30:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED)
 8044d32:	d002      	beq.n	8044d3a <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 8044d34:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8044d38:	d103      	bne.n	8044d42 <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044d3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8044d40:	e053      	b.n	8044dea <HAL_SD_ConfigWideBusOperation+0xca>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8044d42:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8044d46:	6800      	ldr	r0, [r0, #0]
 8044d48:	d12a      	bne.n	8044da0 <HAL_SD_ConfigWideBusOperation+0x80>
  uint32_t scr[2U] = {0U, 0U};
 8044d4a:	2100      	movs	r1, #0
 8044d4c:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8044d50:	f001 faa7 	bl	80462a2 <SDIO_GetResponse>
 8044d54:	0180      	lsls	r0, r0, #6
 8044d56:	d41e      	bmi.n	8044d96 <HAL_SD_ConfigWideBusOperation+0x76>
  errorstate = SD_FindSCR(hsd, scr);
 8044d58:	a904      	add	r1, sp, #16
 8044d5a:	4620      	mov	r0, r4
 8044d5c:	f7ff fc53 	bl	8044606 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044d60:	b960      	cbnz	r0, 8044d7c <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8044d62:	9b05      	ldr	r3, [sp, #20]
 8044d64:	0359      	lsls	r1, r3, #13
 8044d66:	d518      	bpl.n	8044d9a <HAL_SD_ConfigWideBusOperation+0x7a>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044d68:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8044d6a:	6820      	ldr	r0, [r4, #0]
 8044d6c:	0409      	lsls	r1, r1, #16
 8044d6e:	f001 fbc1 	bl	80464f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044d72:	b918      	cbnz	r0, 8044d7c <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8044d74:	2102      	movs	r1, #2
 8044d76:	6820      	ldr	r0, [r4, #0]
 8044d78:	f001 fbed 	bl	8046556 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8044d7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044d7e:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8044d80:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8044d82:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8044d84:	6827      	ldr	r7, [r4, #0]
 8044d86:	b395      	cbz	r5, 8044dee <HAL_SD_ConfigWideBusOperation+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044d88:	4b26      	ldr	r3, [pc, #152]	; (8044e24 <HAL_SD_ConfigWideBusOperation+0x104>)
 8044d8a:	63bb      	str	r3, [r7, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8044d8c:	2001      	movs	r0, #1
 8044d8e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8044d92:	b00b      	add	sp, #44	; 0x2c
 8044d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8044d96:	4630      	mov	r0, r6
 8044d98:	e7f0      	b.n	8044d7c <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044d9a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044d9e:	e7ed      	b.n	8044d7c <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8044da0:	bb01      	cbnz	r1, 8044de4 <HAL_SD_ConfigWideBusOperation+0xc4>
  uint32_t scr[2U] = {0U, 0U};
 8044da2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8044da6:	f001 fa7c 	bl	80462a2 <SDIO_GetResponse>
 8044daa:	0182      	lsls	r2, r0, #6
 8044dac:	d414      	bmi.n	8044dd8 <HAL_SD_ConfigWideBusOperation+0xb8>
  errorstate = SD_FindSCR(hsd, scr);
 8044dae:	a904      	add	r1, sp, #16
 8044db0:	4620      	mov	r0, r4
 8044db2:	f7ff fc28 	bl	8044606 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044db6:	b960      	cbnz	r0, 8044dd2 <HAL_SD_ConfigWideBusOperation+0xb2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8044db8:	9b05      	ldr	r3, [sp, #20]
 8044dba:	03db      	lsls	r3, r3, #15
 8044dbc:	d50f      	bpl.n	8044dde <HAL_SD_ConfigWideBusOperation+0xbe>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044dbe:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8044dc0:	6820      	ldr	r0, [r4, #0]
 8044dc2:	0409      	lsls	r1, r1, #16
 8044dc4:	f001 fb96 	bl	80464f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8044dc8:	b918      	cbnz	r0, 8044dd2 <HAL_SD_ConfigWideBusOperation+0xb2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8044dca:	4601      	mov	r1, r0
 8044dcc:	6820      	ldr	r0, [r4, #0]
 8044dce:	f001 fbc2 	bl	8046556 <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8044dd2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8044dd4:	4308      	orrs	r0, r1
 8044dd6:	e7d3      	b.n	8044d80 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8044dd8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8044ddc:	e7f9      	b.n	8044dd2 <HAL_SD_ConfigWideBusOperation+0xb2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8044dde:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8044de2:	e7f6      	b.n	8044dd2 <HAL_SD_ConfigWideBusOperation+0xb2>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8044de4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044de6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8044dea:	63a3      	str	r3, [r4, #56]	; 0x38
 8044dec:	e7c9      	b.n	8044d82 <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8044dee:	6863      	ldr	r3, [r4, #4]
 8044df0:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8044df2:	68a3      	ldr	r3, [r4, #8]
 8044df4:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8044df6:	68e3      	ldr	r3, [r4, #12]
    Init.BusWide             = WideMode;
 8044df8:	e9cd 3606 	strd	r3, r6, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8044dfc:	6963      	ldr	r3, [r4, #20]
 8044dfe:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8044e00:	69a3      	ldr	r3, [r4, #24]
 8044e02:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 8044e04:	ab0a      	add	r3, sp, #40	; 0x28
 8044e06:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8044e0a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8044e0e:	ab04      	add	r3, sp, #16
 8044e10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8044e12:	4638      	mov	r0, r7
 8044e14:	f001 fa02 	bl	804621c <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 8044e18:	2301      	movs	r3, #1
 8044e1a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 8044e1e:	4628      	mov	r0, r5
 8044e20:	e7b7      	b.n	8044d92 <HAL_SD_ConfigWideBusOperation+0x72>
 8044e22:	bf00      	nop
 8044e24:	004005ff 	.word	0x004005ff

08044e28 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044e28:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8044e2a:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044e2c:	0409      	lsls	r1, r1, #16
{
 8044e2e:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8044e30:	6800      	ldr	r0, [r0, #0]
 8044e32:	f001 fc3b 	bl	80466ac <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8044e36:	4601      	mov	r1, r0
 8044e38:	b928      	cbnz	r0, 8044e46 <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8044e3a:	6820      	ldr	r0, [r4, #0]
 8044e3c:	f001 fa31 	bl	80462a2 <SDIO_GetResponse>
}
 8044e40:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8044e44:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8044e46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044e48:	4319      	orrs	r1, r3
 8044e4a:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8044e4c:	2000      	movs	r0, #0
 8044e4e:	e7f7      	b.n	8044e40 <HAL_SD_GetCardState+0x18>

08044e50 <SD_DMAError>:
{
 8044e50:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044e52:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8044e54:	f7fe faa6 	bl	80433a4 <HAL_DMA_GetError>
 8044e58:	2802      	cmp	r0, #2
 8044e5a:	d026      	beq.n	8044eaa <SD_DMAError+0x5a>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8044e5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044e5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8044e60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8044e62:	2a01      	cmp	r2, #1
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8044e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8044e66:	d001      	beq.n	8044e6c <SD_DMAError+0x1c>
 8044e68:	2b01      	cmp	r3, #1
 8044e6a:	d11b      	bne.n	8044ea4 <SD_DMAError+0x54>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8044e6c:	6823      	ldr	r3, [r4, #0]
 8044e6e:	4a0f      	ldr	r2, [pc, #60]	; (8044eac <SD_DMAError+0x5c>)
 8044e70:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8044e72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8044e74:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8044e78:	63da      	str	r2, [r3, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8044e7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044e7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8044e80:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8044e82:	4620      	mov	r0, r4
 8044e84:	f7ff ffd0 	bl	8044e28 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044e88:	3805      	subs	r0, #5
 8044e8a:	2801      	cmp	r0, #1
 8044e8c:	d805      	bhi.n	8044e9a <SD_DMAError+0x4a>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8044e8e:	6820      	ldr	r0, [r4, #0]
 8044e90:	f001 fa96 	bl	80463c0 <SDMMC_CmdStopTransfer>
 8044e94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044e96:	4318      	orrs	r0, r3
 8044e98:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 8044e9a:	2301      	movs	r3, #1
 8044e9c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8044ea0:	2300      	movs	r3, #0
 8044ea2:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_SD_ErrorCallback(hsd);
 8044ea4:	4620      	mov	r0, r4
 8044ea6:	f7ff fd41 	bl	804492c <HAL_SD_ErrorCallback>
}
 8044eaa:	bd10      	pop	{r4, pc}
 8044eac:	004005ff 	.word	0x004005ff

08044eb0 <SD_DMATxAbort>:
{
 8044eb0:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8044eb2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044eb4:	6823      	ldr	r3, [r4, #0]
 8044eb6:	f240 523a 	movw	r2, #1338	; 0x53a
 8044eba:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8044ebc:	4620      	mov	r0, r4
 8044ebe:	f7ff ffb3 	bl	8044e28 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 8044ec2:	2301      	movs	r3, #1
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044ec4:	3805      	subs	r0, #5
  hsd->State = HAL_SD_STATE_READY;
 8044ec6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044eca:	2801      	cmp	r0, #1
  hsd->Context = SD_CONTEXT_NONE;
 8044ecc:	f04f 0300 	mov.w	r3, #0
 8044ed0:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8044ed2:	d805      	bhi.n	8044ee0 <SD_DMATxAbort+0x30>
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8044ed4:	6820      	ldr	r0, [r4, #0]
 8044ed6:	f001 fa73 	bl	80463c0 <SDMMC_CmdStopTransfer>
 8044eda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044edc:	4318      	orrs	r0, r3
 8044ede:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8044ee0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    HAL_SD_AbortCallback(hsd);
 8044ee2:	4620      	mov	r0, r4
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8044ee4:	b913      	cbnz	r3, 8044eec <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 8044ee6:	f7fd fec2 	bl	8042c6e <HAL_SD_AbortCallback>
}
 8044eea:	bd10      	pop	{r4, pc}
    HAL_SD_ErrorCallback(hsd);
 8044eec:	f7ff fd1e 	bl	804492c <HAL_SD_ErrorCallback>
}
 8044ef0:	e7fb      	b.n	8044eea <SD_DMATxAbort+0x3a>
	...

08044ef4 <HAL_SD_IRQHandler>:
{
 8044ef4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t context = hsd->Context;
 8044ef8:	6b05      	ldr	r5, [r0, #48]	; 0x30
{
 8044efa:	4604      	mov	r4, r0
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8044efc:	6800      	ldr	r0, [r0, #0]
 8044efe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044f00:	041a      	lsls	r2, r3, #16
 8044f02:	d51f      	bpl.n	8044f44 <HAL_SD_IRQHandler+0x50>
 8044f04:	072b      	lsls	r3, r5, #28
 8044f06:	d51d      	bpl.n	8044f44 <HAL_SD_IRQHandler+0x50>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8044f08:	6ae7      	ldr	r7, [r4, #44]	; 0x2c

  if (dataremaining > 0U)
 8044f0a:	b1c7      	cbz	r7, 8044f3e <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pRxBuffPtr;
 8044f0c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8044f0e:	1d35      	adds	r5, r6, #4
 8044f10:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8044f14:	6820      	ldr	r0, [r4, #0]
 8044f16:	f001 f99d 	bl	8046254 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8044f1a:	0a03      	lsrs	r3, r0, #8
      *tmp = (uint8_t)(data & 0xFFU);
 8044f1c:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8044f20:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8044f24:	0c03      	lsrs	r3, r0, #16
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8044f26:	0e00      	lsrs	r0, r0, #24
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8044f28:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8044f2c:	f805 0c01 	strb.w	r0, [r5, #-1]
 8044f30:	3504      	adds	r5, #4
    for(count = 0U; count < 8U; count++)
 8044f32:	4545      	cmp	r5, r8
 8044f34:	d1ee      	bne.n	8044f14 <HAL_SD_IRQHandler+0x20>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 8044f36:	3620      	adds	r6, #32
    hsd->RxXferSize = dataremaining;
 8044f38:	3f20      	subs	r7, #32
    hsd->pRxBuffPtr = tmp;
 8044f3a:	62a6      	str	r6, [r4, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8044f3c:	62e7      	str	r7, [r4, #44]	; 0x2c
}
 8044f3e:	b002      	add	sp, #8
 8044f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8044f44:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044f46:	05df      	lsls	r7, r3, #23
 8044f48:	d545      	bpl.n	8044fd6 <HAL_SD_IRQHandler+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8044f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8044f4e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8044f50:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8044f52:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8044f56:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8044f5a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8044f5c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8044f5e:	072e      	lsls	r6, r5, #28
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8044f60:	f023 0301 	bic.w	r3, r3, #1
 8044f64:	62c3      	str	r3, [r0, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 8044f66:	d51b      	bpl.n	8044fa0 <HAL_SD_IRQHandler+0xac>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8044f68:	f015 0f22 	tst.w	r5, #34	; 0x22
 8044f6c:	d008      	beq.n	8044f80 <HAL_SD_IRQHandler+0x8c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8044f6e:	f001 fa27 	bl	80463c0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8044f72:	b128      	cbz	r0, 8044f80 <HAL_SD_IRQHandler+0x8c>
          hsd->ErrorCode |= errorstate;
 8044f74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044f76:	4318      	orrs	r0, r3
 8044f78:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8044f7a:	4620      	mov	r0, r4
 8044f7c:	f7ff fcd6 	bl	804492c <HAL_SD_ErrorCallback>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8044f80:	6823      	ldr	r3, [r4, #0]
 8044f82:	f240 523a 	movw	r2, #1338	; 0x53a
 8044f86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8044f88:	2301      	movs	r3, #1
 8044f8a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8044f8e:	07a9      	lsls	r1, r5, #30
      hsd->Context = SD_CONTEXT_NONE;
 8044f90:	f04f 0300 	mov.w	r3, #0
 8044f94:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_RxCpltCallback(hsd);
 8044f96:	4620      	mov	r0, r4
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8044f98:	d01a      	beq.n	8044fd0 <HAL_SD_IRQHandler+0xdc>
        HAL_SD_RxCpltCallback(hsd);
 8044f9a:	f7fd fe70 	bl	8042c7e <HAL_SD_RxCpltCallback>
 8044f9e:	e7ce      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8044fa0:	062a      	lsls	r2, r5, #24
 8044fa2:	d5cc      	bpl.n	8044f3e <HAL_SD_IRQHandler+0x4a>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8044fa4:	06ab      	lsls	r3, r5, #26
 8044fa6:	d508      	bpl.n	8044fba <HAL_SD_IRQHandler+0xc6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8044fa8:	f001 fa0a 	bl	80463c0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8044fac:	b128      	cbz	r0, 8044fba <HAL_SD_IRQHandler+0xc6>
          hsd->ErrorCode |= errorstate;
 8044fae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8044fb0:	4318      	orrs	r0, r3
 8044fb2:	63a0      	str	r0, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8044fb4:	4620      	mov	r0, r4
 8044fb6:	f7ff fcb9 	bl	804492c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8044fba:	07af      	lsls	r7, r5, #30
 8044fbc:	d1bf      	bne.n	8044f3e <HAL_SD_IRQHandler+0x4a>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8044fbe:	6822      	ldr	r2, [r4, #0]
 8044fc0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8044fc2:	f023 0308 	bic.w	r3, r3, #8
 8044fc6:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8044fc8:	2301      	movs	r3, #1
 8044fca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8044fce:	4620      	mov	r0, r4
 8044fd0:	f7fd fe51 	bl	8042c76 <HAL_SD_TxCpltCallback>
 8044fd4:	e7b3      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8044fd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8044fd8:	045e      	lsls	r6, r3, #17
 8044fda:	d526      	bpl.n	804502a <HAL_SD_IRQHandler+0x136>
 8044fdc:	0729      	lsls	r1, r5, #28
 8044fde:	d524      	bpl.n	804502a <HAL_SD_IRQHandler+0x136>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 8044fe0:	6a67      	ldr	r7, [r4, #36]	; 0x24

  if (dataremaining > 0U)
 8044fe2:	2f00      	cmp	r7, #0
 8044fe4:	d0ab      	beq.n	8044f3e <HAL_SD_IRQHandler+0x4a>
  tmp = hsd->pTxBuffPtr;
 8044fe6:	6a26      	ldr	r6, [r4, #32]
 8044fe8:	1d35      	adds	r5, r6, #4
 8044fea:	f106 0824 	add.w	r8, r6, #36	; 0x24
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 8044fee:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 8044ff2:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 8044ff4:	f815 2c03 	ldrb.w	r2, [r5, #-3]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
      tmp++;
      dataremaining--;
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8044ff8:	6820      	ldr	r0, [r4, #0]
      data |= ((uint32_t)(*tmp) << 8U);
 8044ffa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8044ffe:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 8045000:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 8045004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8045008:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 804500a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 804500e:	a901      	add	r1, sp, #4
      data |= ((uint32_t)(*tmp) << 24U);
 8045010:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8045014:	3504      	adds	r5, #4
 8045016:	9301      	str	r3, [sp, #4]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8045018:	f001 f91f 	bl	804625a <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 804501c:	4545      	cmp	r5, r8
 804501e:	d1e6      	bne.n	8044fee <HAL_SD_IRQHandler+0xfa>
    }

    hsd->pTxBuffPtr = tmp;
 8045020:	3620      	adds	r6, #32
    hsd->TxXferSize = dataremaining;
 8045022:	3f20      	subs	r7, #32
    hsd->pTxBuffPtr = tmp;
 8045024:	6226      	str	r6, [r4, #32]
    hsd->TxXferSize = dataremaining;
 8045026:	6267      	str	r7, [r4, #36]	; 0x24
 8045028:	e789      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 804502a:	6b42      	ldr	r2, [r0, #52]	; 0x34
 804502c:	f240 233a 	movw	r3, #570	; 0x23a
 8045030:	421a      	tst	r2, r3
 8045032:	d084      	beq.n	8044f3e <HAL_SD_IRQHandler+0x4a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8045034:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045036:	079a      	lsls	r2, r3, #30
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8045038:	bf42      	ittt	mi
 804503a:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804503c:	f043 0302 	orrmi.w	r3, r3, #2
 8045040:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8045042:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045044:	071b      	lsls	r3, r3, #28
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8045046:	bf42      	ittt	mi
 8045048:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 804504a:	f043 0308 	orrmi.w	r3, r3, #8
 804504e:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8045050:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045052:	069f      	lsls	r7, r3, #26
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8045054:	bf42      	ittt	mi
 8045056:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045058:	f043 0320 	orrmi.w	r3, r3, #32
 804505c:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 804505e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8045060:	06de      	lsls	r6, r3, #27
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8045062:	bf42      	ittt	mi
 8045064:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045066:	f043 0310 	orrmi.w	r3, r3, #16
 804506a:	63a3      	strmi	r3, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 804506c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 804506e:	0599      	lsls	r1, r3, #22
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8045070:	bf42      	ittt	mi
 8045072:	6ba3      	ldrmi	r3, [r4, #56]	; 0x38
 8045074:	f043 0308 	orrmi.w	r3, r3, #8
 8045078:	63a3      	strmi	r3, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 804507a:	f240 733a 	movw	r3, #1850	; 0x73a
 804507e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8045080:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8045082:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8045086:	f023 0302 	bic.w	r3, r3, #2
 804508a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 804508c:	f001 f998 	bl	80463c0 <SDMMC_CmdStopTransfer>
 8045090:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8045092:	072a      	lsls	r2, r5, #28
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8045094:	ea40 0003 	orr.w	r0, r0, r3
 8045098:	63a0      	str	r0, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 804509a:	d508      	bpl.n	80450ae <HAL_SD_IRQHandler+0x1ba>
      hsd->State = HAL_SD_STATE_READY;
 804509c:	2301      	movs	r3, #1
 804509e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80450a2:	2300      	movs	r3, #0
 80450a4:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80450a6:	4620      	mov	r0, r4
 80450a8:	f7ff fc40 	bl	804492c <HAL_SD_ErrorCallback>
 80450ac:	e747      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80450ae:	062b      	lsls	r3, r5, #24
 80450b0:	f57f af45 	bpl.w	8044f3e <HAL_SD_IRQHandler+0x4a>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80450b4:	f015 0f30 	tst.w	r5, #48	; 0x30
 80450b8:	d00b      	beq.n	80450d2 <HAL_SD_IRQHandler+0x1de>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80450ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80450bc:	4b10      	ldr	r3, [pc, #64]	; (8045100 <HAL_SD_IRQHandler+0x20c>)
 80450be:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80450c0:	f7fe f8a0 	bl	8043204 <HAL_DMA_Abort_IT>
 80450c4:	2800      	cmp	r0, #0
 80450c6:	f43f af3a 	beq.w	8044f3e <HAL_SD_IRQHandler+0x4a>
          SD_DMATxAbort(hsd->hdmatx);
 80450ca:	6be0      	ldr	r0, [r4, #60]	; 0x3c
          SD_DMARxAbort(hsd->hdmarx);
 80450cc:	f7ff fef0 	bl	8044eb0 <SD_DMATxAbort>
 80450d0:	e735      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80450d2:	f015 0503 	ands.w	r5, r5, #3
 80450d6:	d009      	beq.n	80450ec <HAL_SD_IRQHandler+0x1f8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80450d8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80450da:	4b0a      	ldr	r3, [pc, #40]	; (8045104 <HAL_SD_IRQHandler+0x210>)
 80450dc:	6503      	str	r3, [r0, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80450de:	f7fe f891 	bl	8043204 <HAL_DMA_Abort_IT>
 80450e2:	2800      	cmp	r0, #0
 80450e4:	f43f af2b 	beq.w	8044f3e <HAL_SD_IRQHandler+0x4a>
          SD_DMARxAbort(hsd->hdmarx);
 80450e8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80450ea:	e7ef      	b.n	80450cc <HAL_SD_IRQHandler+0x1d8>
        hsd->State = HAL_SD_STATE_READY;
 80450ec:	2301      	movs	r3, #1
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80450ee:	63a5      	str	r5, [r4, #56]	; 0x38
        HAL_SD_AbortCallback(hsd);
 80450f0:	4620      	mov	r0, r4
        hsd->State = HAL_SD_STATE_READY;
 80450f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80450f6:	6325      	str	r5, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80450f8:	f7fd fdb9 	bl	8042c6e <HAL_SD_AbortCallback>
}
 80450fc:	e71f      	b.n	8044f3e <HAL_SD_IRQHandler+0x4a>
 80450fe:	bf00      	nop
 8045100:	08044eb1 	.word	0x08044eb1
 8045104:	08045109 	.word	0x08045109

08045108 <SD_DMARxAbort>:
 8045108:	f7ff bed2 	b.w	8044eb0 <SD_DMATxAbort>

0804510c <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 804510c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804510e:	4604      	mov	r4, r0
 8045110:	460e      	mov	r6, r1
 8045112:	4615      	mov	r5, r2
 8045114:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8045116:	6821      	ldr	r1, [r4, #0]
 8045118:	688a      	ldr	r2, [r1, #8]
 804511a:	ea36 0302 	bics.w	r3, r6, r2
 804511e:	d001      	beq.n	8045124 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8045120:	2000      	movs	r0, #0
 8045122:	e02d      	b.n	8045180 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8045124:	1c6b      	adds	r3, r5, #1
 8045126:	d0f7      	beq.n	8045118 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8045128:	f7fd fee4 	bl	8042ef4 <HAL_GetTick>
 804512c:	1bc0      	subs	r0, r0, r7
 804512e:	4285      	cmp	r5, r0
 8045130:	d8f1      	bhi.n	8045116 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8045132:	6823      	ldr	r3, [r4, #0]
 8045134:	685a      	ldr	r2, [r3, #4]
 8045136:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 804513a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 804513c:	6862      	ldr	r2, [r4, #4]
 804513e:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8045142:	d10a      	bne.n	804515a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
 8045144:	68a2      	ldr	r2, [r4, #8]
 8045146:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 804514a:	d002      	beq.n	8045152 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 804514c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8045150:	d103      	bne.n	804515a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4e>
          __HAL_SPI_DISABLE(hspi);
 8045152:	681a      	ldr	r2, [r3, #0]
 8045154:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045158:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 804515a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 804515c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8045160:	d107      	bne.n	8045172 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x66>
          SPI_RESET_CRC(hspi);
 8045162:	681a      	ldr	r2, [r3, #0]
 8045164:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8045168:	601a      	str	r2, [r3, #0]
 804516a:	681a      	ldr	r2, [r3, #0]
 804516c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8045170:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8045172:	2301      	movs	r3, #1
 8045174:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8045178:	2300      	movs	r3, #0
 804517a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 804517e:	2003      	movs	r0, #3
}
 8045180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08045184 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8045184:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8045186:	4613      	mov	r3, r2
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8045188:	4a12      	ldr	r2, [pc, #72]	; (80451d4 <SPI_EndRxTxTransaction+0x50>)
 804518a:	4e13      	ldr	r6, [pc, #76]	; (80451d8 <SPI_EndRxTxTransaction+0x54>)
 804518c:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804518e:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8045190:	fbb5 f6f6 	udiv	r6, r5, r6
 8045194:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8045198:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 804519a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 804519e:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80451a0:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80451a2:	d10b      	bne.n	80451bc <SPI_EndRxTxTransaction+0x38>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80451a4:	460a      	mov	r2, r1
 80451a6:	2180      	movs	r1, #128	; 0x80
 80451a8:	f7ff ffb0 	bl	804510c <SPI_WaitFlagStateUntilTimeout.constprop.7>
 80451ac:	b178      	cbz	r0, 80451ce <SPI_EndRxTxTransaction+0x4a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80451ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80451b0:	f043 0320 	orr.w	r3, r3, #32
 80451b4:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80451b6:	2003      	movs	r0, #3
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
}
 80451b8:	b002      	add	sp, #8
 80451ba:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 80451bc:	9b01      	ldr	r3, [sp, #4]
 80451be:	b133      	cbz	r3, 80451ce <SPI_EndRxTxTransaction+0x4a>
      count--;
 80451c0:	9b01      	ldr	r3, [sp, #4]
 80451c2:	3b01      	subs	r3, #1
 80451c4:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80451c6:	6823      	ldr	r3, [r4, #0]
 80451c8:	689b      	ldr	r3, [r3, #8]
 80451ca:	061b      	lsls	r3, r3, #24
 80451cc:	d4f6      	bmi.n	80451bc <SPI_EndRxTxTransaction+0x38>
  return HAL_OK;
 80451ce:	2000      	movs	r0, #0
 80451d0:	e7f2      	b.n	80451b8 <SPI_EndRxTxTransaction+0x34>
 80451d2:	bf00      	nop
 80451d4:	2000108c 	.word	0x2000108c
 80451d8:	016e3600 	.word	0x016e3600

080451dc <HAL_SPI_Init>:
{
 80451dc:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80451de:	4604      	mov	r4, r0
 80451e0:	2800      	cmp	r0, #0
 80451e2:	d036      	beq.n	8045252 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80451e4:	2300      	movs	r3, #0
 80451e6:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80451e8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80451ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80451f0:	b91b      	cbnz	r3, 80451fa <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80451f2:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80451f6:	f006 fd41 	bl	804bc7c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80451fa:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80451fc:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80451fe:	2302      	movs	r3, #2
 8045200:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8045204:	680b      	ldr	r3, [r1, #0]
 8045206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 804520a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 804520c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8045210:	4303      	orrs	r3, r0
 8045212:	68e0      	ldr	r0, [r4, #12]
 8045214:	4303      	orrs	r3, r0
 8045216:	6920      	ldr	r0, [r4, #16]
 8045218:	4303      	orrs	r3, r0
 804521a:	6960      	ldr	r0, [r4, #20]
 804521c:	4303      	orrs	r3, r0
 804521e:	69e0      	ldr	r0, [r4, #28]
 8045220:	4303      	orrs	r3, r0
 8045222:	6a20      	ldr	r0, [r4, #32]
 8045224:	4303      	orrs	r3, r0
 8045226:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8045228:	4303      	orrs	r3, r0
 804522a:	f402 7000 	and.w	r0, r2, #512	; 0x200
 804522e:	4303      	orrs	r3, r0
 8045230:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8045232:	0c12      	lsrs	r2, r2, #16
 8045234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8045236:	f002 0204 	and.w	r2, r2, #4
 804523a:	431a      	orrs	r2, r3
 804523c:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 804523e:	69cb      	ldr	r3, [r1, #28]
 8045240:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8045244:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8045246:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8045248:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 804524a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 804524c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8045250:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045252:	2001      	movs	r0, #1
 8045254:	e7fc      	b.n	8045250 <HAL_SPI_Init+0x74>

08045256 <HAL_SPI_TransmitReceive>:
{
 8045256:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804525a:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 804525c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8045260:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8045262:	2b01      	cmp	r3, #1
{
 8045264:	4604      	mov	r4, r0
 8045266:	460d      	mov	r5, r1
 8045268:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 804526a:	f000 80e2 	beq.w	8045432 <HAL_SPI_TransmitReceive+0x1dc>
 804526e:	2301      	movs	r3, #1
 8045270:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8045274:	f7fd fe3e 	bl	8042ef4 <HAL_GetTick>
  tmp_state           = hspi->State;
 8045278:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 804527c:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 804527e:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8045280:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8045282:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8045284:	d00a      	beq.n	804529c <HAL_SPI_TransmitReceive+0x46>
 8045286:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 804528a:	f040 80d0 	bne.w	804542e <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 804528e:	68a0      	ldr	r0, [r4, #8]
 8045290:	2800      	cmp	r0, #0
 8045292:	f040 80cc 	bne.w	804542e <HAL_SPI_TransmitReceive+0x1d8>
 8045296:	2b04      	cmp	r3, #4
 8045298:	f040 80c9 	bne.w	804542e <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 804529c:	2d00      	cmp	r5, #0
 804529e:	f000 80c4 	beq.w	804542a <HAL_SPI_TransmitReceive+0x1d4>
 80452a2:	f1b9 0f00 	cmp.w	r9, #0
 80452a6:	f000 80c0 	beq.w	804542a <HAL_SPI_TransmitReceive+0x1d4>
 80452aa:	2e00      	cmp	r6, #0
 80452ac:	f000 80bd 	beq.w	804542a <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80452b0:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80452b4:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80452b8:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80452ba:	bf1c      	itt	ne
 80452bc:	2305      	movne	r3, #5
 80452be:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80452c2:	2300      	movs	r3, #0
 80452c4:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80452c6:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80452ca:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80452cc:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80452ce:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80452d0:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 80452d2:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80452d4:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 80452d6:	bf58      	it	pl
 80452d8:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80452da:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 80452dc:	bf58      	it	pl
 80452de:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 80452e2:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 80452e4:	bf58      	it	pl
 80452e6:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80452e8:	68e2      	ldr	r2, [r4, #12]
 80452ea:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80452ee:	d158      	bne.n	80453a2 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80452f0:	b109      	cbz	r1, 80452f6 <HAL_SPI_TransmitReceive+0xa0>
 80452f2:	2e01      	cmp	r6, #1
 80452f4:	d107      	bne.n	8045306 <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80452f6:	f835 2b02 	ldrh.w	r2, [r5], #2
 80452fa:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80452fc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80452fe:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8045300:	3b01      	subs	r3, #1
 8045302:	b29b      	uxth	r3, r3
 8045304:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8045306:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8045308:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 804530a:	b29b      	uxth	r3, r3
 804530c:	b9ab      	cbnz	r3, 804533a <HAL_SPI_TransmitReceive+0xe4>
 804530e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045310:	b29b      	uxth	r3, r3
 8045312:	b993      	cbnz	r3, 804533a <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8045314:	4642      	mov	r2, r8
 8045316:	4639      	mov	r1, r7
 8045318:	4620      	mov	r0, r4
 804531a:	f7ff ff33 	bl	8045184 <SPI_EndRxTxTransaction>
 804531e:	2800      	cmp	r0, #0
 8045320:	f040 8081 	bne.w	8045426 <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8045324:	68a3      	ldr	r3, [r4, #8]
 8045326:	2b00      	cmp	r3, #0
 8045328:	d132      	bne.n	8045390 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 804532a:	6823      	ldr	r3, [r4, #0]
 804532c:	9001      	str	r0, [sp, #4]
 804532e:	68da      	ldr	r2, [r3, #12]
 8045330:	9201      	str	r2, [sp, #4]
 8045332:	689b      	ldr	r3, [r3, #8]
 8045334:	9301      	str	r3, [sp, #4]
 8045336:	9b01      	ldr	r3, [sp, #4]
 8045338:	e02a      	b.n	8045390 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 804533a:	6822      	ldr	r2, [r4, #0]
 804533c:	6893      	ldr	r3, [r2, #8]
 804533e:	0799      	lsls	r1, r3, #30
 8045340:	d50d      	bpl.n	804535e <HAL_SPI_TransmitReceive+0x108>
 8045342:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045344:	b29b      	uxth	r3, r3
 8045346:	b153      	cbz	r3, 804535e <HAL_SPI_TransmitReceive+0x108>
 8045348:	b14d      	cbz	r5, 804535e <HAL_SPI_TransmitReceive+0x108>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 804534a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804534c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8045350:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8045352:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8045354:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8045356:	3b01      	subs	r3, #1
 8045358:	b29b      	uxth	r3, r3
 804535a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 804535c:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 804535e:	6893      	ldr	r3, [r2, #8]
 8045360:	07db      	lsls	r3, r3, #31
 8045362:	d50c      	bpl.n	804537e <HAL_SPI_TransmitReceive+0x128>
 8045364:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045366:	b29b      	uxth	r3, r3
 8045368:	b14b      	cbz	r3, 804537e <HAL_SPI_TransmitReceive+0x128>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 804536a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804536c:	68d2      	ldr	r2, [r2, #12]
 804536e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8045372:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8045374:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8045376:	3b01      	subs	r3, #1
 8045378:	b29b      	uxth	r3, r3
 804537a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 804537c:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 804537e:	f7fd fdb9 	bl	8042ef4 <HAL_GetTick>
 8045382:	eba0 0008 	sub.w	r0, r0, r8
 8045386:	4287      	cmp	r7, r0
 8045388:	d8be      	bhi.n	8045308 <HAL_SPI_TransmitReceive+0xb2>
 804538a:	1c7e      	adds	r6, r7, #1
 804538c:	d0bc      	beq.n	8045308 <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 804538e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8045390:	2301      	movs	r3, #1
 8045392:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8045396:	2300      	movs	r3, #0
 8045398:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 804539c:	b003      	add	sp, #12
 804539e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80453a2:	b109      	cbz	r1, 80453a8 <HAL_SPI_TransmitReceive+0x152>
 80453a4:	2e01      	cmp	r6, #1
 80453a6:	d108      	bne.n	80453ba <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80453a8:	782a      	ldrb	r2, [r5, #0]
 80453aa:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80453ac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80453ae:	3301      	adds	r3, #1
 80453b0:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80453b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80453b4:	3b01      	subs	r3, #1
 80453b6:	b29b      	uxth	r3, r3
 80453b8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80453ba:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80453bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80453be:	b29b      	uxth	r3, r3
 80453c0:	b91b      	cbnz	r3, 80453ca <HAL_SPI_TransmitReceive+0x174>
 80453c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80453c4:	b29b      	uxth	r3, r3
 80453c6:	2b00      	cmp	r3, #0
 80453c8:	d0a4      	beq.n	8045314 <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80453ca:	6822      	ldr	r2, [r4, #0]
 80453cc:	6893      	ldr	r3, [r2, #8]
 80453ce:	0798      	lsls	r0, r3, #30
 80453d0:	d50e      	bpl.n	80453f0 <HAL_SPI_TransmitReceive+0x19a>
 80453d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80453d4:	b29b      	uxth	r3, r3
 80453d6:	b15b      	cbz	r3, 80453f0 <HAL_SPI_TransmitReceive+0x19a>
 80453d8:	b155      	cbz	r5, 80453f0 <HAL_SPI_TransmitReceive+0x19a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80453da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80453dc:	781b      	ldrb	r3, [r3, #0]
 80453de:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 80453e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80453e2:	3301      	adds	r3, #1
 80453e4:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80453e6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80453e8:	3b01      	subs	r3, #1
 80453ea:	b29b      	uxth	r3, r3
 80453ec:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80453ee:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80453f0:	6822      	ldr	r2, [r4, #0]
 80453f2:	6893      	ldr	r3, [r2, #8]
 80453f4:	07d9      	lsls	r1, r3, #31
 80453f6:	d50d      	bpl.n	8045414 <HAL_SPI_TransmitReceive+0x1be>
 80453f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80453fa:	b29b      	uxth	r3, r3
 80453fc:	b153      	cbz	r3, 8045414 <HAL_SPI_TransmitReceive+0x1be>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80453fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045400:	68d2      	ldr	r2, [r2, #12]
 8045402:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8045404:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8045406:	3301      	adds	r3, #1
 8045408:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 804540a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 804540c:	3b01      	subs	r3, #1
 804540e:	b29b      	uxth	r3, r3
 8045410:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8045412:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8045414:	f7fd fd6e 	bl	8042ef4 <HAL_GetTick>
 8045418:	eba0 0008 	sub.w	r0, r0, r8
 804541c:	4287      	cmp	r7, r0
 804541e:	d8cd      	bhi.n	80453bc <HAL_SPI_TransmitReceive+0x166>
 8045420:	1c7b      	adds	r3, r7, #1
 8045422:	d0cb      	beq.n	80453bc <HAL_SPI_TransmitReceive+0x166>
 8045424:	e7b3      	b.n	804538e <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8045426:	2320      	movs	r3, #32
 8045428:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 804542a:	2001      	movs	r0, #1
 804542c:	e7b0      	b.n	8045390 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 804542e:	2002      	movs	r0, #2
 8045430:	e7ae      	b.n	8045390 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8045432:	2002      	movs	r0, #2
 8045434:	e7b2      	b.n	804539c <HAL_SPI_TransmitReceive+0x146>

08045436 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8045436:	6803      	ldr	r3, [r0, #0]
 8045438:	68da      	ldr	r2, [r3, #12]
 804543a:	f042 0201 	orr.w	r2, r2, #1
 804543e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8045440:	689a      	ldr	r2, [r3, #8]
 8045442:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8045446:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8045448:	bf1e      	ittt	ne
 804544a:	681a      	ldrne	r2, [r3, #0]
 804544c:	f042 0201 	orrne.w	r2, r2, #1
 8045450:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8045452:	2000      	movs	r0, #0
 8045454:	4770      	bx	lr

08045456 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8045456:	6803      	ldr	r3, [r0, #0]
 8045458:	68da      	ldr	r2, [r3, #12]
 804545a:	f022 0201 	bic.w	r2, r2, #1
 804545e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8045460:	6a19      	ldr	r1, [r3, #32]
 8045462:	f241 1211 	movw	r2, #4369	; 0x1111
 8045466:	4211      	tst	r1, r2
 8045468:	d108      	bne.n	804547c <HAL_TIM_Base_Stop_IT+0x26>
 804546a:	6a19      	ldr	r1, [r3, #32]
 804546c:	f240 4244 	movw	r2, #1092	; 0x444
 8045470:	4211      	tst	r1, r2
 8045472:	bf02      	ittt	eq
 8045474:	681a      	ldreq	r2, [r3, #0]
 8045476:	f022 0201 	biceq.w	r2, r2, #1
 804547a:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 804547c:	2000      	movs	r0, #0
 804547e:	4770      	bx	lr

08045480 <HAL_TIM_PeriodElapsedCallback>:
 8045480:	4770      	bx	lr

08045482 <HAL_TIM_OC_DelayElapsedCallback>:
 8045482:	4770      	bx	lr

08045484 <HAL_TIM_IC_CaptureCallback>:
 8045484:	4770      	bx	lr

08045486 <HAL_TIM_PWM_PulseFinishedCallback>:
 8045486:	4770      	bx	lr

08045488 <HAL_TIM_TriggerCallback>:
 8045488:	4770      	bx	lr

0804548a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 804548a:	6803      	ldr	r3, [r0, #0]
 804548c:	691a      	ldr	r2, [r3, #16]
 804548e:	0791      	lsls	r1, r2, #30
{
 8045490:	b510      	push	{r4, lr}
 8045492:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8045494:	d50e      	bpl.n	80454b4 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8045496:	68da      	ldr	r2, [r3, #12]
 8045498:	0792      	lsls	r2, r2, #30
 804549a:	d50b      	bpl.n	80454b4 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 804549c:	f06f 0202 	mvn.w	r2, #2
 80454a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80454a2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80454a4:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80454a6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80454a8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80454aa:	d077      	beq.n	804559c <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80454ac:	f7ff ffea 	bl	8045484 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80454b0:	2300      	movs	r3, #0
 80454b2:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80454b4:	6823      	ldr	r3, [r4, #0]
 80454b6:	691a      	ldr	r2, [r3, #16]
 80454b8:	0750      	lsls	r0, r2, #29
 80454ba:	d510      	bpl.n	80454de <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80454bc:	68da      	ldr	r2, [r3, #12]
 80454be:	0751      	lsls	r1, r2, #29
 80454c0:	d50d      	bpl.n	80454de <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80454c2:	f06f 0204 	mvn.w	r2, #4
 80454c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80454c8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80454ca:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80454cc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80454d0:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80454d2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80454d4:	d068      	beq.n	80455a8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80454d6:	f7ff ffd5 	bl	8045484 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80454da:	2300      	movs	r3, #0
 80454dc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80454de:	6823      	ldr	r3, [r4, #0]
 80454e0:	691a      	ldr	r2, [r3, #16]
 80454e2:	0712      	lsls	r2, r2, #28
 80454e4:	d50f      	bpl.n	8045506 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80454e6:	68da      	ldr	r2, [r3, #12]
 80454e8:	0710      	lsls	r0, r2, #28
 80454ea:	d50c      	bpl.n	8045506 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80454ec:	f06f 0208 	mvn.w	r2, #8
 80454f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80454f2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80454f4:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80454f6:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80454f8:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80454fa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80454fc:	d05a      	beq.n	80455b4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80454fe:	f7ff ffc1 	bl	8045484 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8045502:	2300      	movs	r3, #0
 8045504:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8045506:	6823      	ldr	r3, [r4, #0]
 8045508:	691a      	ldr	r2, [r3, #16]
 804550a:	06d2      	lsls	r2, r2, #27
 804550c:	d510      	bpl.n	8045530 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 804550e:	68da      	ldr	r2, [r3, #12]
 8045510:	06d0      	lsls	r0, r2, #27
 8045512:	d50d      	bpl.n	8045530 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8045514:	f06f 0210 	mvn.w	r2, #16
 8045518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 804551a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 804551c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 804551e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8045522:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8045524:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8045526:	d04b      	beq.n	80455c0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8045528:	f7ff ffac 	bl	8045484 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804552c:	2300      	movs	r3, #0
 804552e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8045530:	6823      	ldr	r3, [r4, #0]
 8045532:	691a      	ldr	r2, [r3, #16]
 8045534:	07d1      	lsls	r1, r2, #31
 8045536:	d508      	bpl.n	804554a <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8045538:	68da      	ldr	r2, [r3, #12]
 804553a:	07d2      	lsls	r2, r2, #31
 804553c:	d505      	bpl.n	804554a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 804553e:	f06f 0201 	mvn.w	r2, #1
 8045542:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8045544:	4620      	mov	r0, r4
 8045546:	f7ff ff9b 	bl	8045480 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 804554a:	6823      	ldr	r3, [r4, #0]
 804554c:	691a      	ldr	r2, [r3, #16]
 804554e:	0610      	lsls	r0, r2, #24
 8045550:	d508      	bpl.n	8045564 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8045552:	68da      	ldr	r2, [r3, #12]
 8045554:	0611      	lsls	r1, r2, #24
 8045556:	d505      	bpl.n	8045564 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8045558:	f06f 0280 	mvn.w	r2, #128	; 0x80
 804555c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 804555e:	4620      	mov	r0, r4
 8045560:	f000 f997 	bl	8045892 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8045564:	6823      	ldr	r3, [r4, #0]
 8045566:	691a      	ldr	r2, [r3, #16]
 8045568:	0652      	lsls	r2, r2, #25
 804556a:	d508      	bpl.n	804557e <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 804556c:	68da      	ldr	r2, [r3, #12]
 804556e:	0650      	lsls	r0, r2, #25
 8045570:	d505      	bpl.n	804557e <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8045572:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8045576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8045578:	4620      	mov	r0, r4
 804557a:	f7ff ff85 	bl	8045488 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 804557e:	6823      	ldr	r3, [r4, #0]
 8045580:	691a      	ldr	r2, [r3, #16]
 8045582:	0691      	lsls	r1, r2, #26
 8045584:	d522      	bpl.n	80455cc <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8045586:	68da      	ldr	r2, [r3, #12]
 8045588:	0692      	lsls	r2, r2, #26
 804558a:	d51f      	bpl.n	80455cc <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 804558c:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8045590:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8045592:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8045594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8045598:	f000 b97a 	b.w	8045890 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 804559c:	f7ff ff71 	bl	8045482 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80455a0:	4620      	mov	r0, r4
 80455a2:	f7ff ff70 	bl	8045486 <HAL_TIM_PWM_PulseFinishedCallback>
 80455a6:	e783      	b.n	80454b0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80455a8:	f7ff ff6b 	bl	8045482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80455ac:	4620      	mov	r0, r4
 80455ae:	f7ff ff6a 	bl	8045486 <HAL_TIM_PWM_PulseFinishedCallback>
 80455b2:	e792      	b.n	80454da <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80455b4:	f7ff ff65 	bl	8045482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80455b8:	4620      	mov	r0, r4
 80455ba:	f7ff ff64 	bl	8045486 <HAL_TIM_PWM_PulseFinishedCallback>
 80455be:	e7a0      	b.n	8045502 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80455c0:	f7ff ff5f 	bl	8045482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80455c4:	4620      	mov	r0, r4
 80455c6:	f7ff ff5e 	bl	8045486 <HAL_TIM_PWM_PulseFinishedCallback>
 80455ca:	e7af      	b.n	804552c <HAL_TIM_IRQHandler+0xa2>
}
 80455cc:	bd10      	pop	{r4, pc}
	...

080455d0 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80455d0:	4a30      	ldr	r2, [pc, #192]	; (8045694 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80455d2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80455d4:	4290      	cmp	r0, r2
 80455d6:	d012      	beq.n	80455fe <TIM_Base_SetConfig+0x2e>
 80455d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80455dc:	d00f      	beq.n	80455fe <TIM_Base_SetConfig+0x2e>
 80455de:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80455e2:	4290      	cmp	r0, r2
 80455e4:	d00b      	beq.n	80455fe <TIM_Base_SetConfig+0x2e>
 80455e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80455ea:	4290      	cmp	r0, r2
 80455ec:	d007      	beq.n	80455fe <TIM_Base_SetConfig+0x2e>
 80455ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80455f2:	4290      	cmp	r0, r2
 80455f4:	d003      	beq.n	80455fe <TIM_Base_SetConfig+0x2e>
 80455f6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80455fa:	4290      	cmp	r0, r2
 80455fc:	d119      	bne.n	8045632 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80455fe:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8045600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8045604:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8045606:	4a23      	ldr	r2, [pc, #140]	; (8045694 <TIM_Base_SetConfig+0xc4>)
 8045608:	4290      	cmp	r0, r2
 804560a:	d029      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 804560c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8045610:	d026      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045612:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8045616:	4290      	cmp	r0, r2
 8045618:	d022      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 804561a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 804561e:	4290      	cmp	r0, r2
 8045620:	d01e      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045622:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045626:	4290      	cmp	r0, r2
 8045628:	d01a      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 804562a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 804562e:	4290      	cmp	r0, r2
 8045630:	d016      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045632:	4a19      	ldr	r2, [pc, #100]	; (8045698 <TIM_Base_SetConfig+0xc8>)
 8045634:	4290      	cmp	r0, r2
 8045636:	d013      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045638:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 804563c:	4290      	cmp	r0, r2
 804563e:	d00f      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045640:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045644:	4290      	cmp	r0, r2
 8045646:	d00b      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045648:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 804564c:	4290      	cmp	r0, r2
 804564e:	d007      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045650:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8045654:	4290      	cmp	r0, r2
 8045656:	d003      	beq.n	8045660 <TIM_Base_SetConfig+0x90>
 8045658:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 804565c:	4290      	cmp	r0, r2
 804565e:	d103      	bne.n	8045668 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8045660:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8045662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8045666:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8045668:	694a      	ldr	r2, [r1, #20]
 804566a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 804566e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8045670:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8045672:	688b      	ldr	r3, [r1, #8]
 8045674:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8045676:	680b      	ldr	r3, [r1, #0]
 8045678:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 804567a:	4b06      	ldr	r3, [pc, #24]	; (8045694 <TIM_Base_SetConfig+0xc4>)
 804567c:	4298      	cmp	r0, r3
 804567e:	d003      	beq.n	8045688 <TIM_Base_SetConfig+0xb8>
 8045680:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8045684:	4298      	cmp	r0, r3
 8045686:	d101      	bne.n	804568c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8045688:	690b      	ldr	r3, [r1, #16]
 804568a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 804568c:	2301      	movs	r3, #1
 804568e:	6143      	str	r3, [r0, #20]
}
 8045690:	4770      	bx	lr
 8045692:	bf00      	nop
 8045694:	40010000 	.word	0x40010000
 8045698:	40014000 	.word	0x40014000

0804569c <HAL_TIM_Base_Init>:
{
 804569c:	b510      	push	{r4, lr}
  if (htim == NULL)
 804569e:	4604      	mov	r4, r0
 80456a0:	b1a0      	cbz	r0, 80456cc <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80456a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80456a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80456aa:	b91b      	cbnz	r3, 80456b4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80456ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80456b0:	f006 f854 	bl	804b75c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80456b4:	2302      	movs	r3, #2
 80456b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80456ba:	6820      	ldr	r0, [r4, #0]
 80456bc:	1d21      	adds	r1, r4, #4
 80456be:	f7ff ff87 	bl	80455d0 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80456c2:	2301      	movs	r3, #1
 80456c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80456c8:	2000      	movs	r0, #0
}
 80456ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80456cc:	2001      	movs	r0, #1
 80456ce:	e7fc      	b.n	80456ca <HAL_TIM_Base_Init+0x2e>

080456d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80456d0:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80456d2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80456d4:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80456d6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80456da:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80456de:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80456e0:	6083      	str	r3, [r0, #8]
}
 80456e2:	bd10      	pop	{r4, pc}

080456e4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80456e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80456e8:	2b01      	cmp	r3, #1
{
 80456ea:	b570      	push	{r4, r5, r6, lr}
 80456ec:	4604      	mov	r4, r0
 80456ee:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80456f2:	d019      	beq.n	8045728 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80456f4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80456f8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80456fa:	2301      	movs	r3, #1
 80456fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8045700:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8045702:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8045706:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 804570a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 804570c:	680b      	ldr	r3, [r1, #0]
 804570e:	2b40      	cmp	r3, #64	; 0x40
 8045710:	d065      	beq.n	80457de <HAL_TIM_ConfigClockSource+0xfa>
 8045712:	d815      	bhi.n	8045740 <HAL_TIM_ConfigClockSource+0x5c>
 8045714:	2b10      	cmp	r3, #16
 8045716:	d00c      	beq.n	8045732 <HAL_TIM_ConfigClockSource+0x4e>
 8045718:	d807      	bhi.n	804572a <HAL_TIM_ConfigClockSource+0x46>
 804571a:	b153      	cbz	r3, 8045732 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 804571c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 804571e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8045720:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8045724:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8045728:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 804572a:	2b20      	cmp	r3, #32
 804572c:	d001      	beq.n	8045732 <HAL_TIM_ConfigClockSource+0x4e>
 804572e:	2b30      	cmp	r3, #48	; 0x30
 8045730:	d1f4      	bne.n	804571c <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8045732:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045734:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8045738:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 804573c:	4313      	orrs	r3, r2
 804573e:	e01a      	b.n	8045776 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8045740:	2b60      	cmp	r3, #96	; 0x60
 8045742:	d034      	beq.n	80457ae <HAL_TIM_ConfigClockSource+0xca>
 8045744:	d819      	bhi.n	804577a <HAL_TIM_ConfigClockSource+0x96>
 8045746:	2b50      	cmp	r3, #80	; 0x50
 8045748:	d1e8      	bne.n	804571c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 804574a:	684a      	ldr	r2, [r1, #4]
 804574c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 804574e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8045750:	6a05      	ldr	r5, [r0, #32]
 8045752:	f025 0501 	bic.w	r5, r5, #1
 8045756:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8045758:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 804575a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 804575e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8045762:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8045766:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8045768:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 804576a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 804576c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 804576e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045772:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8045776:	6083      	str	r3, [r0, #8]
 8045778:	e7d0      	b.n	804571c <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 804577a:	2b70      	cmp	r3, #112	; 0x70
 804577c:	d00c      	beq.n	8045798 <HAL_TIM_ConfigClockSource+0xb4>
 804577e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8045782:	d1cb      	bne.n	804571c <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8045784:	68cb      	ldr	r3, [r1, #12]
 8045786:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 804578a:	f7ff ffa1 	bl	80456d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 804578e:	6822      	ldr	r2, [r4, #0]
 8045790:	6893      	ldr	r3, [r2, #8]
 8045792:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8045796:	e008      	b.n	80457aa <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8045798:	68cb      	ldr	r3, [r1, #12]
 804579a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 804579e:	f7ff ff97 	bl	80456d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80457a2:	6822      	ldr	r2, [r4, #0]
 80457a4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80457a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80457aa:	6093      	str	r3, [r2, #8]
      break;
 80457ac:	e7b6      	b.n	804571c <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80457ae:	684d      	ldr	r5, [r1, #4]
 80457b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80457b2:	6a01      	ldr	r1, [r0, #32]
 80457b4:	f021 0110 	bic.w	r1, r1, #16
 80457b8:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80457ba:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80457bc:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80457be:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80457c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80457c6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80457ca:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80457ce:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80457d0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80457d2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80457d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80457d8:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80457dc:	e7cb      	b.n	8045776 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80457de:	684a      	ldr	r2, [r1, #4]
 80457e0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80457e2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80457e4:	6a05      	ldr	r5, [r0, #32]
 80457e6:	f025 0501 	bic.w	r5, r5, #1
 80457ea:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80457ec:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80457ee:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80457f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80457f6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80457fa:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80457fc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80457fe:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8045800:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8045802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8045806:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 804580a:	e7b4      	b.n	8045776 <HAL_TIM_ConfigClockSource+0x92>

0804580c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 804580c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8045810:	2b01      	cmp	r3, #1
{
 8045812:	b530      	push	{r4, r5, lr}
 8045814:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8045818:	d035      	beq.n	8045886 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 804581a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 804581e:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8045820:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8045822:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8045824:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8045828:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 804582a:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 804582c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8045830:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8045832:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8045834:	4c15      	ldr	r4, [pc, #84]	; (804588c <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8045836:	42a3      	cmp	r3, r4
 8045838:	d01a      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 804583a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 804583e:	d017      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045840:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8045844:	42a3      	cmp	r3, r4
 8045846:	d013      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045848:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 804584c:	42a3      	cmp	r3, r4
 804584e:	d00f      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045850:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8045854:	42a3      	cmp	r3, r4
 8045856:	d00b      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045858:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 804585c:	42a3      	cmp	r3, r4
 804585e:	d007      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045860:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 8045864:	42a3      	cmp	r3, r4
 8045866:	d003      	beq.n	8045870 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8045868:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 804586c:	42a3      	cmp	r3, r4
 804586e:	d104      	bne.n	804587a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8045870:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8045872:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8045876:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8045878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 804587a:	2301      	movs	r3, #1
 804587c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8045880:	2300      	movs	r3, #0
 8045882:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8045886:	4618      	mov	r0, r3

  return HAL_OK;
}
 8045888:	bd30      	pop	{r4, r5, pc}
 804588a:	bf00      	nop
 804588c:	40010000 	.word	0x40010000

08045890 <HAL_TIMEx_CommutCallback>:
 8045890:	4770      	bx	lr

08045892 <HAL_TIMEx_BreakCallback>:
 8045892:	4770      	bx	lr

08045894 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8045894:	6803      	ldr	r3, [r0, #0]
 8045896:	68da      	ldr	r2, [r3, #12]
 8045898:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 804589c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804589e:	695a      	ldr	r2, [r3, #20]
 80458a0:	f022 0201 	bic.w	r2, r2, #1
 80458a4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80458a6:	2320      	movs	r3, #32
 80458a8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 80458ac:	4770      	bx	lr
	...

080458b0 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80458b0:	6803      	ldr	r3, [r0, #0]
 80458b2:	68c1      	ldr	r1, [r0, #12]
 80458b4:	691a      	ldr	r2, [r3, #16]
{
 80458b6:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80458b8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 80458bc:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80458be:	430a      	orrs	r2, r1
 80458c0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80458c2:	6925      	ldr	r5, [r4, #16]
 80458c4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 80458c6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80458c8:	69c0      	ldr	r0, [r0, #28]
 80458ca:	432a      	orrs	r2, r5
 80458cc:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80458ce:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80458d2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80458d4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80458d8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80458da:	430a      	orrs	r2, r1
 80458dc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80458de:	695a      	ldr	r2, [r3, #20]
 80458e0:	69a1      	ldr	r1, [r4, #24]
 80458e2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80458e6:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80458e8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80458ec:	615a      	str	r2, [r3, #20]
 80458ee:	4a26      	ldr	r2, [pc, #152]	; (8045988 <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80458f0:	d129      	bne.n	8045946 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80458f2:	4293      	cmp	r3, r2
 80458f4:	d003      	beq.n	80458fe <UART_SetConfig+0x4e>
 80458f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80458fa:	4293      	cmp	r3, r2
 80458fc:	d120      	bne.n	8045940 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80458fe:	f7fe fb0f 	bl	8043f20 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8045902:	6862      	ldr	r2, [r4, #4]
 8045904:	2600      	movs	r6, #0
 8045906:	1892      	adds	r2, r2, r2
 8045908:	f04f 0119 	mov.w	r1, #25
 804590c:	eb46 0306 	adc.w	r3, r6, r6
 8045910:	fba0 0101 	umull	r0, r1, r0, r1
 8045914:	f7fb fa82 	bl	8040e1c <__aeabi_uldivmod>
 8045918:	2164      	movs	r1, #100	; 0x64
 804591a:	fbb0 f5f1 	udiv	r5, r0, r1
 804591e:	fb01 0315 	mls	r3, r1, r5, r0
 8045922:	00db      	lsls	r3, r3, #3
 8045924:	3332      	adds	r3, #50	; 0x32
 8045926:	fbb3 f3f1 	udiv	r3, r3, r1
 804592a:	f003 0207 	and.w	r2, r3, #7
 804592e:	005b      	lsls	r3, r3, #1
 8045930:	6821      	ldr	r1, [r4, #0]
 8045932:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8045936:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 804593a:	4413      	add	r3, r2
 804593c:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 804593e:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8045940:	f7fe fade 	bl	8043f00 <HAL_RCC_GetPCLK1Freq>
 8045944:	e7dd      	b.n	8045902 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8045946:	4293      	cmp	r3, r2
 8045948:	d002      	beq.n	8045950 <UART_SetConfig+0xa0>
 804594a:	4a10      	ldr	r2, [pc, #64]	; (804598c <UART_SetConfig+0xdc>)
 804594c:	4293      	cmp	r3, r2
 804594e:	d117      	bne.n	8045980 <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8045950:	f7fe fae6 	bl	8043f20 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8045954:	6863      	ldr	r3, [r4, #4]
 8045956:	2119      	movs	r1, #25
 8045958:	009a      	lsls	r2, r3, #2
 804595a:	fba0 0101 	umull	r0, r1, r0, r1
 804595e:	0f9b      	lsrs	r3, r3, #30
 8045960:	f7fb fa5c 	bl	8040e1c <__aeabi_uldivmod>
 8045964:	2264      	movs	r2, #100	; 0x64
 8045966:	fbb0 f1f2 	udiv	r1, r0, r2
 804596a:	fb02 0311 	mls	r3, r2, r1, r0
 804596e:	6824      	ldr	r4, [r4, #0]
 8045970:	011b      	lsls	r3, r3, #4
 8045972:	3332      	adds	r3, #50	; 0x32
 8045974:	fbb3 f3f2 	udiv	r3, r3, r2
 8045978:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 804597c:	60a3      	str	r3, [r4, #8]
}
 804597e:	e7de      	b.n	804593e <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 8045980:	f7fe fabe 	bl	8043f00 <HAL_RCC_GetPCLK1Freq>
 8045984:	e7e6      	b.n	8045954 <UART_SetConfig+0xa4>
 8045986:	bf00      	nop
 8045988:	40011000 	.word	0x40011000
 804598c:	40011400 	.word	0x40011400

08045990 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8045990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8045992:	4604      	mov	r4, r0
 8045994:	460e      	mov	r6, r1
 8045996:	4617      	mov	r7, r2
 8045998:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804599a:	6821      	ldr	r1, [r4, #0]
 804599c:	680b      	ldr	r3, [r1, #0]
 804599e:	ea36 0303 	bics.w	r3, r6, r3
 80459a2:	d101      	bne.n	80459a8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80459a4:	2000      	movs	r0, #0
 80459a6:	e014      	b.n	80459d2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80459a8:	1c6b      	adds	r3, r5, #1
 80459aa:	d0f7      	beq.n	804599c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80459ac:	b995      	cbnz	r5, 80459d4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80459ae:	6823      	ldr	r3, [r4, #0]
 80459b0:	68da      	ldr	r2, [r3, #12]
 80459b2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80459b6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80459b8:	695a      	ldr	r2, [r3, #20]
 80459ba:	f022 0201 	bic.w	r2, r2, #1
 80459be:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80459c0:	2320      	movs	r3, #32
 80459c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80459c6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80459ca:	2300      	movs	r3, #0
 80459cc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80459d0:	2003      	movs	r0, #3
}
 80459d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80459d4:	f7fd fa8e 	bl	8042ef4 <HAL_GetTick>
 80459d8:	1bc0      	subs	r0, r0, r7
 80459da:	4285      	cmp	r5, r0
 80459dc:	d2dd      	bcs.n	804599a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80459de:	e7e6      	b.n	80459ae <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080459e0 <HAL_UART_Init>:
{
 80459e0:	b510      	push	{r4, lr}
  if (huart == NULL)
 80459e2:	4604      	mov	r4, r0
 80459e4:	b340      	cbz	r0, 8045a38 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80459e6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80459ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80459ee:	b91b      	cbnz	r3, 80459f8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80459f0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80459f4:	f006 fcf4 	bl	804c3e0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80459f8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80459fa:	2324      	movs	r3, #36	; 0x24
 80459fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8045a00:	68d3      	ldr	r3, [r2, #12]
 8045a02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8045a06:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8045a08:	4620      	mov	r0, r4
 8045a0a:	f7ff ff51 	bl	80458b0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8045a0e:	6823      	ldr	r3, [r4, #0]
 8045a10:	691a      	ldr	r2, [r3, #16]
 8045a12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8045a16:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8045a18:	695a      	ldr	r2, [r3, #20]
 8045a1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8045a1e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8045a20:	68da      	ldr	r2, [r3, #12]
 8045a22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8045a26:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045a28:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8045a2a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045a2c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8045a2e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8045a32:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8045a36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045a38:	2001      	movs	r0, #1
 8045a3a:	e7fc      	b.n	8045a36 <HAL_UART_Init+0x56>

08045a3c <HAL_UART_DeInit>:
{
 8045a3c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8045a3e:	4604      	mov	r4, r0
 8045a40:	b190      	cbz	r0, 8045a68 <HAL_UART_DeInit+0x2c>
  __HAL_UART_DISABLE(huart);
 8045a42:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8045a44:	2324      	movs	r3, #36	; 0x24
 8045a46:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8045a4a:	68d3      	ldr	r3, [r2, #12]
 8045a4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8045a50:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 8045a52:	f006 fdb7 	bl	804c5c4 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045a56:	2000      	movs	r0, #0
 8045a58:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(huart);
 8045a5a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  huart->gState = HAL_UART_STATE_RESET;
 8045a5e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8045a62:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
}
 8045a66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8045a68:	2001      	movs	r0, #1
 8045a6a:	e7fc      	b.n	8045a66 <HAL_UART_DeInit+0x2a>

08045a6c <HAL_UART_Transmit>:
{
 8045a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8045a70:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8045a72:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8045a76:	2b20      	cmp	r3, #32
{
 8045a78:	4604      	mov	r4, r0
 8045a7a:	460d      	mov	r5, r1
 8045a7c:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8045a7e:	d14f      	bne.n	8045b20 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8045a80:	2900      	cmp	r1, #0
 8045a82:	d04b      	beq.n	8045b1c <HAL_UART_Transmit+0xb0>
 8045a84:	2a00      	cmp	r2, #0
 8045a86:	d049      	beq.n	8045b1c <HAL_UART_Transmit+0xb0>
    __HAL_LOCK(huart);
 8045a88:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045a8c:	2b01      	cmp	r3, #1
 8045a8e:	d047      	beq.n	8045b20 <HAL_UART_Transmit+0xb4>
 8045a90:	2301      	movs	r3, #1
 8045a92:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045a96:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045a9a:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045a9c:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045aa0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8045aa4:	f7fd fa26 	bl	8042ef4 <HAL_GetTick>
    huart->TxXferSize = Size;
 8045aa8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8045aac:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8045aae:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8045ab2:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 8045ab6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8045ab8:	b29b      	uxth	r3, r3
 8045aba:	b953      	cbnz	r3, 8045ad2 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8045abc:	463b      	mov	r3, r7
 8045abe:	4632      	mov	r2, r6
 8045ac0:	2140      	movs	r1, #64	; 0x40
 8045ac2:	4620      	mov	r0, r4
 8045ac4:	f7ff ff64 	bl	8045990 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045ac8:	b998      	cbnz	r0, 8045af2 <HAL_UART_Transmit+0x86>
    huart->gState = HAL_UART_STATE_READY;
 8045aca:	2320      	movs	r3, #32
 8045acc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8045ad0:	e010      	b.n	8045af4 <HAL_UART_Transmit+0x88>
      huart->TxXferCount--;
 8045ad2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8045ad4:	3b01      	subs	r3, #1
 8045ad6:	b29b      	uxth	r3, r3
 8045ad8:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045ada:	68a3      	ldr	r3, [r4, #8]
 8045adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045ae0:	4632      	mov	r2, r6
 8045ae2:	463b      	mov	r3, r7
 8045ae4:	f04f 0180 	mov.w	r1, #128	; 0x80
 8045ae8:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045aea:	d10e      	bne.n	8045b0a <HAL_UART_Transmit+0x9e>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045aec:	f7ff ff50 	bl	8045990 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045af0:	b110      	cbz	r0, 8045af8 <HAL_UART_Transmit+0x8c>
          return HAL_TIMEOUT;
 8045af2:	2003      	movs	r0, #3
}
 8045af4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8045af8:	882b      	ldrh	r3, [r5, #0]
 8045afa:	6822      	ldr	r2, [r4, #0]
 8045afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8045b00:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045b02:	6923      	ldr	r3, [r4, #16]
 8045b04:	b943      	cbnz	r3, 8045b18 <HAL_UART_Transmit+0xac>
          pData += 2U;
 8045b06:	3502      	adds	r5, #2
 8045b08:	e7d5      	b.n	8045ab6 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8045b0a:	f7ff ff41 	bl	8045990 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045b0e:	2800      	cmp	r0, #0
 8045b10:	d1ef      	bne.n	8045af2 <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8045b12:	6823      	ldr	r3, [r4, #0]
 8045b14:	782a      	ldrb	r2, [r5, #0]
 8045b16:	605a      	str	r2, [r3, #4]
 8045b18:	3501      	adds	r5, #1
 8045b1a:	e7cc      	b.n	8045ab6 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 8045b1c:	2001      	movs	r0, #1
 8045b1e:	e7e9      	b.n	8045af4 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 8045b20:	2002      	movs	r0, #2
 8045b22:	e7e7      	b.n	8045af4 <HAL_UART_Transmit+0x88>

08045b24 <HAL_UART_Receive>:
{
 8045b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8045b28:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8045b2a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045b2e:	2b20      	cmp	r3, #32
{
 8045b30:	4604      	mov	r4, r0
 8045b32:	460d      	mov	r5, r1
 8045b34:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8045b36:	d155      	bne.n	8045be4 <HAL_UART_Receive+0xc0>
    if ((pData == NULL) || (Size == 0U))
 8045b38:	2900      	cmp	r1, #0
 8045b3a:	d051      	beq.n	8045be0 <HAL_UART_Receive+0xbc>
 8045b3c:	2a00      	cmp	r2, #0
 8045b3e:	d04f      	beq.n	8045be0 <HAL_UART_Receive+0xbc>
    __HAL_LOCK(huart);
 8045b40:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045b44:	2b01      	cmp	r3, #1
 8045b46:	d04d      	beq.n	8045be4 <HAL_UART_Receive+0xc0>
 8045b48:	2301      	movs	r3, #1
 8045b4a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045b4e:	f04f 0900 	mov.w	r9, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045b52:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045b54:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045b58:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8045b5c:	f7fd f9ca 	bl	8042ef4 <HAL_GetTick>
    huart->RxXferSize = Size;
 8045b60:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8045b64:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 8045b66:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    __HAL_UNLOCK(huart);
 8045b6a:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->RxXferCount > 0U)
 8045b6e:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8045b70:	b280      	uxth	r0, r0
 8045b72:	b918      	cbnz	r0, 8045b7c <HAL_UART_Receive+0x58>
    huart->RxState = HAL_UART_STATE_READY;
 8045b74:	2320      	movs	r3, #32
 8045b76:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8045b7a:	e010      	b.n	8045b9e <HAL_UART_Receive+0x7a>
      huart->RxXferCount--;
 8045b7c:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8045b7e:	3b01      	subs	r3, #1
 8045b80:	b29b      	uxth	r3, r3
 8045b82:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045b84:	68a3      	ldr	r3, [r4, #8]
 8045b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045b8a:	4632      	mov	r2, r6
 8045b8c:	463b      	mov	r3, r7
 8045b8e:	f04f 0120 	mov.w	r1, #32
 8045b92:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045b94:	d116      	bne.n	8045bc4 <HAL_UART_Receive+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045b96:	f7ff fefb 	bl	8045990 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045b9a:	b110      	cbz	r0, 8045ba2 <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 8045b9c:	2003      	movs	r0, #3
}
 8045b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045ba2:	6922      	ldr	r2, [r4, #16]
 8045ba4:	6823      	ldr	r3, [r4, #0]
 8045ba6:	b93a      	cbnz	r2, 8045bb8 <HAL_UART_Receive+0x94>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045ba8:	685a      	ldr	r2, [r3, #4]
 8045baa:	462b      	mov	r3, r5
 8045bac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8045bb0:	f823 2b02 	strh.w	r2, [r3], #2
{
 8045bb4:	461d      	mov	r5, r3
 8045bb6:	e7da      	b.n	8045b6e <HAL_UART_Receive+0x4a>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8045bb8:	685a      	ldr	r2, [r3, #4]
 8045bba:	462b      	mov	r3, r5
 8045bbc:	b2d2      	uxtb	r2, r2
 8045bbe:	f823 2b01 	strh.w	r2, [r3], #1
 8045bc2:	e7f7      	b.n	8045bb4 <HAL_UART_Receive+0x90>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8045bc4:	f7ff fee4 	bl	8045990 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8045bc8:	2800      	cmp	r0, #0
 8045bca:	d1e7      	bne.n	8045b9c <HAL_UART_Receive+0x78>
 8045bcc:	6822      	ldr	r2, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045bce:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8045bd0:	6852      	ldr	r2, [r2, #4]
 8045bd2:	1c6b      	adds	r3, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 8045bd4:	b909      	cbnz	r1, 8045bda <HAL_UART_Receive+0xb6>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8045bd6:	702a      	strb	r2, [r5, #0]
 8045bd8:	e7ec      	b.n	8045bb4 <HAL_UART_Receive+0x90>
 8045bda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8045bde:	e7fa      	b.n	8045bd6 <HAL_UART_Receive+0xb2>
      return  HAL_ERROR;
 8045be0:	2001      	movs	r0, #1
 8045be2:	e7dc      	b.n	8045b9e <HAL_UART_Receive+0x7a>
    return HAL_BUSY;
 8045be4:	2002      	movs	r0, #2
 8045be6:	e7da      	b.n	8045b9e <HAL_UART_Receive+0x7a>

08045be8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8045be8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045bec:	2b20      	cmp	r3, #32
 8045bee:	d120      	bne.n	8045c32 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8045bf0:	b1e9      	cbz	r1, 8045c2e <HAL_UART_Receive_IT+0x46>
 8045bf2:	b1e2      	cbz	r2, 8045c2e <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8045bf4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8045bf8:	2b01      	cmp	r3, #1
 8045bfa:	d01a      	beq.n	8045c32 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8045bfc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8045bfe:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c00:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045c02:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c04:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8045c06:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045c0a:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8045c0c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045c0e:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8045c10:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8045c14:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8045c18:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8045c1a:	6951      	ldr	r1, [r2, #20]
 8045c1c:	f041 0101 	orr.w	r1, r1, #1
 8045c20:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8045c22:	68d1      	ldr	r1, [r2, #12]
 8045c24:	f041 0120 	orr.w	r1, r1, #32
 8045c28:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8045c2a:	4618      	mov	r0, r3
 8045c2c:	4770      	bx	lr
      return HAL_ERROR;
 8045c2e:	2001      	movs	r0, #1
 8045c30:	4770      	bx	lr
    return HAL_BUSY;
 8045c32:	2002      	movs	r0, #2
}
 8045c34:	4770      	bx	lr
	...

08045c38 <HAL_UART_Transmit_DMA>:
{
 8045c38:	b538      	push	{r3, r4, r5, lr}
 8045c3a:	4604      	mov	r4, r0
 8045c3c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8045c3e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8045c42:	2a20      	cmp	r2, #32
 8045c44:	d12a      	bne.n	8045c9c <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8045c46:	b339      	cbz	r1, 8045c98 <HAL_UART_Transmit_DMA+0x60>
 8045c48:	b333      	cbz	r3, 8045c98 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8045c4a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8045c4e:	2a01      	cmp	r2, #1
 8045c50:	d024      	beq.n	8045c9c <HAL_UART_Transmit_DMA+0x64>
 8045c52:	2201      	movs	r2, #1
 8045c54:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c58:	2500      	movs	r5, #0
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045c5a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 8045c5c:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045c5e:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045c60:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8045c62:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045c66:	4a0e      	ldr	r2, [pc, #56]	; (8045ca0 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8045c68:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8045c6a:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8045c6c:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8045c6e:	4a0d      	ldr	r2, [pc, #52]	; (8045ca4 <HAL_UART_Transmit_DMA+0x6c>)
 8045c70:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8045c72:	4a0d      	ldr	r2, [pc, #52]	; (8045ca8 <HAL_UART_Transmit_DMA+0x70>)
    huart->hdmatx->XferAbortCallback = NULL;
 8045c74:	e9c0 2513 	strd	r2, r5, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8045c78:	6822      	ldr	r2, [r4, #0]
 8045c7a:	3204      	adds	r2, #4
 8045c7c:	f7fd fa88 	bl	8043190 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8045c80:	6823      	ldr	r3, [r4, #0]
 8045c82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8045c86:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045c88:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8045c8a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045c8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8045c92:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8045c94:	4628      	mov	r0, r5
}
 8045c96:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8045c98:	2001      	movs	r0, #1
 8045c9a:	e7fc      	b.n	8045c96 <HAL_UART_Transmit_DMA+0x5e>
    return HAL_BUSY;
 8045c9c:	2002      	movs	r0, #2
 8045c9e:	e7fa      	b.n	8045c96 <HAL_UART_Transmit_DMA+0x5e>
 8045ca0:	08045cad 	.word	0x08045cad
 8045ca4:	08045cdb 	.word	0x08045cdb
 8045ca8:	08045d5f 	.word	0x08045d5f

08045cac <UART_DMATransmitCplt>:
{
 8045cac:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8045cae:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045cb0:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8045cb2:	681b      	ldr	r3, [r3, #0]
 8045cb4:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8045cb8:	d10a      	bne.n	8045cd0 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 8045cba:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045cbc:	6813      	ldr	r3, [r2, #0]
 8045cbe:	695a      	ldr	r2, [r3, #20]
 8045cc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045cc4:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8045cc6:	68da      	ldr	r2, [r3, #12]
 8045cc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8045ccc:	60da      	str	r2, [r3, #12]
}
 8045cce:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8045cd0:	4610      	mov	r0, r2
 8045cd2:	f006 fb3d 	bl	804c350 <HAL_UART_TxCpltCallback>
}
 8045cd6:	e7fa      	b.n	8045cce <UART_DMATransmitCplt+0x22>

08045cd8 <HAL_UART_TxHalfCpltCallback>:
 8045cd8:	4770      	bx	lr

08045cda <UART_DMATxHalfCplt>:
{
 8045cda:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8045cdc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8045cde:	f7ff fffb 	bl	8045cd8 <HAL_UART_TxHalfCpltCallback>
}
 8045ce2:	bd08      	pop	{r3, pc}

08045ce4 <HAL_UART_RxCpltCallback>:
 8045ce4:	4770      	bx	lr

08045ce6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8045ce6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8045cea:	2b22      	cmp	r3, #34	; 0x22
{
 8045cec:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8045cee:	d133      	bne.n	8045d58 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045cf0:	6881      	ldr	r1, [r0, #8]
 8045cf2:	6904      	ldr	r4, [r0, #16]
 8045cf4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8045cf6:	6802      	ldr	r2, [r0, #0]
 8045cf8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8045cfc:	d123      	bne.n	8045d46 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045cfe:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045d00:	b9ec      	cbnz	r4, 8045d3e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8045d02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8045d06:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8045d0a:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8045d0c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8045d0e:	3c01      	subs	r4, #1
 8045d10:	b2a4      	uxth	r4, r4
 8045d12:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8045d14:	b98c      	cbnz	r4, 8045d3a <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8045d16:	6803      	ldr	r3, [r0, #0]
 8045d18:	68da      	ldr	r2, [r3, #12]
 8045d1a:	f022 0220 	bic.w	r2, r2, #32
 8045d1e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8045d20:	68da      	ldr	r2, [r3, #12]
 8045d22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8045d26:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8045d28:	695a      	ldr	r2, [r3, #20]
 8045d2a:	f022 0201 	bic.w	r2, r2, #1
 8045d2e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8045d30:	2320      	movs	r3, #32
 8045d32:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8045d36:	f7ff ffd5 	bl	8045ce4 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8045d3a:	2000      	movs	r0, #0
 8045d3c:	e00d      	b.n	8045d5a <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8045d3e:	b2d2      	uxtb	r2, r2
 8045d40:	f823 2b01 	strh.w	r2, [r3], #1
 8045d44:	e7e1      	b.n	8045d0a <UART_Receive_IT+0x24>
 8045d46:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8045d48:	6852      	ldr	r2, [r2, #4]
 8045d4a:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045d4c:	b90c      	cbnz	r4, 8045d52 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8045d4e:	701a      	strb	r2, [r3, #0]
 8045d50:	e7dc      	b.n	8045d0c <UART_Receive_IT+0x26>
 8045d52:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8045d56:	e7fa      	b.n	8045d4e <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8045d58:	2002      	movs	r0, #2
}
 8045d5a:	bd10      	pop	{r4, pc}

08045d5c <HAL_UART_ErrorCallback>:
 8045d5c:	4770      	bx	lr

08045d5e <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045d5e:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8045d60:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8045d62:	680b      	ldr	r3, [r1, #0]
 8045d64:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8045d66:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8045d6a:	2821      	cmp	r0, #33	; 0x21
 8045d6c:	d10a      	bne.n	8045d84 <UART_DMAError+0x26>
 8045d6e:	0612      	lsls	r2, r2, #24
 8045d70:	d508      	bpl.n	8045d84 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 8045d72:	2200      	movs	r2, #0
 8045d74:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8045d76:	68da      	ldr	r2, [r3, #12]
 8045d78:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8045d7c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8045d7e:	2220      	movs	r2, #32
 8045d80:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8045d84:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8045d86:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8045d8a:	2a22      	cmp	r2, #34	; 0x22
 8045d8c:	d106      	bne.n	8045d9c <UART_DMAError+0x3e>
 8045d8e:	065b      	lsls	r3, r3, #25
 8045d90:	d504      	bpl.n	8045d9c <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 8045d92:	2300      	movs	r3, #0
 8045d94:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8045d96:	4608      	mov	r0, r1
 8045d98:	f7ff fd7c 	bl	8045894 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8045d9c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8045d9e:	f043 0310 	orr.w	r3, r3, #16
 8045da2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8045da4:	4608      	mov	r0, r1
 8045da6:	f7ff ffd9 	bl	8045d5c <HAL_UART_ErrorCallback>
}
 8045daa:	bd08      	pop	{r3, pc}

08045dac <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8045dac:	6803      	ldr	r3, [r0, #0]
 8045dae:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8045db0:	68d9      	ldr	r1, [r3, #12]
{
 8045db2:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8045db4:	0716      	lsls	r6, r2, #28
{
 8045db6:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8045db8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8045dba:	d107      	bne.n	8045dcc <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8045dbc:	0696      	lsls	r6, r2, #26
 8045dbe:	d55a      	bpl.n	8045e76 <HAL_UART_IRQHandler+0xca>
 8045dc0:	068d      	lsls	r5, r1, #26
 8045dc2:	d558      	bpl.n	8045e76 <HAL_UART_IRQHandler+0xca>
}
 8045dc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8045dc8:	f7ff bf8d 	b.w	8045ce6 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8045dcc:	f015 0501 	ands.w	r5, r5, #1
 8045dd0:	d102      	bne.n	8045dd8 <HAL_UART_IRQHandler+0x2c>
 8045dd2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8045dd6:	d04e      	beq.n	8045e76 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8045dd8:	07d0      	lsls	r0, r2, #31
 8045dda:	d505      	bpl.n	8045de8 <HAL_UART_IRQHandler+0x3c>
 8045ddc:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8045dde:	bf42      	ittt	mi
 8045de0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8045de2:	f043 0301 	orrmi.w	r3, r3, #1
 8045de6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8045de8:	0756      	lsls	r6, r2, #29
 8045dea:	d504      	bpl.n	8045df6 <HAL_UART_IRQHandler+0x4a>
 8045dec:	b11d      	cbz	r5, 8045df6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8045dee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045df0:	f043 0302 	orr.w	r3, r3, #2
 8045df4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8045df6:	0790      	lsls	r0, r2, #30
 8045df8:	d504      	bpl.n	8045e04 <HAL_UART_IRQHandler+0x58>
 8045dfa:	b11d      	cbz	r5, 8045e04 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8045dfc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045dfe:	f043 0304 	orr.w	r3, r3, #4
 8045e02:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8045e04:	0713      	lsls	r3, r2, #28
 8045e06:	d506      	bpl.n	8045e16 <HAL_UART_IRQHandler+0x6a>
 8045e08:	068e      	lsls	r6, r1, #26
 8045e0a:	d400      	bmi.n	8045e0e <HAL_UART_IRQHandler+0x62>
 8045e0c:	b11d      	cbz	r5, 8045e16 <HAL_UART_IRQHandler+0x6a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8045e0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045e10:	f043 0308 	orr.w	r3, r3, #8
 8045e14:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8045e16:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8045e18:	b343      	cbz	r3, 8045e6c <HAL_UART_IRQHandler+0xc0>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8045e1a:	0695      	lsls	r5, r2, #26
 8045e1c:	d504      	bpl.n	8045e28 <HAL_UART_IRQHandler+0x7c>
 8045e1e:	0688      	lsls	r0, r1, #26
 8045e20:	d502      	bpl.n	8045e28 <HAL_UART_IRQHandler+0x7c>
        UART_Receive_IT(huart);
 8045e22:	4620      	mov	r0, r4
 8045e24:	f7ff ff5f 	bl	8045ce6 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8045e28:	6823      	ldr	r3, [r4, #0]
 8045e2a:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8045e2c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8045e2e:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8045e30:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8045e32:	d402      	bmi.n	8045e3a <HAL_UART_IRQHandler+0x8e>
 8045e34:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8045e38:	d019      	beq.n	8045e6e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8045e3a:	f7ff fd2b 	bl	8045894 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045e3e:	6823      	ldr	r3, [r4, #0]
 8045e40:	695a      	ldr	r2, [r3, #20]
 8045e42:	0652      	lsls	r2, r2, #25
 8045e44:	d50f      	bpl.n	8045e66 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045e46:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8045e48:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045e4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045e4e:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8045e50:	b148      	cbz	r0, 8045e66 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8045e52:	4b26      	ldr	r3, [pc, #152]	; (8045eec <HAL_UART_IRQHandler+0x140>)
 8045e54:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8045e56:	f7fd f9d5 	bl	8043204 <HAL_DMA_Abort_IT>
 8045e5a:	b138      	cbz	r0, 8045e6c <HAL_UART_IRQHandler+0xc0>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8045e5c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8045e5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8045e62:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8045e64:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8045e66:	4620      	mov	r0, r4
 8045e68:	f7ff ff78 	bl	8045d5c <HAL_UART_ErrorCallback>
}
 8045e6c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8045e6e:	f7ff ff75 	bl	8045d5c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045e72:	63e5      	str	r5, [r4, #60]	; 0x3c
 8045e74:	e7fa      	b.n	8045e6c <HAL_UART_IRQHandler+0xc0>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8045e76:	0616      	lsls	r6, r2, #24
 8045e78:	d528      	bpl.n	8045ecc <HAL_UART_IRQHandler+0x120>
 8045e7a:	060d      	lsls	r5, r1, #24
 8045e7c:	d526      	bpl.n	8045ecc <HAL_UART_IRQHandler+0x120>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8045e7e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8045e82:	2a21      	cmp	r2, #33	; 0x21
 8045e84:	d1f2      	bne.n	8045e6c <HAL_UART_IRQHandler+0xc0>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8045e86:	68a1      	ldr	r1, [r4, #8]
 8045e88:	6a22      	ldr	r2, [r4, #32]
 8045e8a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8045e8e:	d118      	bne.n	8045ec2 <HAL_UART_IRQHandler+0x116>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8045e90:	8811      	ldrh	r1, [r2, #0]
 8045e92:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8045e96:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8045e98:	6921      	ldr	r1, [r4, #16]
 8045e9a:	b981      	cbnz	r1, 8045ebe <HAL_UART_IRQHandler+0x112>
        huart->pTxBuffPtr += 2U;
 8045e9c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8045e9e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8045ea0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8045ea2:	3a01      	subs	r2, #1
 8045ea4:	b292      	uxth	r2, r2
 8045ea6:	84e2      	strh	r2, [r4, #38]	; 0x26
 8045ea8:	2a00      	cmp	r2, #0
 8045eaa:	d1df      	bne.n	8045e6c <HAL_UART_IRQHandler+0xc0>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8045eac:	68da      	ldr	r2, [r3, #12]
 8045eae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045eb2:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8045eb4:	68da      	ldr	r2, [r3, #12]
 8045eb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8045eba:	60da      	str	r2, [r3, #12]
 8045ebc:	e7d6      	b.n	8045e6c <HAL_UART_IRQHandler+0xc0>
        huart->pTxBuffPtr += 1U;
 8045ebe:	3201      	adds	r2, #1
 8045ec0:	e7ed      	b.n	8045e9e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8045ec2:	1c51      	adds	r1, r2, #1
 8045ec4:	6221      	str	r1, [r4, #32]
 8045ec6:	7812      	ldrb	r2, [r2, #0]
 8045ec8:	605a      	str	r2, [r3, #4]
 8045eca:	e7e9      	b.n	8045ea0 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8045ecc:	0650      	lsls	r0, r2, #25
 8045ece:	d5cd      	bpl.n	8045e6c <HAL_UART_IRQHandler+0xc0>
 8045ed0:	064a      	lsls	r2, r1, #25
 8045ed2:	d5cb      	bpl.n	8045e6c <HAL_UART_IRQHandler+0xc0>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8045ed4:	68da      	ldr	r2, [r3, #12]
 8045ed6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8045eda:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8045edc:	2320      	movs	r3, #32
 8045ede:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8045ee2:	4620      	mov	r0, r4
 8045ee4:	f006 fa34 	bl	804c350 <HAL_UART_TxCpltCallback>
 8045ee8:	e7c0      	b.n	8045e6c <HAL_UART_IRQHandler+0xc0>
 8045eea:	bf00      	nop
 8045eec:	08045ef1 	.word	0x08045ef1

08045ef0 <UART_DMAAbortOnError>:
{
 8045ef0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045ef2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8045ef4:	2300      	movs	r3, #0
 8045ef6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8045ef8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8045efa:	f7ff ff2f 	bl	8045d5c <HAL_UART_ErrorCallback>
}
 8045efe:	bd08      	pop	{r3, pc}

08045f00 <HAL_UART_AbortCpltCallback>:
 8045f00:	4770      	bx	lr
	...

08045f04 <HAL_UART_Abort_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8045f04:	6803      	ldr	r3, [r0, #0]
 8045f06:	68da      	ldr	r2, [r3, #12]
 8045f08:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
{
 8045f0c:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8045f0e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045f10:	695a      	ldr	r2, [r3, #20]
{
 8045f12:	4604      	mov	r4, r0
  if (huart->hdmatx != NULL)
 8045f14:	6b00      	ldr	r0, [r0, #48]	; 0x30
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8045f16:	f022 0201 	bic.w	r2, r2, #1
 8045f1a:	615a      	str	r2, [r3, #20]
  if (huart->hdmatx != NULL)
 8045f1c:	b128      	cbz	r0, 8045f2a <HAL_UART_Abort_IT+0x26>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8045f1e:	695a      	ldr	r2, [r3, #20]
 8045f20:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8045f24:	bf18      	it	ne
 8045f26:	4a1f      	ldrne	r2, [pc, #124]	; (8045fa4 <HAL_UART_Abort_IT+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8045f28:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8045f2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8045f2c:	b129      	cbz	r1, 8045f3a <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045f2e:	695a      	ldr	r2, [r3, #20]
 8045f30:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8045f34:	bf18      	it	ne
 8045f36:	4a1c      	ldrne	r2, [pc, #112]	; (8045fa8 <HAL_UART_Abort_IT+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 8045f38:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8045f3a:	695a      	ldr	r2, [r3, #20]
 8045f3c:	0612      	lsls	r2, r2, #24
 8045f3e:	d41d      	bmi.n	8045f7c <HAL_UART_Abort_IT+0x78>
  uint32_t AbortCplt = 0x01U;
 8045f40:	2301      	movs	r3, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8045f42:	6822      	ldr	r2, [r4, #0]
 8045f44:	6951      	ldr	r1, [r2, #20]
 8045f46:	0649      	lsls	r1, r1, #25
 8045f48:	d527      	bpl.n	8045f9a <HAL_UART_Abort_IT+0x96>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045f4a:	6951      	ldr	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8045f4c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8045f4e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8045f52:	6151      	str	r1, [r2, #20]
    if (huart->hdmarx != NULL)
 8045f54:	b308      	cbz	r0, 8045f9a <HAL_UART_Abort_IT+0x96>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8045f56:	f7fd f955 	bl	8043204 <HAL_DMA_Abort_IT>
 8045f5a:	b300      	cbz	r0, 8045f9e <HAL_UART_Abort_IT+0x9a>
        huart->hdmarx->XferAbortCallback = NULL;
 8045f5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8045f5e:	2200      	movs	r2, #0
 8045f60:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferCount = 0x00U;
 8045f62:	2300      	movs	r3, #0
 8045f64:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8045f66:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045f68:	63e3      	str	r3, [r4, #60]	; 0x3c
    huart->gState  = HAL_UART_STATE_READY;
 8045f6a:	2320      	movs	r3, #32
 8045f6c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_UART_AbortCpltCallback(huart);
 8045f70:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8045f72:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortCpltCallback(huart);
 8045f76:	f7ff ffc3 	bl	8045f00 <HAL_UART_AbortCpltCallback>
 8045f7a:	e010      	b.n	8045f9e <HAL_UART_Abort_IT+0x9a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8045f7c:	695a      	ldr	r2, [r3, #20]
 8045f7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8045f82:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 8045f84:	2800      	cmp	r0, #0
 8045f86:	d0db      	beq.n	8045f40 <HAL_UART_Abort_IT+0x3c>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8045f88:	f7fd f93c 	bl	8043204 <HAL_DMA_Abort_IT>
 8045f8c:	b118      	cbz	r0, 8045f96 <HAL_UART_Abort_IT+0x92>
        huart->hdmatx->XferAbortCallback = NULL;
 8045f8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8045f90:	2200      	movs	r2, #0
 8045f92:	651a      	str	r2, [r3, #80]	; 0x50
 8045f94:	e7d4      	b.n	8045f40 <HAL_UART_Abort_IT+0x3c>
        AbortCplt = 0x00U;
 8045f96:	4603      	mov	r3, r0
 8045f98:	e7d3      	b.n	8045f42 <HAL_UART_Abort_IT+0x3e>
  if (AbortCplt == 0x01U)
 8045f9a:	2b00      	cmp	r3, #0
 8045f9c:	d1e1      	bne.n	8045f62 <HAL_UART_Abort_IT+0x5e>
}
 8045f9e:	2000      	movs	r0, #0
 8045fa0:	bd10      	pop	{r4, pc}
 8045fa2:	bf00      	nop
 8045fa4:	08045fd5 	.word	0x08045fd5
 8045fa8:	08045fad 	.word	0x08045fad

08045fac <UART_DMARxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045fac:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferAbortCallback = NULL;
 8045fae:	6b42      	ldr	r2, [r0, #52]	; 0x34
{
 8045fb0:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 8045fb2:	2300      	movs	r3, #0
 8045fb4:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 8045fb6:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8045fb8:	b10a      	cbz	r2, 8045fbe <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 8045fba:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8045fbc:	b94a      	cbnz	r2, 8045fd2 <UART_DMARxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 8045fbe:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8045fc0:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045fc2:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8045fc4:	2320      	movs	r3, #32
 8045fc6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8045fca:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8045fce:	f7ff ff97 	bl	8045f00 <HAL_UART_AbortCpltCallback>
}
 8045fd2:	bd08      	pop	{r3, pc}

08045fd4 <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8045fd4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 8045fd6:	6b02      	ldr	r2, [r0, #48]	; 0x30
{
 8045fd8:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 8045fda:	2300      	movs	r3, #0
 8045fdc:	6513      	str	r3, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8045fde:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8045fe0:	b10a      	cbz	r2, 8045fe6 <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 8045fe2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8045fe4:	b94a      	cbnz	r2, 8045ffa <UART_DMATxAbortCallback+0x26>
  huart->TxXferCount = 0x00U;
 8045fe6:	84c3      	strh	r3, [r0, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8045fe8:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8045fea:	63c3      	str	r3, [r0, #60]	; 0x3c
  huart->gState  = HAL_UART_STATE_READY;
 8045fec:	2320      	movs	r3, #32
 8045fee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8045ff2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortCpltCallback(huart);
 8045ff6:	f7ff ff83 	bl	8045f00 <HAL_UART_AbortCpltCallback>
}
 8045ffa:	bd08      	pop	{r3, pc}

08045ffc <HAL_UART_AbortReceiveCpltCallback>:
 8045ffc:	4770      	bx	lr
	...

08046000 <HAL_UART_AbortReceive_IT>:
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8046000:	6803      	ldr	r3, [r0, #0]
 8046002:	68da      	ldr	r2, [r3, #12]
 8046004:	f422 7290 	bic.w	r2, r2, #288	; 0x120
{
 8046008:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 804600a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804600c:	695a      	ldr	r2, [r3, #20]
 804600e:	f022 0201 	bic.w	r2, r2, #1
 8046012:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8046014:	695a      	ldr	r2, [r3, #20]
 8046016:	f012 0240 	ands.w	r2, r2, #64	; 0x40
{
 804601a:	4604      	mov	r4, r0
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804601c:	d017      	beq.n	804604e <HAL_UART_AbortReceive_IT+0x4e>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804601e:	695a      	ldr	r2, [r3, #20]
 8046020:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8046024:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 8046026:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046028:	b153      	cbz	r3, 8046040 <HAL_UART_AbortReceive_IT+0x40>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 804602a:	4a0a      	ldr	r2, [pc, #40]	; (8046054 <HAL_UART_AbortReceive_IT+0x54>)
 804602c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804602e:	4618      	mov	r0, r3
 8046030:	f7fd f8e8 	bl	8043204 <HAL_DMA_Abort_IT>
 8046034:	b110      	cbz	r0, 804603c <HAL_UART_AbortReceive_IT+0x3c>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8046036:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8046038:	6d03      	ldr	r3, [r0, #80]	; 0x50
 804603a:	4798      	blx	r3
}
 804603c:	2000      	movs	r0, #0
 804603e:	bd10      	pop	{r4, pc}
      huart->RxXferCount = 0x00U;
 8046040:	85c3      	strh	r3, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8046042:	2320      	movs	r3, #32
 8046044:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    HAL_UART_AbortReceiveCpltCallback(huart);
 8046048:	f7ff ffd8 	bl	8045ffc <HAL_UART_AbortReceiveCpltCallback>
 804604c:	e7f6      	b.n	804603c <HAL_UART_AbortReceive_IT+0x3c>
    huart->RxXferCount = 0x00U;
 804604e:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8046050:	e7f7      	b.n	8046042 <HAL_UART_AbortReceive_IT+0x42>
 8046052:	bf00      	nop
 8046054:	08046059 	.word	0x08046059

08046058 <UART_DMARxOnlyAbortCallback>:
{
 8046058:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 804605a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 804605c:	2300      	movs	r3, #0
 804605e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8046060:	2320      	movs	r3, #32
 8046062:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_AbortReceiveCpltCallback(huart);
 8046066:	f7ff ffc9 	bl	8045ffc <HAL_UART_AbortReceiveCpltCallback>
}
 804606a:	bd08      	pop	{r3, pc}

0804606c <SDMMC_GetCmdResp2>:
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 804606c:	4b12      	ldr	r3, [pc, #72]	; (80460b8 <SDMMC_GetCmdResp2+0x4c>)
 804606e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046072:	681b      	ldr	r3, [r3, #0]
 8046074:	fbb3 f2f2 	udiv	r2, r3, r2
 8046078:	f241 3388 	movw	r3, #5000	; 0x1388
 804607c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 804607e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046082:	d315      	bcc.n	80460b0 <SDMMC_GetCmdResp2+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8046084:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046086:	f012 0f45 	tst.w	r2, #69	; 0x45
 804608a:	d0f8      	beq.n	804607e <SDMMC_GetCmdResp2+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804608c:	0512      	lsls	r2, r2, #20
 804608e:	d4f6      	bmi.n	804607e <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046090:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046092:	075b      	lsls	r3, r3, #29
 8046094:	d503      	bpl.n	804609e <SDMMC_GetCmdResp2+0x32>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046096:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046098:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 804609a:	4618      	mov	r0, r3
 804609c:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 804609e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80460a0:	f013 0301 	ands.w	r3, r3, #1
 80460a4:	d001      	beq.n	80460aa <SDMMC_GetCmdResp2+0x3e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80460a6:	2301      	movs	r3, #1
 80460a8:	e7f6      	b.n	8046098 <SDMMC_GetCmdResp2+0x2c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80460aa:	22c5      	movs	r2, #197	; 0xc5
 80460ac:	6382      	str	r2, [r0, #56]	; 0x38
 80460ae:	e7f4      	b.n	804609a <SDMMC_GetCmdResp2+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 80460b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80460b4:	e7f1      	b.n	804609a <SDMMC_GetCmdResp2+0x2e>
 80460b6:	bf00      	nop
 80460b8:	2000108c 	.word	0x2000108c

080460bc <SDMMC_GetCmdResp3>:
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80460bc:	4b0f      	ldr	r3, [pc, #60]	; (80460fc <SDMMC_GetCmdResp3+0x40>)
 80460be:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80460c2:	681b      	ldr	r3, [r3, #0]
 80460c4:	fbb3 f2f2 	udiv	r2, r3, r2
 80460c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80460cc:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80460ce:	f113 33ff 	adds.w	r3, r3, #4294967295
 80460d2:	d30f      	bcc.n	80460f4 <SDMMC_GetCmdResp3+0x38>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80460d4:	6b42      	ldr	r2, [r0, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80460d6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80460da:	d0f8      	beq.n	80460ce <SDMMC_GetCmdResp3+0x12>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80460dc:	0512      	lsls	r2, r2, #20
 80460de:	d4f6      	bmi.n	80460ce <SDMMC_GetCmdResp3+0x12>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80460e0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80460e2:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80460e6:	bf15      	itete	ne
 80460e8:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80460ea:	22c5      	moveq	r2, #197	; 0xc5
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80460ec:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80460ee:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80460f0:	4618      	mov	r0, r3
 80460f2:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80460f4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80460f8:	4770      	bx	lr
 80460fa:	bf00      	nop
 80460fc:	2000108c 	.word	0x2000108c

08046100 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8046100:	4b44      	ldr	r3, [pc, #272]	; (8046214 <SDMMC_GetCmdResp1+0x114>)
{
 8046102:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8046104:	681b      	ldr	r3, [r3, #0]
 8046106:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 804610a:	fbb3 f3f4 	udiv	r3, r3, r4
 804610e:	435a      	muls	r2, r3
    if (count-- == 0U)
 8046110:	2a00      	cmp	r2, #0
 8046112:	d04a      	beq.n	80461aa <SDMMC_GetCmdResp1+0xaa>
    sta_reg = SDIOx->STA;
 8046114:	6b43      	ldr	r3, [r0, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046116:	f013 0f45 	tst.w	r3, #69	; 0x45
 804611a:	d008      	beq.n	804612e <SDMMC_GetCmdResp1+0x2e>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804611c:	051c      	lsls	r4, r3, #20
 804611e:	d406      	bmi.n	804612e <SDMMC_GetCmdResp1+0x2e>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046120:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046122:	075b      	lsls	r3, r3, #29
 8046124:	d505      	bpl.n	8046132 <SDMMC_GetCmdResp1+0x32>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046126:	2304      	movs	r3, #4
 8046128:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 804612a:	4618      	mov	r0, r3
}
 804612c:	bd10      	pop	{r4, pc}
 804612e:	3a01      	subs	r2, #1
 8046130:	e7ee      	b.n	8046110 <SDMMC_GetCmdResp1+0x10>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046132:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8046134:	07dc      	lsls	r4, r3, #31
 8046136:	d503      	bpl.n	8046140 <SDMMC_GetCmdResp1+0x40>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046138:	2301      	movs	r3, #1
 804613a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 804613c:	2001      	movs	r0, #1
 804613e:	e7f5      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046140:	23c5      	movs	r3, #197	; 0xc5
 8046142:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDIOx->RESPCMD);
 8046144:	6903      	ldr	r3, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8046146:	b2db      	uxtb	r3, r3
 8046148:	4299      	cmp	r1, r3
 804614a:	d1f7      	bne.n	804613c <SDMMC_GetCmdResp1+0x3c>
  return (*(__IO uint32_t *) tmp);
 804614c:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 804614e:	4832      	ldr	r0, [pc, #200]	; (8046218 <SDMMC_GetCmdResp1+0x118>)
 8046150:	4018      	ands	r0, r3
 8046152:	2800      	cmp	r0, #0
 8046154:	d0ea      	beq.n	804612c <SDMMC_GetCmdResp1+0x2c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8046156:	2b00      	cmp	r3, #0
 8046158:	db2a      	blt.n	80461b0 <SDMMC_GetCmdResp1+0xb0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 804615a:	005a      	lsls	r2, r3, #1
 804615c:	d42b      	bmi.n	80461b6 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 804615e:	009c      	lsls	r4, r3, #2
 8046160:	d42b      	bmi.n	80461ba <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8046162:	00d9      	lsls	r1, r3, #3
 8046164:	d42b      	bmi.n	80461be <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8046166:	011a      	lsls	r2, r3, #4
 8046168:	d42c      	bmi.n	80461c4 <SDMMC_GetCmdResp1+0xc4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 804616a:	015c      	lsls	r4, r3, #5
 804616c:	d42d      	bmi.n	80461ca <SDMMC_GetCmdResp1+0xca>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 804616e:	01d9      	lsls	r1, r3, #7
 8046170:	d42e      	bmi.n	80461d0 <SDMMC_GetCmdResp1+0xd0>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8046172:	021a      	lsls	r2, r3, #8
 8046174:	d42f      	bmi.n	80461d6 <SDMMC_GetCmdResp1+0xd6>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8046176:	025c      	lsls	r4, r3, #9
 8046178:	d430      	bmi.n	80461dc <SDMMC_GetCmdResp1+0xdc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 804617a:	0299      	lsls	r1, r3, #10
 804617c:	d431      	bmi.n	80461e2 <SDMMC_GetCmdResp1+0xe2>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 804617e:	02da      	lsls	r2, r3, #11
 8046180:	d432      	bmi.n	80461e8 <SDMMC_GetCmdResp1+0xe8>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8046182:	035c      	lsls	r4, r3, #13
 8046184:	d433      	bmi.n	80461ee <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8046186:	0399      	lsls	r1, r3, #14
 8046188:	d434      	bmi.n	80461f4 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 804618a:	03da      	lsls	r2, r3, #15
 804618c:	d435      	bmi.n	80461fa <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 804618e:	041c      	lsls	r4, r3, #16
 8046190:	d436      	bmi.n	8046200 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8046192:	0459      	lsls	r1, r3, #17
 8046194:	d437      	bmi.n	8046206 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8046196:	049a      	lsls	r2, r3, #18
 8046198:	d438      	bmi.n	804620c <SDMMC_GetCmdResp1+0x10c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 804619a:	f013 0f08 	tst.w	r3, #8
 804619e:	bf0c      	ite	eq
 80461a0:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80461a4:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80461a8:	e7c0      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
      return SDMMC_ERROR_TIMEOUT;
 80461aa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80461ae:	e7bd      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80461b0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80461b4:	e7ba      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80461b6:	2040      	movs	r0, #64	; 0x40
 80461b8:	e7b8      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80461ba:	2080      	movs	r0, #128	; 0x80
 80461bc:	e7b6      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80461be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80461c2:	e7b3      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80461c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80461c8:	e7b0      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80461ca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80461ce:	e7ad      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80461d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80461d4:	e7aa      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80461d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80461da:	e7a7      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80461dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80461e0:	e7a4      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80461e2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80461e6:	e7a1      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CC_ERR;
 80461e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80461ec:	e79e      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80461ee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80461f2:	e79b      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80461f4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80461f8:	e798      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80461fa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80461fe:	e795      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8046200:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8046204:	e792      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8046206:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 804620a:	e78f      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
    return SDMMC_ERROR_ERASE_RESET;
 804620c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8046210:	e78c      	b.n	804612c <SDMMC_GetCmdResp1+0x2c>
 8046212:	bf00      	nop
 8046214:	2000108c 	.word	0x2000108c
 8046218:	fdffe008 	.word	0xfdffe008

0804621c <SDIO_Init>:
{
 804621c:	b084      	sub	sp, #16
 804621e:	b510      	push	{r4, lr}
 8046220:	ac03      	add	r4, sp, #12
 8046222:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8046226:	460b      	mov	r3, r1
 8046228:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 804622a:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 804622c:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 804622e:	9905      	ldr	r1, [sp, #20]
 8046230:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 8046232:	9906      	ldr	r1, [sp, #24]
 8046234:	430b      	orrs	r3, r1
             Init.BusWide             |\
 8046236:	9907      	ldr	r1, [sp, #28]
 8046238:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 804623a:	9908      	ldr	r1, [sp, #32]
}
 804623c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8046240:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 8046244:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8046246:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 804624a:	4313      	orrs	r3, r2
 804624c:	6043      	str	r3, [r0, #4]
}
 804624e:	b004      	add	sp, #16
 8046250:	2000      	movs	r0, #0
 8046252:	4770      	bx	lr

08046254 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 8046254:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 8046258:	4770      	bx	lr

0804625a <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 804625a:	680b      	ldr	r3, [r1, #0]
 804625c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8046260:	2000      	movs	r0, #0
 8046262:	4770      	bx	lr

08046264 <SDIO_PowerState_ON>:
{  
 8046264:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8046266:	2303      	movs	r3, #3
 8046268:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 804626a:	2002      	movs	r0, #2
 804626c:	f005 fd56 	bl	804bd1c <HAL_Delay>
}
 8046270:	2000      	movs	r0, #0
 8046272:	bd08      	pop	{r3, pc}

08046274 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8046274:	6800      	ldr	r0, [r0, #0]
}
 8046276:	f000 0003 	and.w	r0, r0, #3
 804627a:	4770      	bx	lr

0804627c <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 804627c:	680b      	ldr	r3, [r1, #0]
{
 804627e:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 8046280:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8046282:	e9d1 3401 	ldrd	r3, r4, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046286:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8046288:	4323      	orrs	r3, r4
                       Command->Response         |\
 804628a:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 804628c:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 804628e:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046290:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 8046294:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8046296:	f022 020f 	bic.w	r2, r2, #15
 804629a:	4313      	orrs	r3, r2
 804629c:	60c3      	str	r3, [r0, #12]
}
 804629e:	2000      	movs	r0, #0
 80462a0:	bd10      	pop	{r4, pc}

080462a2 <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80462a2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80462a4:	5840      	ldr	r0, [r0, r1]
}  
 80462a6:	4770      	bx	lr

080462a8 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 80462a8:	680b      	ldr	r3, [r1, #0]
{
 80462aa:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 80462ac:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 80462ae:	684b      	ldr	r3, [r1, #4]
 80462b0:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80462b2:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 80462b6:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 80462b8:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80462ba:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
                       Data->TransferMode  |\
 80462bc:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 80462be:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 80462c0:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80462c2:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 80462c6:	4313      	orrs	r3, r2
 80462c8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80462ca:	2000      	movs	r0, #0
 80462cc:	bd10      	pop	{r4, pc}

080462ce <SDMMC_CmdBlockLength>:
{
 80462ce:	b530      	push	{r4, r5, lr}
 80462d0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80462d2:	2410      	movs	r4, #16
 80462d4:	2340      	movs	r3, #64	; 0x40
{
 80462d6:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80462d8:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80462da:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80462de:	2200      	movs	r2, #0
 80462e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80462e4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80462e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80462ea:	f7ff ffc7 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80462ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80462f2:	4621      	mov	r1, r4
 80462f4:	4628      	mov	r0, r5
 80462f6:	f7ff ff03 	bl	8046100 <SDMMC_GetCmdResp1>
}
 80462fa:	b007      	add	sp, #28
 80462fc:	bd30      	pop	{r4, r5, pc}

080462fe <SDMMC_CmdReadSingleBlock>:
{
 80462fe:	b530      	push	{r4, r5, lr}
 8046300:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046302:	2411      	movs	r4, #17
 8046304:	2340      	movs	r3, #64	; 0x40
{
 8046306:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8046308:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804630a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804630e:	2200      	movs	r2, #0
 8046310:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046314:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046316:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804631a:	f7ff ffaf 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 804631e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046322:	4621      	mov	r1, r4
 8046324:	4628      	mov	r0, r5
 8046326:	f7ff feeb 	bl	8046100 <SDMMC_GetCmdResp1>
}
 804632a:	b007      	add	sp, #28
 804632c:	bd30      	pop	{r4, r5, pc}

0804632e <SDMMC_CmdReadMultiBlock>:
{
 804632e:	b530      	push	{r4, r5, lr}
 8046330:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046332:	2412      	movs	r4, #18
 8046334:	2340      	movs	r3, #64	; 0x40
{
 8046336:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8046338:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804633a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804633e:	2200      	movs	r2, #0
 8046340:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046344:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046346:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804634a:	f7ff ff97 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 804634e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046352:	4621      	mov	r1, r4
 8046354:	4628      	mov	r0, r5
 8046356:	f7ff fed3 	bl	8046100 <SDMMC_GetCmdResp1>
}
 804635a:	b007      	add	sp, #28
 804635c:	bd30      	pop	{r4, r5, pc}

0804635e <SDMMC_CmdWriteSingleBlock>:
{
 804635e:	b530      	push	{r4, r5, lr}
 8046360:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046362:	2418      	movs	r4, #24
 8046364:	2340      	movs	r3, #64	; 0x40
{
 8046366:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046368:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804636a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804636e:	2200      	movs	r2, #0
 8046370:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046374:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046376:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804637a:	f7ff ff7f 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 804637e:	f241 3288 	movw	r2, #5000	; 0x1388
 8046382:	4621      	mov	r1, r4
 8046384:	4628      	mov	r0, r5
 8046386:	f7ff febb 	bl	8046100 <SDMMC_GetCmdResp1>
}
 804638a:	b007      	add	sp, #28
 804638c:	bd30      	pop	{r4, r5, pc}

0804638e <SDMMC_CmdWriteMultiBlock>:
{
 804638e:	b530      	push	{r4, r5, lr}
 8046390:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046392:	2419      	movs	r4, #25
 8046394:	2340      	movs	r3, #64	; 0x40
{
 8046396:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8046398:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804639a:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804639e:	2200      	movs	r2, #0
 80463a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463a4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463aa:	f7ff ff67 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80463ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80463b2:	4621      	mov	r1, r4
 80463b4:	4628      	mov	r0, r5
 80463b6:	f7ff fea3 	bl	8046100 <SDMMC_GetCmdResp1>
}
 80463ba:	b007      	add	sp, #28
 80463bc:	bd30      	pop	{r4, r5, pc}
	...

080463c0 <SDMMC_CmdStopTransfer>:
{
 80463c0:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80463c2:	2300      	movs	r3, #0
{
 80463c4:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80463c6:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463c8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80463ca:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 80463ce:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80463d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463d4:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80463d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80463da:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80463dc:	f7ff ff4e 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80463e0:	4a03      	ldr	r2, [pc, #12]	; (80463f0 <SDMMC_CmdStopTransfer+0x30>)
 80463e2:	4621      	mov	r1, r4
 80463e4:	4628      	mov	r0, r5
 80463e6:	f7ff fe8b 	bl	8046100 <SDMMC_GetCmdResp1>
}
 80463ea:	b007      	add	sp, #28
 80463ec:	bd30      	pop	{r4, r5, pc}
 80463ee:	bf00      	nop
 80463f0:	05f5e100 	.word	0x05f5e100

080463f4 <SDMMC_CmdSelDesel>:
{
 80463f4:	b530      	push	{r4, r5, lr}
 80463f6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80463f8:	2407      	movs	r4, #7
 80463fa:	2340      	movs	r3, #64	; 0x40
{
 80463fc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80463fe:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046400:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046404:	2200      	movs	r2, #0
 8046406:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804640a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804640c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046410:	f7ff ff34 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8046414:	f241 3288 	movw	r2, #5000	; 0x1388
 8046418:	4621      	mov	r1, r4
 804641a:	4628      	mov	r0, r5
 804641c:	f7ff fe70 	bl	8046100 <SDMMC_GetCmdResp1>
}
 8046420:	b007      	add	sp, #28
 8046422:	bd30      	pop	{r4, r5, pc}

08046424 <SDMMC_CmdGoIdleState>:
{
 8046424:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = 0U;
 8046426:	2300      	movs	r3, #0
{
 8046428:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 804642a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 804642e:	e9cd 3303 	strd	r3, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046432:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046438:	9305      	str	r3, [sp, #20]
{
 804643a:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804643c:	f7ff ff1e 	bl	804627c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8046440:	4b0b      	ldr	r3, [pc, #44]	; (8046470 <SDMMC_CmdGoIdleState+0x4c>)
 8046442:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046446:	681b      	ldr	r3, [r3, #0]
 8046448:	fbb3 f2f2 	udiv	r2, r3, r2
 804644c:	f241 3388 	movw	r3, #5000	; 0x1388
 8046450:	4353      	muls	r3, r2
    if (count-- == 0U)
 8046452:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046456:	d307      	bcc.n	8046468 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8046458:	6b62      	ldr	r2, [r4, #52]	; 0x34
 804645a:	0612      	lsls	r2, r2, #24
 804645c:	d5f9      	bpl.n	8046452 <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 804645e:	23c5      	movs	r3, #197	; 0xc5
 8046460:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8046462:	2000      	movs	r0, #0
}
 8046464:	b006      	add	sp, #24
 8046466:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8046468:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 804646c:	e7fa      	b.n	8046464 <SDMMC_CmdGoIdleState+0x40>
 804646e:	bf00      	nop
 8046470:	2000108c 	.word	0x2000108c

08046474 <SDMMC_CmdOperCond>:
{
 8046474:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8046476:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
{
 804647a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 804647c:	2308      	movs	r3, #8
 804647e:	e9cd 1301 	strd	r1, r3, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046482:	f04f 0c40 	mov.w	ip, #64	; 0x40
 8046486:	2300      	movs	r3, #0
 8046488:	e9cd c303 	strd	ip, r3, [sp, #12]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804648c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804648e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8046492:	9305      	str	r3, [sp, #20]
{
 8046494:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046496:	f7ff fef1 	bl	804627c <SDIO_SendCommand>
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 804649a:	4b15      	ldr	r3, [pc, #84]	; (80464f0 <SDMMC_CmdOperCond+0x7c>)
 804649c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80464a0:	681b      	ldr	r3, [r3, #0]
 80464a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80464a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80464aa:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80464ac:	f113 33ff 	adds.w	r3, r3, #4294967295
 80464b0:	d31a      	bcc.n	80464e8 <SDMMC_CmdOperCond+0x74>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80464b2:	6b62      	ldr	r2, [r4, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80464b4:	f012 0f45 	tst.w	r2, #69	; 0x45
 80464b8:	d0f8      	beq.n	80464ac <SDMMC_CmdOperCond+0x38>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80464ba:	0512      	lsls	r2, r2, #20
 80464bc:	d4f6      	bmi.n	80464ac <SDMMC_CmdOperCond+0x38>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80464be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80464c0:	075b      	lsls	r3, r3, #29
 80464c2:	d503      	bpl.n	80464cc <SDMMC_CmdOperCond+0x58>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80464c4:	2004      	movs	r0, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80464c6:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80464c8:	b006      	add	sp, #24
 80464ca:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80464cc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80464ce:	f012 0201 	ands.w	r2, r2, #1
 80464d2:	d001      	beq.n	80464d8 <SDMMC_CmdOperCond+0x64>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80464d4:	2001      	movs	r0, #1
 80464d6:	e7f6      	b.n	80464c6 <SDMMC_CmdOperCond+0x52>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80464d8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80464da:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80464de:	d0f3      	beq.n	80464c8 <SDMMC_CmdOperCond+0x54>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80464e0:	2340      	movs	r3, #64	; 0x40
 80464e2:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80464e4:	4610      	mov	r0, r2
 80464e6:	e7ef      	b.n	80464c8 <SDMMC_CmdOperCond+0x54>
      return SDMMC_ERROR_TIMEOUT;
 80464e8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80464ec:	e7ec      	b.n	80464c8 <SDMMC_CmdOperCond+0x54>
 80464ee:	bf00      	nop
 80464f0:	2000108c 	.word	0x2000108c

080464f4 <SDMMC_CmdAppCommand>:
{
 80464f4:	b530      	push	{r4, r5, lr}
 80464f6:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80464f8:	2437      	movs	r4, #55	; 0x37
 80464fa:	2340      	movs	r3, #64	; 0x40
{
 80464fc:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80464fe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046500:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046504:	2200      	movs	r2, #0
 8046506:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804650a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804650c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046510:	f7ff feb4 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8046514:	f241 3288 	movw	r2, #5000	; 0x1388
 8046518:	4621      	mov	r1, r4
 804651a:	4628      	mov	r0, r5
 804651c:	f7ff fdf0 	bl	8046100 <SDMMC_GetCmdResp1>
}
 8046520:	b007      	add	sp, #28
 8046522:	bd30      	pop	{r4, r5, pc}

08046524 <SDMMC_CmdAppOperCommand>:
{
 8046524:	b510      	push	{r4, lr}
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8046526:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
{
 804652a:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804652c:	2229      	movs	r2, #41	; 0x29
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 804652e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046532:	2340      	movs	r3, #64	; 0x40
 8046534:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8046538:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804653a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804653e:	2100      	movs	r1, #0
 8046540:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 8046544:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046546:	a901      	add	r1, sp, #4
 8046548:	f7ff fe98 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 804654c:	4620      	mov	r0, r4
 804654e:	f7ff fdb5 	bl	80460bc <SDMMC_GetCmdResp3>
}
 8046552:	b006      	add	sp, #24
 8046554:	bd10      	pop	{r4, pc}

08046556 <SDMMC_CmdBusWidth>:
{
 8046556:	b530      	push	{r4, r5, lr}
 8046558:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804655a:	2406      	movs	r4, #6
 804655c:	2340      	movs	r3, #64	; 0x40
{
 804655e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8046560:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046562:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046566:	2200      	movs	r2, #0
 8046568:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804656c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804656e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046572:	f7ff fe83 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8046576:	f241 3288 	movw	r2, #5000	; 0x1388
 804657a:	4621      	mov	r1, r4
 804657c:	4628      	mov	r0, r5
 804657e:	f7ff fdbf 	bl	8046100 <SDMMC_GetCmdResp1>
}
 8046582:	b007      	add	sp, #28
 8046584:	bd30      	pop	{r4, r5, pc}

08046586 <SDMMC_CmdSendSCR>:
{
 8046586:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046588:	2300      	movs	r3, #0
{
 804658a:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 804658c:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 804658e:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8046590:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 8046594:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8046596:	e9cd 3401 	strd	r3, r4, [sp, #4]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804659a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 804659c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80465a0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465a2:	f7ff fe6b 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80465a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80465aa:	4621      	mov	r1, r4
 80465ac:	4628      	mov	r0, r5
 80465ae:	f7ff fda7 	bl	8046100 <SDMMC_GetCmdResp1>
}
 80465b2:	b007      	add	sp, #28
 80465b4:	bd30      	pop	{r4, r5, pc}

080465b6 <SDMMC_CmdSendCID>:
{
 80465b6:	b510      	push	{r4, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80465b8:	2300      	movs	r3, #0
{
 80465ba:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80465bc:	2202      	movs	r2, #2
 80465be:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80465c2:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80465c4:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 80465c8:	4604      	mov	r4, r0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465ce:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465d0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465d2:	f7ff fe53 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80465d6:	4620      	mov	r0, r4
 80465d8:	f7ff fd48 	bl	804606c <SDMMC_GetCmdResp2>
}
 80465dc:	b006      	add	sp, #24
 80465de:	bd10      	pop	{r4, pc}

080465e0 <SDMMC_CmdSendCSD>:
{
 80465e0:	b510      	push	{r4, lr}
 80465e2:	b086      	sub	sp, #24
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80465e4:	2209      	movs	r2, #9
 80465e6:	23c0      	movs	r3, #192	; 0xc0
 80465e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sdmmc_cmdinit.Argument         = Argument;
 80465ec:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80465ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80465f2:	2100      	movs	r1, #0
 80465f4:	e9cd 1304 	strd	r1, r3, [sp, #16]
{
 80465f8:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80465fa:	a901      	add	r1, sp, #4
 80465fc:	f7ff fe3e 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8046600:	4620      	mov	r0, r4
 8046602:	f7ff fd33 	bl	804606c <SDMMC_GetCmdResp2>
}
 8046606:	b006      	add	sp, #24
 8046608:	bd10      	pop	{r4, pc}
	...

0804660c <SDMMC_CmdSetRelAdd>:
{
 804660c:	b530      	push	{r4, r5, lr}
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 804660e:	2300      	movs	r3, #0
{
 8046610:	b087      	sub	sp, #28
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8046612:	2203      	movs	r2, #3
 8046614:	e9cd 3201 	strd	r3, r2, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8046618:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 804661a:	e9cd 2303 	strd	r2, r3, [sp, #12]
{
 804661e:	460d      	mov	r5, r1
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046620:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8046624:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8046626:	9305      	str	r3, [sp, #20]
{
 8046628:	4604      	mov	r4, r0
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 804662a:	f7ff fe27 	bl	804627c <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 804662e:	4b1e      	ldr	r3, [pc, #120]	; (80466a8 <SDMMC_CmdSetRelAdd+0x9c>)
 8046630:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8046634:	681b      	ldr	r3, [r3, #0]
 8046636:	fbb3 f2f2 	udiv	r2, r3, r2
 804663a:	f241 3388 	movw	r3, #5000	; 0x1388
 804663e:	4353      	muls	r3, r2
    if (count-- == 0U)
 8046640:	f113 33ff 	adds.w	r3, r3, #4294967295
 8046644:	d328      	bcc.n	8046698 <SDMMC_CmdSetRelAdd+0x8c>
    sta_reg = SDIOx->STA;
 8046646:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8046648:	f012 0f45 	tst.w	r2, #69	; 0x45
 804664c:	d0f8      	beq.n	8046640 <SDMMC_CmdSetRelAdd+0x34>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 804664e:	0512      	lsls	r2, r2, #20
 8046650:	d4f6      	bmi.n	8046640 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8046652:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046654:	0758      	lsls	r0, r3, #29
 8046656:	d503      	bpl.n	8046660 <SDMMC_CmdSetRelAdd+0x54>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8046658:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 804665a:	63a0      	str	r0, [r4, #56]	; 0x38
}
 804665c:	b007      	add	sp, #28
 804665e:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8046660:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8046662:	07d9      	lsls	r1, r3, #31
 8046664:	d501      	bpl.n	804666a <SDMMC_CmdSetRelAdd+0x5e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8046666:	2001      	movs	r0, #1
 8046668:	e7f7      	b.n	804665a <SDMMC_CmdSetRelAdd+0x4e>
  return (uint8_t)(SDIOx->RESPCMD);
 804666a:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 804666c:	b2db      	uxtb	r3, r3
 804666e:	2b03      	cmp	r3, #3
 8046670:	d115      	bne.n	804669e <SDMMC_CmdSetRelAdd+0x92>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8046672:	23c5      	movs	r3, #197	; 0xc5
 8046674:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8046676:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8046678:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 804667c:	d102      	bne.n	8046684 <SDMMC_CmdSetRelAdd+0x78>
    *pRCA = (uint16_t) (response_r1 >> 16);
 804667e:	0c1b      	lsrs	r3, r3, #16
 8046680:	802b      	strh	r3, [r5, #0]
 8046682:	e7eb      	b.n	804665c <SDMMC_CmdSetRelAdd+0x50>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8046684:	045a      	lsls	r2, r3, #17
 8046686:	d40c      	bmi.n	80466a2 <SDMMC_CmdSetRelAdd+0x96>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8046688:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 804668c:	bf0c      	ite	eq
 804668e:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8046692:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8046696:	e7e1      	b.n	804665c <SDMMC_CmdSetRelAdd+0x50>
      return SDMMC_ERROR_TIMEOUT;
 8046698:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 804669c:	e7de      	b.n	804665c <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 804669e:	2001      	movs	r0, #1
 80466a0:	e7dc      	b.n	804665c <SDMMC_CmdSetRelAdd+0x50>
    return SDMMC_ERROR_ILLEGAL_CMD;
 80466a2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80466a6:	e7d9      	b.n	804665c <SDMMC_CmdSetRelAdd+0x50>
 80466a8:	2000108c 	.word	0x2000108c

080466ac <SDMMC_CmdSendStatus>:
{
 80466ac:	b530      	push	{r4, r5, lr}
 80466ae:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80466b0:	240d      	movs	r4, #13
 80466b2:	2340      	movs	r3, #64	; 0x40
{
 80466b4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 80466b6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80466b8:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80466bc:	2200      	movs	r2, #0
 80466be:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80466c2:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80466c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80466c8:	f7ff fdd8 	bl	804627c <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80466cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80466d0:	4621      	mov	r1, r4
 80466d2:	4628      	mov	r0, r5
 80466d4:	f7ff fd14 	bl	8046100 <SDMMC_GetCmdResp1>
}
 80466d8:	b007      	add	sp, #28
 80466da:	bd30      	pop	{r4, r5, pc}

080466dc <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80466dc:	4b03      	ldr	r3, [pc, #12]	; (80466ec <disk_status+0x10>)
 80466de:	181a      	adds	r2, r3, r0
 80466e0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80466e4:	7a10      	ldrb	r0, [r2, #8]
 80466e6:	685b      	ldr	r3, [r3, #4]
 80466e8:	685b      	ldr	r3, [r3, #4]
 80466ea:	4718      	bx	r3
 80466ec:	200084bc 	.word	0x200084bc

080466f0 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80466f0:	4b06      	ldr	r3, [pc, #24]	; (804670c <disk_initialize+0x1c>)
 80466f2:	5c1a      	ldrb	r2, [r3, r0]
 80466f4:	b942      	cbnz	r2, 8046708 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 80466f6:	2201      	movs	r2, #1
 80466f8:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80466fa:	181a      	adds	r2, r3, r0
 80466fc:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8046700:	7a10      	ldrb	r0, [r2, #8]
 8046702:	685b      	ldr	r3, [r3, #4]
 8046704:	681b      	ldr	r3, [r3, #0]
 8046706:	4718      	bx	r3
  }
  return stat;
}
 8046708:	2000      	movs	r0, #0
 804670a:	4770      	bx	lr
 804670c:	200084bc 	.word	0x200084bc

08046710 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8046710:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8046712:	4c05      	ldr	r4, [pc, #20]	; (8046728 <disk_read+0x18>)
 8046714:	1825      	adds	r5, r4, r0
 8046716:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 804671a:	6860      	ldr	r0, [r4, #4]
 804671c:	6884      	ldr	r4, [r0, #8]
 804671e:	7a28      	ldrb	r0, [r5, #8]
 8046720:	46a4      	mov	ip, r4
  return res;
}
 8046722:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8046724:	4760      	bx	ip
 8046726:	bf00      	nop
 8046728:	200084bc 	.word	0x200084bc

0804672c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 804672c:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 804672e:	4c05      	ldr	r4, [pc, #20]	; (8046744 <disk_write+0x18>)
 8046730:	1825      	adds	r5, r4, r0
 8046732:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8046736:	6860      	ldr	r0, [r4, #4]
 8046738:	68c4      	ldr	r4, [r0, #12]
 804673a:	7a28      	ldrb	r0, [r5, #8]
 804673c:	46a4      	mov	ip, r4
  return res;
}
 804673e:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8046740:	4760      	bx	ip
 8046742:	bf00      	nop
 8046744:	200084bc 	.word	0x200084bc

08046748 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8046748:	4b05      	ldr	r3, [pc, #20]	; (8046760 <disk_ioctl+0x18>)
{
 804674a:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 804674c:	181c      	adds	r4, r3, r0
 804674e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8046752:	7a20      	ldrb	r0, [r4, #8]
 8046754:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8046756:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 804675a:	691b      	ldr	r3, [r3, #16]
 804675c:	4718      	bx	r3
 804675e:	bf00      	nop
 8046760:	200084bc 	.word	0x200084bc

08046764 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8046764:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8046766:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8046768:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 804676a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 804676e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8046772:	4770      	bx	lr

08046774 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8046774:	6802      	ldr	r2, [r0, #0]
{
 8046776:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8046778:	b152      	cbz	r2, 8046790 <get_ldnumber+0x1c>
 804677a:	4611      	mov	r1, r2
 804677c:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 804677e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8046782:	2c20      	cmp	r4, #32
 8046784:	d90c      	bls.n	80467a0 <get_ldnumber+0x2c>
 8046786:	2c3a      	cmp	r4, #58	; 0x3a
 8046788:	d1f8      	bne.n	804677c <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 804678a:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 804678c:	428b      	cmp	r3, r1
 804678e:	d002      	beq.n	8046796 <get_ldnumber+0x22>
	int vol = -1;
 8046790:	f04f 30ff 	mov.w	r0, #4294967295
 8046794:	e005      	b.n	80467a2 <get_ldnumber+0x2e>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8046796:	7812      	ldrb	r2, [r2, #0]
 8046798:	2a30      	cmp	r2, #48	; 0x30
 804679a:	d1f9      	bne.n	8046790 <get_ldnumber+0x1c>
					vol = (int)i;
					*path = ++tt;
 804679c:	3301      	adds	r3, #1
 804679e:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80467a0:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 80467a2:	bd10      	pop	{r4, pc}

080467a4 <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80467a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 80467a6:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80467a8:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 80467ac:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80467ae:	2301      	movs	r3, #1
 80467b0:	462a      	mov	r2, r5
 80467b2:	4639      	mov	r1, r7
 80467b4:	7840      	ldrb	r0, [r0, #1]
 80467b6:	f7ff ffb9 	bl	804672c <disk_write>
 80467ba:	b9a0      	cbnz	r0, 80467e6 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80467bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80467be:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 80467c0:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80467c2:	1aeb      	subs	r3, r5, r3
 80467c4:	4293      	cmp	r3, r2
 80467c6:	d301      	bcc.n	80467cc <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 80467c8:	2000      	movs	r0, #0
}
 80467ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80467cc:	78a6      	ldrb	r6, [r4, #2]
 80467ce:	2e01      	cmp	r6, #1
 80467d0:	d9fa      	bls.n	80467c8 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 80467d2:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 80467d4:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 80467d6:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 80467d8:	462a      	mov	r2, r5
 80467da:	2301      	movs	r3, #1
 80467dc:	4639      	mov	r1, r7
 80467de:	f7ff ffa5 	bl	804672c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80467e2:	3e01      	subs	r6, #1
 80467e4:	e7f3      	b.n	80467ce <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 80467e6:	2001      	movs	r0, #1
 80467e8:	e7ef      	b.n	80467ca <sync_window.part.4+0x26>

080467ea <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80467ea:	78c3      	ldrb	r3, [r0, #3]
 80467ec:	b10b      	cbz	r3, 80467f2 <sync_window+0x8>
 80467ee:	f7ff bfd9 	b.w	80467a4 <sync_window.part.4>
}
 80467f2:	4618      	mov	r0, r3
 80467f4:	4770      	bx	lr

080467f6 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 80467f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80467f8:	428b      	cmp	r3, r1
{
 80467fa:	b570      	push	{r4, r5, r6, lr}
 80467fc:	4606      	mov	r6, r0
 80467fe:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8046800:	d012      	beq.n	8046828 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8046802:	f7ff fff2 	bl	80467ea <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8046806:	4604      	mov	r4, r0
 8046808:	b960      	cbnz	r0, 8046824 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 804680a:	462a      	mov	r2, r5
 804680c:	2301      	movs	r3, #1
 804680e:	f106 0138 	add.w	r1, r6, #56	; 0x38
 8046812:	7870      	ldrb	r0, [r6, #1]
 8046814:	f7ff ff7c 	bl	8046710 <disk_read>
 8046818:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 804681a:	bf1c      	itt	ne
 804681c:	f04f 35ff 	movne.w	r5, #4294967295
 8046820:	2401      	movne	r4, #1
			fs->winsect = sector;
 8046822:	6375      	str	r5, [r6, #52]	; 0x34
}
 8046824:	4620      	mov	r0, r4
 8046826:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8046828:	2400      	movs	r4, #0
 804682a:	e7fb      	b.n	8046824 <move_window+0x2e>

0804682c <check_fs>:
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 804682c:	2300      	movs	r3, #0
{
 804682e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8046830:	70c3      	strb	r3, [r0, #3]
 8046832:	f04f 33ff 	mov.w	r3, #4294967295
 8046836:	6343      	str	r3, [r0, #52]	; 0x34
{
 8046838:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 804683a:	f7ff ffdc 	bl	80467f6 <move_window>
 804683e:	bb30      	cbnz	r0, 804688e <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8046840:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8046844:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8046848:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 804684c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8046850:	4293      	cmp	r3, r2
 8046852:	d11e      	bne.n	8046892 <check_fs+0x66>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8046854:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8046858:	2be9      	cmp	r3, #233	; 0xe9
 804685a:	d005      	beq.n	8046868 <check_fs+0x3c>
 804685c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 804685e:	4a10      	ldr	r2, [pc, #64]	; (80468a0 <check_fs+0x74>)
 8046860:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8046864:	4293      	cmp	r3, r2
 8046866:	d116      	bne.n	8046896 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046868:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 804686c:	f7ff ff7a 	bl	8046764 <ld_dword>
 8046870:	4b0c      	ldr	r3, [pc, #48]	; (80468a4 <check_fs+0x78>)
 8046872:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8046876:	4298      	cmp	r0, r3
 8046878:	d00f      	beq.n	804689a <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 804687a:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 804687e:	f7ff ff71 	bl	8046764 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8046882:	4b09      	ldr	r3, [pc, #36]	; (80468a8 <check_fs+0x7c>)
 8046884:	4298      	cmp	r0, r3
 8046886:	bf14      	ite	ne
 8046888:	2002      	movne	r0, #2
 804688a:	2000      	moveq	r0, #0
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
}
 804688c:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 804688e:	2004      	movs	r0, #4
 8046890:	e7fc      	b.n	804688c <check_fs+0x60>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8046892:	2003      	movs	r0, #3
 8046894:	e7fa      	b.n	804688c <check_fs+0x60>
	return 2;
 8046896:	2002      	movs	r0, #2
 8046898:	e7f8      	b.n	804688c <check_fs+0x60>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 804689a:	2000      	movs	r0, #0
 804689c:	e7f6      	b.n	804688c <check_fs+0x60>
 804689e:	bf00      	nop
 80468a0:	009000eb 	.word	0x009000eb
 80468a4:	00544146 	.word	0x00544146
 80468a8:	33544146 	.word	0x33544146

080468ac <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80468ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80468b0:	2300      	movs	r3, #0
{
 80468b2:	b085      	sub	sp, #20
	*rfs = 0;
 80468b4:	600b      	str	r3, [r1, #0]
{
 80468b6:	4688      	mov	r8, r1
 80468b8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80468ba:	f7ff ff5b 	bl	8046774 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80468be:	1e07      	subs	r7, r0, #0
 80468c0:	f2c0 815e 	blt.w	8046b80 <find_volume+0x2d4>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80468c4:	4eb2      	ldr	r6, [pc, #712]	; (8046b90 <find_volume+0x2e4>)
 80468c6:	eb06 0387 	add.w	r3, r6, r7, lsl #2
 80468ca:	6a1c      	ldr	r4, [r3, #32]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80468cc:	2c00      	cmp	r4, #0
 80468ce:	f000 8159 	beq.w	8046b84 <find_volume+0x2d8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80468d2:	f8c8 4000 	str.w	r4, [r8]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
	if (fs->fs_type) {					/* If the volume has been mounted */
 80468d6:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80468d8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80468dc:	b173      	cbz	r3, 80468fc <find_volume+0x50>
		stat = disk_status(fs->drv);
 80468de:	7860      	ldrb	r0, [r4, #1]
 80468e0:	f7ff fefc 	bl	80466dc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80468e4:	07c1      	lsls	r1, r0, #31
 80468e6:	d409      	bmi.n	80468fc <find_volume+0x50>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80468e8:	2d00      	cmp	r5, #0
 80468ea:	f000 814d 	beq.w	8046b88 <find_volume+0x2dc>
 80468ee:	f010 0004 	ands.w	r0, r0, #4
 80468f2:	d000      	beq.n	80468f6 <find_volume+0x4a>
				return FR_WRITE_PROTECTED;
 80468f4:	200a      	movs	r0, #10
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 80468f6:	b005      	add	sp, #20
 80468f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 80468fc:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80468fe:	b2f8      	uxtb	r0, r7
	fs->fs_type = 0;					/* Clear the file system object */
 8046900:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8046902:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8046904:	f7ff fef4 	bl	80466f0 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8046908:	07c2      	lsls	r2, r0, #31
 804690a:	f100 813f 	bmi.w	8046b8c <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 804690e:	b10d      	cbz	r5, 8046914 <find_volume+0x68>
 8046910:	0743      	lsls	r3, r0, #29
 8046912:	d4ef      	bmi.n	80468f4 <find_volume+0x48>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8046914:	f104 020c 	add.w	r2, r4, #12
 8046918:	2102      	movs	r1, #2
 804691a:	7860      	ldrb	r0, [r4, #1]
 804691c:	f7ff ff14 	bl	8046748 <disk_ioctl>
 8046920:	b108      	cbz	r0, 8046926 <find_volume+0x7a>
 8046922:	2001      	movs	r0, #1
 8046924:	e7e7      	b.n	80468f6 <find_volume+0x4a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8046926:	89a5      	ldrh	r5, [r4, #12]
 8046928:	f5a5 7300 	sub.w	r3, r5, #512	; 0x200
 804692c:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8046930:	d8f7      	bhi.n	8046922 <find_volume+0x76>
 8046932:	1e69      	subs	r1, r5, #1
 8046934:	400d      	ands	r5, r1
 8046936:	d1f4      	bne.n	8046922 <find_volume+0x76>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8046938:	4629      	mov	r1, r5
 804693a:	4620      	mov	r0, r4
 804693c:	f7ff ff76 	bl	804682c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8046940:	2802      	cmp	r0, #2
 8046942:	f040 8101 	bne.w	8046b48 <find_volume+0x29c>
 8046946:	f504 77ff 	add.w	r7, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 804694a:	f817 0c04 	ldrb.w	r0, [r7, #-4]
 804694e:	b110      	cbz	r0, 8046956 <find_volume+0xaa>
 8046950:	4638      	mov	r0, r7
 8046952:	f7ff ff07 	bl	8046764 <ld_dword>
 8046956:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 804695a:	3501      	adds	r5, #1
 804695c:	2d04      	cmp	r5, #4
 804695e:	f107 0710 	add.w	r7, r7, #16
 8046962:	d1f2      	bne.n	804694a <find_volume+0x9e>
 8046964:	2500      	movs	r5, #0
			bsect = br[i];
 8046966:	f85d 7025 	ldr.w	r7, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 804696a:	2f00      	cmp	r7, #0
 804696c:	f000 80e4 	beq.w	8046b38 <find_volume+0x28c>
 8046970:	4639      	mov	r1, r7
 8046972:	4620      	mov	r0, r4
 8046974:	f7ff ff5a 	bl	804682c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8046978:	2801      	cmp	r0, #1
 804697a:	f200 80de 	bhi.w	8046b3a <find_volume+0x28e>
	rv = rv << 8 | ptr[0];
 804697e:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8046982:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8046986:	89a1      	ldrh	r1, [r4, #12]
 8046988:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804698c:	4299      	cmp	r1, r3
 804698e:	f040 80e0 	bne.w	8046b52 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 8046992:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 8046996:	f894 904e 	ldrb.w	r9, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 804699a:	ea59 2903 	orrs.w	r9, r9, r3, lsl #8
 804699e:	d104      	bne.n	80469aa <find_volume+0xfe>
 80469a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80469a4:	f7ff fede 	bl	8046764 <ld_dword>
 80469a8:	4681      	mov	r9, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80469aa:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
		fs->fsize = fasize;
 80469ae:	f8c4 9020 	str.w	r9, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80469b2:	1e6b      	subs	r3, r5, #1
 80469b4:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80469b6:	70a5      	strb	r5, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80469b8:	f200 80cb 	bhi.w	8046b52 <find_volume+0x2a6>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80469bc:	f894 8045 	ldrb.w	r8, [r4, #69]	; 0x45
 80469c0:	fa1f f388 	uxth.w	r3, r8
 80469c4:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80469c6:	2b00      	cmp	r3, #0
 80469c8:	f000 80c3 	beq.w	8046b52 <find_volume+0x2a6>
 80469cc:	f108 33ff 	add.w	r3, r8, #4294967295
 80469d0:	ea13 0f08 	tst.w	r3, r8
 80469d4:	f040 80bd 	bne.w	8046b52 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80469d8:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 80469dc:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 80469e0:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80469e4:	094b      	lsrs	r3, r1, #5
 80469e6:	fbba fbf3 	udiv	fp, sl, r3
 80469ea:	fb03 a31b 	mls	r3, r3, fp, sl
 80469ee:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80469f0:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80469f4:	2b00      	cmp	r3, #0
 80469f6:	f040 80ac 	bne.w	8046b52 <find_volume+0x2a6>
	rv = rv << 8 | ptr[0];
 80469fa:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 80469fe:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8046a02:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8046a06:	d103      	bne.n	8046a10 <find_volume+0x164>
 8046a08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8046a0c:	f7ff feaa 	bl	8046764 <ld_dword>
	rv = rv << 8 | ptr[0];
 8046a10:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 8046a14:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8046a18:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8046a1c:	f000 8099 	beq.w	8046b52 <find_volume+0x2a6>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8046a20:	fb09 fc05 	mul.w	ip, r9, r5
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8046a24:	eb0b 0203 	add.w	r2, fp, r3
 8046a28:	4462      	add	r2, ip
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8046a2a:	4290      	cmp	r0, r2
 8046a2c:	f0c0 8091 	bcc.w	8046b52 <find_volume+0x2a6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8046a30:	1a80      	subs	r0, r0, r2
 8046a32:	fbb0 f0f8 	udiv	r0, r0, r8
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8046a36:	2800      	cmp	r0, #0
 8046a38:	f000 808b 	beq.w	8046b52 <find_volume+0x2a6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8046a3c:	f64f 78f5 	movw	r8, #65525	; 0xfff5
 8046a40:	4540      	cmp	r0, r8
 8046a42:	bf8c      	ite	hi
 8046a44:	f04f 0803 	movhi.w	r8, #3
 8046a48:	f04f 0802 	movls.w	r8, #2
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8046a4c:	f640 75f5 	movw	r5, #4085	; 0xff5
 8046a50:	42a8      	cmp	r0, r5
 8046a52:	bf98      	it	ls
 8046a54:	f04f 0801 	movls.w	r8, #1
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8046a58:	443b      	add	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8046a5a:	1c85      	adds	r5, r0, #2
		fs->database = bsect + sysect;					/* Data start sector */
 8046a5c:	443a      	add	r2, r7
		if (fmt == FS_FAT32) {
 8046a5e:	f1b8 0f03 	cmp.w	r8, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8046a62:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8046a64:	6267      	str	r7, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8046a66:	62a3      	str	r3, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8046a68:	6322      	str	r2, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8046a6a:	d176      	bne.n	8046b5a <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8046a6c:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 8046a70:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8046a74:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8046a78:	d16b      	bne.n	8046b52 <find_volume+0x2a6>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8046a7a:	f1ba 0f00 	cmp.w	sl, #0
 8046a7e:	d168      	bne.n	8046b52 <find_volume+0x2a6>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8046a80:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8046a84:	f7ff fe6e 	bl	8046764 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8046a88:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8046a8a:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8046a8c:	1e4b      	subs	r3, r1, #1
 8046a8e:	441d      	add	r5, r3
 8046a90:	fbb5 f1f1 	udiv	r1, r5, r1
 8046a94:	4549      	cmp	r1, r9
 8046a96:	d85c      	bhi.n	8046b52 <find_volume+0x2a6>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8046a98:	f04f 33ff 	mov.w	r3, #4294967295
 8046a9c:	e9c4 3304 	strd	r3, r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8046aa0:	f1b8 0f03 	cmp.w	r8, #3
		fs->fsi_flag = 0x80;
 8046aa4:	f04f 0380 	mov.w	r3, #128	; 0x80
 8046aa8:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8046aaa:	d12f      	bne.n	8046b0c <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 8046aac:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8046ab0:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8046ab4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8046ab8:	2b01      	cmp	r3, #1
 8046aba:	d127      	bne.n	8046b0c <find_volume+0x260>
			&& move_window(fs, bsect + 1) == FR_OK)
 8046abc:	1c79      	adds	r1, r7, #1
 8046abe:	4620      	mov	r0, r4
 8046ac0:	f7ff fe99 	bl	80467f6 <move_window>
 8046ac4:	bb10      	cbnz	r0, 8046b0c <find_volume+0x260>
	rv = rv << 8 | ptr[0];
 8046ac6:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8046aca:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 8046ace:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8046ad0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8046ad4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8046ad8:	4293      	cmp	r3, r2
 8046ada:	d117      	bne.n	8046b0c <find_volume+0x260>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8046adc:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8046ae0:	f7ff fe40 	bl	8046764 <ld_dword>
 8046ae4:	4b2b      	ldr	r3, [pc, #172]	; (8046b94 <find_volume+0x2e8>)
 8046ae6:	4298      	cmp	r0, r3
 8046ae8:	d110      	bne.n	8046b0c <find_volume+0x260>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8046aea:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8046aee:	f7ff fe39 	bl	8046764 <ld_dword>
 8046af2:	4b29      	ldr	r3, [pc, #164]	; (8046b98 <find_volume+0x2ec>)
 8046af4:	4298      	cmp	r0, r3
 8046af6:	d109      	bne.n	8046b0c <find_volume+0x260>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8046af8:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8046afc:	f7ff fe32 	bl	8046764 <ld_dword>
 8046b00:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8046b02:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8046b06:	f7ff fe2d 	bl	8046764 <ld_dword>
 8046b0a:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8046b0c:	8cb3      	ldrh	r3, [r6, #36]	; 0x24
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046b0e:	6832      	ldr	r2, [r6, #0]
	fs->fs_type = fmt;		/* FAT sub-type */
 8046b10:	f884 8000 	strb.w	r8, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8046b14:	3301      	adds	r3, #1
 8046b16:	b29b      	uxth	r3, r3
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046b18:	4294      	cmp	r4, r2
	fs->id = ++Fsid;		/* File system mount ID */
 8046b1a:	84b3      	strh	r3, [r6, #36]	; 0x24
 8046b1c:	80e3      	strh	r3, [r4, #6]
	fs->cdir = 0;			/* Initialize current directory */
 8046b1e:	f04f 0300 	mov.w	r3, #0
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046b22:	bf08      	it	eq
 8046b24:	6033      	streq	r3, [r6, #0]
	fs->cdir = 0;			/* Initialize current directory */
 8046b26:	61a3      	str	r3, [r4, #24]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046b28:	6933      	ldr	r3, [r6, #16]
 8046b2a:	429c      	cmp	r4, r3
 8046b2c:	f04f 0000 	mov.w	r0, #0
 8046b30:	f47f aee1 	bne.w	80468f6 <find_volume+0x4a>
 8046b34:	6130      	str	r0, [r6, #16]
 8046b36:	e6de      	b.n	80468f6 <find_volume+0x4a>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8046b38:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8046b3a:	3501      	adds	r5, #1
 8046b3c:	2d04      	cmp	r5, #4
 8046b3e:	f47f af12 	bne.w	8046966 <find_volume+0xba>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8046b42:	2804      	cmp	r0, #4
 8046b44:	d105      	bne.n	8046b52 <find_volume+0x2a6>
 8046b46:	e6ec      	b.n	8046922 <find_volume+0x76>
 8046b48:	2804      	cmp	r0, #4
 8046b4a:	f43f aeea 	beq.w	8046922 <find_volume+0x76>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8046b4e:	2801      	cmp	r0, #1
 8046b50:	d901      	bls.n	8046b56 <find_volume+0x2aa>
 8046b52:	200d      	movs	r0, #13
 8046b54:	e6cf      	b.n	80468f6 <find_volume+0x4a>
	bsect = 0;
 8046b56:	462f      	mov	r7, r5
 8046b58:	e711      	b.n	804697e <find_volume+0xd2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8046b5a:	f1ba 0f00 	cmp.w	sl, #0
 8046b5e:	d0f8      	beq.n	8046b52 <find_volume+0x2a6>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046b60:	f1b8 0f02 	cmp.w	r8, #2
 8046b64:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8046b68:	bf18      	it	ne
 8046b6a:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8046b6c:	4463      	add	r3, ip
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046b6e:	bf18      	it	ne
 8046b70:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8046b74:	62e3      	str	r3, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8046b76:	bf0c      	ite	eq
 8046b78:	4605      	moveq	r5, r0
 8046b7a:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 8046b7e:	e785      	b.n	8046a8c <find_volume+0x1e0>
	if (vol < 0) return FR_INVALID_DRIVE;
 8046b80:	200b      	movs	r0, #11
 8046b82:	e6b8      	b.n	80468f6 <find_volume+0x4a>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8046b84:	200c      	movs	r0, #12
 8046b86:	e6b6      	b.n	80468f6 <find_volume+0x4a>
			return FR_OK;				/* The file system object is valid */
 8046b88:	4628      	mov	r0, r5
 8046b8a:	e6b4      	b.n	80468f6 <find_volume+0x4a>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8046b8c:	2003      	movs	r0, #3
 8046b8e:	e6b2      	b.n	80468f6 <find_volume+0x4a>
 8046b90:	20008494 	.word	0x20008494
 8046b94:	41615252 	.word	0x41615252
 8046b98:	61417272 	.word	0x61417272

08046b9c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8046b9c:	b530      	push	{r4, r5, lr}
 8046b9e:	b085      	sub	sp, #20
 8046ba0:	e9cd 1000 	strd	r1, r0, [sp]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8046ba4:	a804      	add	r0, sp, #16
{
 8046ba6:	4615      	mov	r5, r2
	const TCHAR *rp = path;
 8046ba8:	f840 1d04 	str.w	r1, [r0, #-4]!


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8046bac:	f7ff fde2 	bl	8046774 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8046bb0:	2800      	cmp	r0, #0
 8046bb2:	db1f      	blt.n	8046bf4 <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8046bb4:	4b11      	ldr	r3, [pc, #68]	; (8046bfc <f_mount+0x60>)
 8046bb6:	0081      	lsls	r1, r0, #2
 8046bb8:	185a      	adds	r2, r3, r1
 8046bba:	6a10      	ldr	r0, [r2, #32]

	if (cfs) {
 8046bbc:	b150      	cbz	r0, 8046bd4 <f_mount+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8046bbe:	681a      	ldr	r2, [r3, #0]
 8046bc0:	4290      	cmp	r0, r2
 8046bc2:	bf04      	itt	eq
 8046bc4:	2200      	moveq	r2, #0
 8046bc6:	601a      	streq	r2, [r3, #0]
 8046bc8:	691a      	ldr	r2, [r3, #16]
 8046bca:	2400      	movs	r4, #0
 8046bcc:	4290      	cmp	r0, r2
 8046bce:	bf08      	it	eq
 8046bd0:	611c      	streq	r4, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8046bd2:	7004      	strb	r4, [r0, #0]
	}

	if (fs) {
 8046bd4:	9801      	ldr	r0, [sp, #4]
 8046bd6:	b108      	cbz	r0, 8046bdc <f_mount+0x40>
		fs->fs_type = 0;				/* Clear new fs object */
 8046bd8:	2200      	movs	r2, #0
 8046bda:	7002      	strb	r2, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8046bdc:	440b      	add	r3, r1
 8046bde:	6218      	str	r0, [r3, #32]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8046be0:	b130      	cbz	r0, 8046bf0 <f_mount+0x54>
 8046be2:	2d01      	cmp	r5, #1
 8046be4:	d108      	bne.n	8046bf8 <f_mount+0x5c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8046be6:	2200      	movs	r2, #0
 8046be8:	a901      	add	r1, sp, #4
 8046bea:	4668      	mov	r0, sp
 8046bec:	f7ff fe5e 	bl	80468ac <find_volume>
	LEAVE_FF(fs, res);
}
 8046bf0:	b005      	add	sp, #20
 8046bf2:	bd30      	pop	{r4, r5, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8046bf4:	200b      	movs	r0, #11
 8046bf6:	e7fb      	b.n	8046bf0 <f_mount+0x54>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8046bf8:	2000      	movs	r0, #0
 8046bfa:	e7f9      	b.n	8046bf0 <f_mount+0x54>
 8046bfc:	20008494 	.word	0x20008494

08046c00 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8046c00:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8046c02:	4b0f      	ldr	r3, [pc, #60]	; (8046c40 <FATFS_LinkDriverEx+0x40>)
 8046c04:	7a5d      	ldrb	r5, [r3, #9]
 8046c06:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8046c0a:	b9b5      	cbnz	r5, 8046c3a <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8046c0c:	7a5d      	ldrb	r5, [r3, #9]
 8046c0e:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8046c10:	7a5d      	ldrb	r5, [r3, #9]
 8046c12:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8046c16:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8046c18:	7a58      	ldrb	r0, [r3, #9]
 8046c1a:	4418      	add	r0, r3
 8046c1c:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8046c1e:	7a5a      	ldrb	r2, [r3, #9]
 8046c20:	b2d2      	uxtb	r2, r2
 8046c22:	1c50      	adds	r0, r2, #1
 8046c24:	b2c0      	uxtb	r0, r0
 8046c26:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8046c28:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8046c2a:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8046c2c:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8046c2e:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8046c30:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 8046c32:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8046c34:	70cc      	strb	r4, [r1, #3]
 8046c36:	4620      	mov	r0, r4
    ret = 0;
  }

  return ret;
}
 8046c38:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8046c3a:	2001      	movs	r0, #1
 8046c3c:	e7fc      	b.n	8046c38 <FATFS_LinkDriverEx+0x38>
 8046c3e:	bf00      	nop
 8046c40:	200084bc 	.word	0x200084bc

08046c44 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 8046c44:	2200      	movs	r2, #0
 8046c46:	f7ff bfdb 	b.w	8046c00 <FATFS_LinkDriverEx>

08046c4a <xor_block>:
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8046c4a:	780a      	ldrb	r2, [r1, #0]
 8046c4c:	7803      	ldrb	r3, [r0, #0]
 8046c4e:	4053      	eors	r3, r2
 8046c50:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8046c52:	784a      	ldrb	r2, [r1, #1]
 8046c54:	7843      	ldrb	r3, [r0, #1]
 8046c56:	4053      	eors	r3, r2
 8046c58:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8046c5a:	788a      	ldrb	r2, [r1, #2]
 8046c5c:	7883      	ldrb	r3, [r0, #2]
 8046c5e:	4053      	eors	r3, r2
 8046c60:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8046c62:	78ca      	ldrb	r2, [r1, #3]
 8046c64:	78c3      	ldrb	r3, [r0, #3]
 8046c66:	4053      	eors	r3, r2
 8046c68:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8046c6a:	790a      	ldrb	r2, [r1, #4]
 8046c6c:	7903      	ldrb	r3, [r0, #4]
 8046c6e:	4053      	eors	r3, r2
 8046c70:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8046c72:	794a      	ldrb	r2, [r1, #5]
 8046c74:	7943      	ldrb	r3, [r0, #5]
 8046c76:	4053      	eors	r3, r2
 8046c78:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8046c7a:	798a      	ldrb	r2, [r1, #6]
 8046c7c:	7983      	ldrb	r3, [r0, #6]
 8046c7e:	4053      	eors	r3, r2
 8046c80:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8046c82:	79ca      	ldrb	r2, [r1, #7]
 8046c84:	79c3      	ldrb	r3, [r0, #7]
 8046c86:	4053      	eors	r3, r2
 8046c88:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8046c8a:	7a0a      	ldrb	r2, [r1, #8]
 8046c8c:	7a03      	ldrb	r3, [r0, #8]
 8046c8e:	4053      	eors	r3, r2
 8046c90:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8046c92:	7a4a      	ldrb	r2, [r1, #9]
 8046c94:	7a43      	ldrb	r3, [r0, #9]
 8046c96:	4053      	eors	r3, r2
 8046c98:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8046c9a:	7a8a      	ldrb	r2, [r1, #10]
 8046c9c:	7a83      	ldrb	r3, [r0, #10]
 8046c9e:	4053      	eors	r3, r2
 8046ca0:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8046ca2:	7aca      	ldrb	r2, [r1, #11]
 8046ca4:	7ac3      	ldrb	r3, [r0, #11]
 8046ca6:	4053      	eors	r3, r2
 8046ca8:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8046caa:	7b0a      	ldrb	r2, [r1, #12]
 8046cac:	7b03      	ldrb	r3, [r0, #12]
 8046cae:	4053      	eors	r3, r2
 8046cb0:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8046cb2:	7b4a      	ldrb	r2, [r1, #13]
 8046cb4:	7b43      	ldrb	r3, [r0, #13]
 8046cb6:	4053      	eors	r3, r2
 8046cb8:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8046cba:	7b8a      	ldrb	r2, [r1, #14]
 8046cbc:	7b83      	ldrb	r3, [r0, #14]
 8046cbe:	4053      	eors	r3, r2
 8046cc0:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8046cc2:	7bca      	ldrb	r2, [r1, #15]
 8046cc4:	7bc3      	ldrb	r3, [r0, #15]
 8046cc6:	4053      	eors	r3, r2
 8046cc8:	73c3      	strb	r3, [r0, #15]
#endif
}
 8046cca:	4770      	bx	lr

08046ccc <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8046ccc:	b510      	push	{r4, lr}
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8046cce:	780b      	ldrb	r3, [r1, #0]
 8046cd0:	7814      	ldrb	r4, [r2, #0]
 8046cd2:	4063      	eors	r3, r4
 8046cd4:	7003      	strb	r3, [r0, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8046cd6:	7854      	ldrb	r4, [r2, #1]
 8046cd8:	784b      	ldrb	r3, [r1, #1]
 8046cda:	4063      	eors	r3, r4
 8046cdc:	7043      	strb	r3, [r0, #1]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8046cde:	7894      	ldrb	r4, [r2, #2]
 8046ce0:	788b      	ldrb	r3, [r1, #2]
 8046ce2:	4063      	eors	r3, r4
 8046ce4:	7083      	strb	r3, [r0, #2]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8046ce6:	78d4      	ldrb	r4, [r2, #3]
 8046ce8:	78cb      	ldrb	r3, [r1, #3]
 8046cea:	4063      	eors	r3, r4
 8046cec:	70c3      	strb	r3, [r0, #3]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8046cee:	7914      	ldrb	r4, [r2, #4]
 8046cf0:	790b      	ldrb	r3, [r1, #4]
 8046cf2:	4063      	eors	r3, r4
 8046cf4:	7103      	strb	r3, [r0, #4]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8046cf6:	7954      	ldrb	r4, [r2, #5]
 8046cf8:	794b      	ldrb	r3, [r1, #5]
 8046cfa:	4063      	eors	r3, r4
 8046cfc:	7143      	strb	r3, [r0, #5]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8046cfe:	7994      	ldrb	r4, [r2, #6]
 8046d00:	798b      	ldrb	r3, [r1, #6]
 8046d02:	4063      	eors	r3, r4
 8046d04:	7183      	strb	r3, [r0, #6]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8046d06:	79d4      	ldrb	r4, [r2, #7]
 8046d08:	79cb      	ldrb	r3, [r1, #7]
 8046d0a:	4063      	eors	r3, r4
 8046d0c:	71c3      	strb	r3, [r0, #7]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8046d0e:	7a14      	ldrb	r4, [r2, #8]
 8046d10:	7a0b      	ldrb	r3, [r1, #8]
 8046d12:	4063      	eors	r3, r4
 8046d14:	7203      	strb	r3, [r0, #8]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8046d16:	7a54      	ldrb	r4, [r2, #9]
 8046d18:	7a4b      	ldrb	r3, [r1, #9]
 8046d1a:	4063      	eors	r3, r4
 8046d1c:	7243      	strb	r3, [r0, #9]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8046d1e:	7a8b      	ldrb	r3, [r1, #10]
 8046d20:	7a94      	ldrb	r4, [r2, #10]
 8046d22:	4063      	eors	r3, r4
 8046d24:	7283      	strb	r3, [r0, #10]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8046d26:	7ad4      	ldrb	r4, [r2, #11]
 8046d28:	7acb      	ldrb	r3, [r1, #11]
 8046d2a:	4063      	eors	r3, r4
 8046d2c:	72c3      	strb	r3, [r0, #11]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8046d2e:	7b14      	ldrb	r4, [r2, #12]
 8046d30:	7b0b      	ldrb	r3, [r1, #12]
 8046d32:	4063      	eors	r3, r4
 8046d34:	7303      	strb	r3, [r0, #12]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8046d36:	7b54      	ldrb	r4, [r2, #13]
 8046d38:	7b4b      	ldrb	r3, [r1, #13]
 8046d3a:	4063      	eors	r3, r4
 8046d3c:	7343      	strb	r3, [r0, #13]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8046d3e:	7b94      	ldrb	r4, [r2, #14]
 8046d40:	7b8b      	ldrb	r3, [r1, #14]
 8046d42:	4063      	eors	r3, r4
 8046d44:	7383      	strb	r3, [r0, #14]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8046d46:	7bcb      	ldrb	r3, [r1, #15]
 8046d48:	7bd2      	ldrb	r2, [r2, #15]
 8046d4a:	4053      	eors	r3, r2
 8046d4c:	73c3      	strb	r3, [r0, #15]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8046d4e:	bd10      	pop	{r4, pc}

08046d50 <aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type aes_set_key( const uint8_t key[], length_type keylen, aes_context ctx[1] )
{
 8046d50:	f1a1 0310 	sub.w	r3, r1, #16
 8046d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8046d58:	b2dc      	uxtb	r4, r3
 8046d5a:	2c10      	cmp	r4, #16
 8046d5c:	d806      	bhi.n	8046d6c <aes_set_key+0x1c>
 8046d5e:	2301      	movs	r3, #1
 8046d60:	40a3      	lsls	r3, r4
 8046d62:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8046d66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8046d6a:	b92b      	cbnz	r3, 8046d78 <aes_set_key+0x28>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8046d6c:	2300      	movs	r3, #0
 8046d6e:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
        return ( uint8_t )-1;
 8046d72:	20ff      	movs	r0, #255	; 0xff
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
    }
    return 0;
}
 8046d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8046d78:	1e53      	subs	r3, r2, #1
 8046d7a:	1844      	adds	r4, r0, r1
    while( nn-- )
 8046d7c:	42a0      	cmp	r0, r4
 8046d7e:	d150      	bne.n	8046e22 <aes_set_key+0xd2>
    hi = (keylen + 28) << 2;
 8046d80:	f101 0e1c 	add.w	lr, r1, #28
 8046d84:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8046d88:	fa5f fe8e 	uxtb.w	lr, lr
    ctx->rnd = (hi >> 4) - 1;
 8046d8c:	ea4f 131e 	mov.w	r3, lr, lsr #4
 8046d90:	3b01      	subs	r3, #1
            t0 = s_box(t0);
 8046d92:	4c2c      	ldr	r4, [pc, #176]	; (8046e44 <aes_set_key+0xf4>)
    ctx->rnd = (hi >> 4) - 1;
 8046d94:	f882 30f0 	strb.w	r3, [r2, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046d98:	f04f 0901 	mov.w	r9, #1
    ctx->rnd = (hi >> 4) - 1;
 8046d9c:	460b      	mov	r3, r1
        t0 = ctx->ksch[cc - 4];
 8046d9e:	18d5      	adds	r5, r2, r3
        if( cc % keylen == 0 )
 8046da0:	fbb3 f0f1 	udiv	r0, r3, r1
 8046da4:	fb01 3010 	mls	r0, r1, r0, r3
 8046da8:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
        t0 = ctx->ksch[cc - 4];
 8046dac:	f815 ac04 	ldrb.w	sl, [r5, #-4]
        t1 = ctx->ksch[cc - 3];
 8046db0:	f815 cc03 	ldrb.w	ip, [r5, #-3]
        t2 = ctx->ksch[cc - 2];
 8046db4:	f815 7c02 	ldrb.w	r7, [r5, #-2]
        t3 = ctx->ksch[cc - 1];
 8046db8:	f815 6c01 	ldrb.w	r6, [r5, #-1]
        if( cc % keylen == 0 )
 8046dbc:	d136      	bne.n	8046e2c <aes_set_key+0xdc>
            rc = f2(rc);
 8046dbe:	ea4f 10d9 	mov.w	r0, r9, lsr #7
            t0 = s_box(t1) ^ rc;
 8046dc2:	f814 800c 	ldrb.w	r8, [r4, ip]
            t1 = s_box(t2);
 8046dc6:	f814 c007 	ldrb.w	ip, [r4, r7]
            t2 = s_box(t3);
 8046dca:	5da7      	ldrb	r7, [r4, r6]
            t3 = s_box(tt);
 8046dcc:	f814 600a 	ldrb.w	r6, [r4, sl]
            rc = f2(rc);
 8046dd0:	ea4f 0a40 	mov.w	sl, r0, lsl #1
 8046dd4:	4450      	add	r0, sl
 8046dd6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
            t0 = s_box(t1) ^ rc;
 8046dda:	ea89 0808 	eor.w	r8, r9, r8
            rc = f2(rc);
 8046dde:	ea80 0049 	eor.w	r0, r0, r9, lsl #1
 8046de2:	fa5f f980 	uxtb.w	r9, r0
            t0 = s_box(t1) ^ rc;
 8046de6:	46c2      	mov	sl, r8
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8046de8:	1a58      	subs	r0, r3, r1
 8046dea:	b2c0      	uxtb	r0, r0
 8046dec:	f812 8000 	ldrb.w	r8, [r2, r0]
 8046df0:	ea8a 0a08 	eor.w	sl, sl, r8
 8046df4:	f802 a003 	strb.w	sl, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8046df8:	4410      	add	r0, r2
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046dfa:	3304      	adds	r3, #4
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8046dfc:	f890 8001 	ldrb.w	r8, [r0, #1]
 8046e00:	ea8c 0c08 	eor.w	ip, ip, r8
 8046e04:	f885 c001 	strb.w	ip, [r5, #1]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8046e08:	f890 c002 	ldrb.w	ip, [r0, #2]
 8046e0c:	ea87 070c 	eor.w	r7, r7, ip
 8046e10:	70af      	strb	r7, [r5, #2]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046e12:	78c0      	ldrb	r0, [r0, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046e14:	b2db      	uxtb	r3, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046e16:	4046      	eors	r6, r0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046e18:	459e      	cmp	lr, r3
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8046e1a:	70ee      	strb	r6, [r5, #3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8046e1c:	d8bf      	bhi.n	8046d9e <aes_set_key+0x4e>
    return 0;
 8046e1e:	2000      	movs	r0, #0
 8046e20:	e7a8      	b.n	8046d74 <aes_set_key+0x24>
        *d++ = *s++;
 8046e22:	f810 5b01 	ldrb.w	r5, [r0], #1
 8046e26:	f803 5f01 	strb.w	r5, [r3, #1]!
 8046e2a:	e7a7      	b.n	8046d7c <aes_set_key+0x2c>
        else if( keylen > 24 && cc % keylen == 16 )
 8046e2c:	2918      	cmp	r1, #24
 8046e2e:	d9db      	bls.n	8046de8 <aes_set_key+0x98>
 8046e30:	2810      	cmp	r0, #16
            t0 = s_box(t0);
 8046e32:	bf01      	itttt	eq
 8046e34:	f814 a00a 	ldrbeq.w	sl, [r4, sl]
            t1 = s_box(t1);
 8046e38:	f814 c00c 	ldrbeq.w	ip, [r4, ip]
            t2 = s_box(t2);
 8046e3c:	5de7      	ldrbeq	r7, [r4, r7]
            t3 = s_box(t3);
 8046e3e:	5da6      	ldrbeq	r6, [r4, r6]
 8046e40:	e7d2      	b.n	8046de8 <aes_set_key+0x98>
 8046e42:	bf00      	nop
 8046e44:	0804e280 	.word	0x0804e280

08046e48 <aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const aes_context ctx[1] )
{
 8046e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8046e4c:	b09f      	sub	sp, #124	; 0x7c
    if( ctx->rnd )
 8046e4e:	f892 30f0 	ldrb.w	r3, [r2, #240]	; 0xf0
{
 8046e52:	9118      	str	r1, [sp, #96]	; 0x60
 8046e54:	920a      	str	r2, [sp, #40]	; 0x28
    if( ctx->rnd )
 8046e56:	2b00      	cmp	r3, #0
 8046e58:	f000 8168 	beq.w	804712c <aes_encrypt+0x2e4>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8046e5c:	ad1a      	add	r5, sp, #104	; 0x68
 8046e5e:	4601      	mov	r1, r0
 8046e60:	4cb3      	ldr	r4, [pc, #716]	; (8047130 <aes_encrypt+0x2e8>)
 8046e62:	4628      	mov	r0, r5
 8046e64:	f7ff ff32 	bl	8046ccc <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8046e68:	f04f 0b01 	mov.w	fp, #1
    xor_block(d, k);
 8046e6c:	9519      	str	r5, [sp, #100]	; 0x64
 8046e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8046e70:	f89d c068 	ldrb.w	ip, [sp, #104]	; 0x68
 8046e74:	f89d 706d 	ldrb.w	r7, [sp, #109]	; 0x6d
 8046e78:	f89d 8072 	ldrb.w	r8, [sp, #114]	; 0x72
 8046e7c:	f89d e077 	ldrb.w	lr, [sp, #119]	; 0x77
 8046e80:	f814 5008 	ldrb.w	r5, [r4, r8]
 8046e84:	f814 100e 	ldrb.w	r1, [r4, lr]
 8046e88:	f814 200c 	ldrb.w	r2, [r4, ip]
 8046e8c:	f814 a007 	ldrb.w	sl, [r4, r7]
 8046e90:	eb03 130b 	add.w	r3, r3, fp, lsl #4
 8046e94:	930b      	str	r3, [sp, #44]	; 0x2c
 8046e96:	f89d 306c 	ldrb.w	r3, [sp, #108]	; 0x6c
 8046e9a:	930c      	str	r3, [sp, #48]	; 0x30
 8046e9c:	f89d 3071 	ldrb.w	r3, [sp, #113]	; 0x71
 8046ea0:	930d      	str	r3, [sp, #52]	; 0x34
 8046ea2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8046ea4:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8046ea8:	5da6      	ldrb	r6, [r4, r6]
 8046eaa:	930e      	str	r3, [sp, #56]	; 0x38
 8046eac:	5ce3      	ldrb	r3, [r4, r3]
 8046eae:	9300      	str	r3, [sp, #0]
 8046eb0:	9601      	str	r6, [sp, #4]
 8046eb2:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8046eb6:	f89d 6070 	ldrb.w	r6, [sp, #112]	; 0x70
 8046eba:	9610      	str	r6, [sp, #64]	; 0x40
 8046ebc:	f89d 6075 	ldrb.w	r6, [sp, #117]	; 0x75
 8046ec0:	930f      	str	r3, [sp, #60]	; 0x3c
 8046ec2:	5ce0      	ldrb	r0, [r4, r3]
 8046ec4:	9611      	str	r6, [sp, #68]	; 0x44
 8046ec6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8046ec8:	f89d 606a 	ldrb.w	r6, [sp, #106]	; 0x6a
 8046ecc:	5ce3      	ldrb	r3, [r4, r3]
 8046ece:	9612      	str	r6, [sp, #72]	; 0x48
 8046ed0:	5da6      	ldrb	r6, [r4, r6]
 8046ed2:	9602      	str	r6, [sp, #8]
 8046ed4:	f89d 606f 	ldrb.w	r6, [sp, #111]	; 0x6f
 8046ed8:	9613      	str	r6, [sp, #76]	; 0x4c
 8046eda:	5da6      	ldrb	r6, [r4, r6]
 8046edc:	9603      	str	r6, [sp, #12]
 8046ede:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8046ee0:	5da6      	ldrb	r6, [r4, r6]
 8046ee2:	9604      	str	r6, [sp, #16]
 8046ee4:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8046ee6:	5da6      	ldrb	r6, [r4, r6]
 8046ee8:	9605      	str	r6, [sp, #20]
 8046eea:	f89d 6074 	ldrb.w	r6, [sp, #116]	; 0x74
 8046eee:	9614      	str	r6, [sp, #80]	; 0x50
 8046ef0:	f89d 6069 	ldrb.w	r6, [sp, #105]	; 0x69
 8046ef4:	9615      	str	r6, [sp, #84]	; 0x54
 8046ef6:	f89d 606e 	ldrb.w	r6, [sp, #110]	; 0x6e
 8046efa:	9616      	str	r6, [sp, #88]	; 0x58
 8046efc:	5da6      	ldrb	r6, [r4, r6]
 8046efe:	9606      	str	r6, [sp, #24]
 8046f00:	f89d 6073 	ldrb.w	r6, [sp, #115]	; 0x73
 8046f04:	9617      	str	r6, [sp, #92]	; 0x5c
 8046f06:	5da6      	ldrb	r6, [r4, r6]
 8046f08:	9607      	str	r6, [sp, #28]
 8046f0a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8046f0c:	5da6      	ldrb	r6, [r4, r6]
 8046f0e:	9608      	str	r6, [sp, #32]
 8046f10:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8046f12:	5da6      	ldrb	r6, [r4, r6]
 8046f14:	9609      	str	r6, [sp, #36]	; 0x24
        for( r = 1 ; r < ctx->rnd ; ++r )
 8046f16:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8046f18:	f896 90f0 	ldrb.w	r9, [r6, #240]	; 0xf0
 8046f1c:	45d9      	cmp	r9, fp
 8046f1e:	d832      	bhi.n	8046f86 <aes_encrypt+0x13e>
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8046f20:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8046f24:	9b04      	ldr	r3, [sp, #16]
 8046f26:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8046f2a:	9b08      	ldr	r3, [sp, #32]
 8046f2c:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8046f30:	9b01      	ldr	r3, [sp, #4]
 8046f32:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8046f36:	9b05      	ldr	r3, [sp, #20]
 8046f38:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
 8046f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8046f3e:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8046f42:	9b02      	ldr	r3, [sp, #8]
 8046f44:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8046f48:	9b00      	ldr	r3, [sp, #0]
 8046f4a:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
 8046f4e:	9b06      	ldr	r3, [sp, #24]
 8046f50:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8046f54:	9b07      	ldr	r3, [sp, #28]
    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8046f56:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8046f5a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8046f5e:	f88d 006f 	strb.w	r0, [sp, #111]	; 0x6f
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8046f62:	9b03      	ldr	r3, [sp, #12]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8046f64:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8046f68:	9818      	ldr	r0, [sp, #96]	; 0x60
 8046f6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8046f6c:	f88d a069 	strb.w	sl, [sp, #105]	; 0x69
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8046f70:	a91a      	add	r1, sp, #104	; 0x68
    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8046f72:	f88d 506a 	strb.w	r5, [sp, #106]	; 0x6a
    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8046f76:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8046f7a:	f7ff fea7 	bl	8046ccc <copy_and_key>
 8046f7e:	2000      	movs	r0, #0
    }
    else
        return ( uint8_t )-1;
    return 0;
}
 8046f80:	b01f      	add	sp, #124	; 0x7c
 8046f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8046f86:	44a4      	add	ip, r4
 8046f88:	4427      	add	r7, r4
 8046f8a:	f89c 6100 	ldrb.w	r6, [ip, #256]	; 0x100
 8046f8e:	ea85 0901 	eor.w	r9, r5, r1
 8046f92:	ea86 0909 	eor.w	r9, r6, r9
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8046f96:	44a0      	add	r8, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8046f98:	f897 6200 	ldrb.w	r6, [r7, #512]	; 0x200
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8046f9c:	f897 7100 	ldrb.w	r7, [r7, #256]	; 0x100
 8046fa0:	4051      	eors	r1, r2
 8046fa2:	4079      	eors	r1, r7
 8046fa4:	f898 7200 	ldrb.w	r7, [r8, #512]	; 0x200
 8046fa8:	4079      	eors	r1, r7
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8046faa:	44a6      	add	lr, r4
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8046fac:	f88d 1069 	strb.w	r1, [sp, #105]	; 0x69
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8046fb0:	f898 1100 	ldrb.w	r1, [r8, #256]	; 0x100
 8046fb4:	ea82 020a 	eor.w	r2, r2, sl
 8046fb8:	404a      	eors	r2, r1
 8046fba:	f89e 1200 	ldrb.w	r1, [lr, #512]	; 0x200
 8046fbe:	404a      	eors	r2, r1
 8046fc0:	f88d 206a 	strb.w	r2, [sp, #106]	; 0x6a
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046fc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8046fc6:	4422      	add	r2, r4
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8046fc8:	ea89 0906 	eor.w	r9, r9, r6
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046fcc:	4616      	mov	r6, r2
 8046fce:	9a00      	ldr	r2, [sp, #0]
 8046fd0:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8046fd4:	f88d 9068 	strb.w	r9, [sp, #104]	; 0x68
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8046fd8:	ea85 050a 	eor.w	r5, r5, sl
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046fdc:	4042      	eors	r2, r0
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8046fde:	f89c a200 	ldrb.w	sl, [ip, #512]	; 0x200
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046fe2:	404a      	eors	r2, r1
 8046fe4:	990d      	ldr	r1, [sp, #52]	; 0x34
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8046fe6:	ea8a 0505 	eor.w	r5, sl, r5
 8046fea:	f89e a100 	ldrb.w	sl, [lr, #256]	; 0x100
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046fee:	4421      	add	r1, r4
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8046ff0:	ea85 050a 	eor.w	r5, r5, sl
 8046ff4:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8046ff8:	f891 5200 	ldrb.w	r5, [r1, #512]	; 0x200
 8046ffc:	406a      	eors	r2, r5
 8046ffe:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8047002:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 8047006:	4058      	eors	r0, r3
 8047008:	4050      	eors	r0, r2
 804700a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 804700c:	4422      	add	r2, r4
 804700e:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8047012:	f892 2100 	ldrb.w	r2, [r2, #256]	; 0x100
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8047016:	4048      	eors	r0, r1
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8047018:	9901      	ldr	r1, [sp, #4]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 804701a:	f88d 006d 	strb.w	r0, [sp, #109]	; 0x6d
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 804701e:	404b      	eors	r3, r1
 8047020:	4053      	eors	r3, r2
 8047022:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8047024:	4422      	add	r2, r4
 8047026:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 804702a:	404b      	eors	r3, r1
 804702c:	f88d 306e 	strb.w	r3, [sp, #110]	; 0x6e
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8047030:	e9dd 3100 	ldrd	r3, r1, [sp]
 8047034:	404b      	eors	r3, r1
 8047036:	f896 1200 	ldrb.w	r1, [r6, #512]	; 0x200
 804703a:	404b      	eors	r3, r1
 804703c:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 8047040:	404b      	eors	r3, r1
 8047042:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047046:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8047048:	4423      	add	r3, r4
 804704a:	461a      	mov	r2, r3
 804704c:	e9dd 3102 	ldrd	r3, r1, [sp, #8]
 8047050:	404b      	eors	r3, r1
 8047052:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8047056:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 804705a:	404b      	eors	r3, r1
 804705c:	9911      	ldr	r1, [sp, #68]	; 0x44
 804705e:	4421      	add	r1, r4
 8047060:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047064:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8047068:	4043      	eors	r3, r0
 804706a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 804706e:	e9dd 3003 	ldrd	r3, r0, [sp, #12]
 8047072:	4043      	eors	r3, r0
 8047074:	404b      	eors	r3, r1
 8047076:	9912      	ldr	r1, [sp, #72]	; 0x48
 8047078:	4421      	add	r1, r4
 804707a:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 804707e:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8047082:	4043      	eors	r3, r0
 8047084:	f88d 3071 	strb.w	r3, [sp, #113]	; 0x71
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8047088:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 804708c:	4043      	eors	r3, r0
 804708e:	404b      	eors	r3, r1
 8047090:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8047092:	4421      	add	r1, r4
 8047094:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047098:	4043      	eors	r3, r0
 804709a:	f88d 3072 	strb.w	r3, [sp, #114]	; 0x72
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 804709e:	9805      	ldr	r0, [sp, #20]
 80470a0:	9b02      	ldr	r3, [sp, #8]
 80470a2:	4043      	eors	r3, r0
 80470a4:	4053      	eors	r3, r2
 80470a6:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
 80470aa:	4053      	eors	r3, r2
 80470ac:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80470b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80470b2:	4423      	add	r3, r4
 80470b4:	461a      	mov	r2, r3
 80470b6:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 80470ba:	404b      	eors	r3, r1
 80470bc:	f892 1100 	ldrb.w	r1, [r2, #256]	; 0x100
 80470c0:	404b      	eors	r3, r1
 80470c2:	9915      	ldr	r1, [sp, #84]	; 0x54
 80470c4:	4421      	add	r1, r4
 80470c6:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 80470ca:	4043      	eors	r3, r0
 80470cc:	f88d 3074 	strb.w	r3, [sp, #116]	; 0x74
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80470d0:	e9dd 3007 	ldrd	r3, r0, [sp, #28]
 80470d4:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 80470d8:	f892 2200 	ldrb.w	r2, [r2, #512]	; 0x200
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80470dc:	4043      	eors	r3, r0
 80470de:	404b      	eors	r3, r1
 80470e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80470e2:	4421      	add	r1, r4
 80470e4:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 80470e8:	f891 1100 	ldrb.w	r1, [r1, #256]	; 0x100
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 80470ec:	4043      	eors	r3, r0
 80470ee:	f88d 3075 	strb.w	r3, [sp, #117]	; 0x75
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 80470f2:	e9dd 3008 	ldrd	r3, r0, [sp, #32]
 80470f6:	4043      	eors	r3, r0
 80470f8:	404b      	eors	r3, r1
 80470fa:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80470fc:	4421      	add	r1, r4
 80470fe:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8047102:	4043      	eors	r3, r0
 8047104:	f88d 3076 	strb.w	r3, [sp, #118]	; 0x76
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047108:	9809      	ldr	r0, [sp, #36]	; 0x24
 804710a:	9b06      	ldr	r3, [sp, #24]
 804710c:	4043      	eors	r3, r0
 804710e:	4053      	eors	r3, r2
 8047110:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
    xor_block(d, k);
 8047114:	9819      	ldr	r0, [sp, #100]	; 0x64
 8047116:	990b      	ldr	r1, [sp, #44]	; 0x2c
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8047118:	4053      	eors	r3, r2
 804711a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    xor_block(d, k);
 804711e:	f7ff fd94 	bl	8046c4a <xor_block>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8047122:	f10b 0301 	add.w	r3, fp, #1
 8047126:	fa5f fb83 	uxtb.w	fp, r3
 804712a:	e6a0      	b.n	8046e6e <aes_encrypt+0x26>
        return ( uint8_t )-1;
 804712c:	20ff      	movs	r0, #255	; 0xff
 804712e:	e727      	b.n	8046f80 <aes_encrypt+0x138>
 8047130:	0804e280 	.word	0x0804e280

08047134 <AES_CMAC_Init>:
        }                          \
    } while (0) \


void AES_CMAC_Init(AES_CMAC_CTX *ctx)
{
 8047134:	b510      	push	{r4, lr}
            memset1(ctx->X, 0, sizeof ctx->X);
 8047136:	2210      	movs	r2, #16
{
 8047138:	4604      	mov	r4, r0
            memset1(ctx->X, 0, sizeof ctx->X);
 804713a:	2100      	movs	r1, #0
 804713c:	30f1      	adds	r0, #241	; 0xf1
 804713e:	f003 fd00 	bl	804ab42 <memset1>
            ctx->M_n = 0;
 8047142:	2100      	movs	r1, #0
 8047144:	f8c4 1114 	str.w	r1, [r4, #276]	; 0x114
        memset1(ctx->rijndael.ksch, '\0', 240);
 8047148:	4620      	mov	r0, r4
 804714a:	22f0      	movs	r2, #240	; 0xf0
}
 804714c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        memset1(ctx->rijndael.ksch, '\0', 240);
 8047150:	f003 bcf7 	b.w	804ab42 <memset1>

08047154 <AES_CMAC_SetKey>:
    
void AES_CMAC_SetKey(AES_CMAC_CTX *ctx, const uint8_t key[AES_CMAC_KEY_LENGTH])
{
 8047154:	460b      	mov	r3, r1
           //rijndael_set_key_enc_only(&ctx->rijndael, key, 128);
       aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael);
 8047156:	4602      	mov	r2, r0
 8047158:	2110      	movs	r1, #16
 804715a:	4618      	mov	r0, r3
 804715c:	f7ff bdf8 	b.w	8046d50 <aes_set_key>

08047160 <AES_CMAC_Update>:
}
    
void AES_CMAC_Update(AES_CMAC_CTX *ctx, const uint8_t *data, uint32_t len)
{
 8047160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8047164:	4604      	mov	r4, r0
            uint32_t mlen;
        uint8_t in[16];
    
            if (ctx->M_n > 0) {
 8047166:	f8d0 0114 	ldr.w	r0, [r0, #276]	; 0x114
{
 804716a:	b085      	sub	sp, #20
 804716c:	460e      	mov	r6, r1
 804716e:	4615      	mov	r5, r2
 8047170:	f204 1801 	addw	r8, r4, #257	; 0x101
            if (ctx->M_n > 0) {
 8047174:	b310      	cbz	r0, 80471bc <AES_CMAC_Update+0x5c>
                  mlen = MIN(16 - ctx->M_n, len);
 8047176:	f1c0 0910 	rsb	r9, r0, #16
 804717a:	4591      	cmp	r9, r2
 804717c:	464f      	mov	r7, r9
 804717e:	bf28      	it	cs
 8047180:	4617      	movcs	r7, r2
                    memcpy1(ctx->M_last + ctx->M_n, data, mlen);
 8047182:	b2ba      	uxth	r2, r7
 8047184:	4440      	add	r0, r8
 8047186:	f003 fcc8 	bl	804ab1a <memcpy1>
                    ctx->M_n += mlen;
 804718a:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 804718e:	443b      	add	r3, r7
                    if (ctx->M_n < 16 || len == mlen)
 8047190:	2b0f      	cmp	r3, #15
                    ctx->M_n += mlen;
 8047192:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
                    if (ctx->M_n < 16 || len == mlen)
 8047196:	d91c      	bls.n	80471d2 <AES_CMAC_Update+0x72>
 8047198:	45a9      	cmp	r9, r5
 804719a:	d21a      	bcs.n	80471d2 <AES_CMAC_Update+0x72>
 804719c:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 80471a0:	4619      	mov	r1, r3
                            return;
                   XOR(ctx->M_last, ctx->X);
 80471a2:	781a      	ldrb	r2, [r3, #0]
 80471a4:	7c18      	ldrb	r0, [r3, #16]
 80471a6:	4042      	eors	r2, r0
 80471a8:	f803 2b01 	strb.w	r2, [r3], #1
 80471ac:	4543      	cmp	r3, r8
 80471ae:	d1f8      	bne.n	80471a2 <AES_CMAC_Update+0x42>
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);
            aes_encrypt( ctx->X, ctx->X, &ctx->rijndael);
 80471b0:	4622      	mov	r2, r4
 80471b2:	4608      	mov	r0, r1
 80471b4:	f7ff fe48 	bl	8046e48 <aes_encrypt>
                    data += mlen;
 80471b8:	443e      	add	r6, r7
                    len -= mlen;
 80471ba:	1bed      	subs	r5, r5, r7
            while (len > 16) {      /* not last block */

                    XOR(data, ctx->X);
                    //rijndael_encrypt(&ctx->rijndael, ctx->X, ctx->X);

                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 80471bc:	f104 07f1 	add.w	r7, r4, #241	; 0xf1
            while (len > 16) {      /* not last block */
 80471c0:	2d10      	cmp	r5, #16
 80471c2:	d809      	bhi.n	80471d8 <AES_CMAC_Update+0x78>

                    data += 16;
                    len -= 16;
            }
            /* potential last block, save it */
            memcpy1(ctx->M_last, data, len);
 80471c4:	b2aa      	uxth	r2, r5
 80471c6:	4631      	mov	r1, r6
 80471c8:	4640      	mov	r0, r8
 80471ca:	f003 fca6 	bl	804ab1a <memcpy1>
            ctx->M_n = len;
 80471ce:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
}
 80471d2:	b005      	add	sp, #20
 80471d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80471d8:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 80471dc:	1e73      	subs	r3, r6, #1
 80471de:	f106 000f 	add.w	r0, r6, #15
                    XOR(data, ctx->X);
 80471e2:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 80471e6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80471ea:	4283      	cmp	r3, r0
 80471ec:	ea81 010c 	eor.w	r1, r1, ip
 80471f0:	7011      	strb	r1, [r2, #0]
 80471f2:	d1f6      	bne.n	80471e2 <AES_CMAC_Update+0x82>
                    memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 80471f4:	2210      	movs	r2, #16
 80471f6:	4639      	mov	r1, r7
 80471f8:	4668      	mov	r0, sp
 80471fa:	f003 fc8e 	bl	804ab1a <memcpy1>
            aes_encrypt( in, in, &ctx->rijndael);
 80471fe:	4622      	mov	r2, r4
 8047200:	4669      	mov	r1, sp
 8047202:	4668      	mov	r0, sp
 8047204:	f7ff fe20 	bl	8046e48 <aes_encrypt>
                    memcpy1(&ctx->X[0], in, 16);
 8047208:	2210      	movs	r2, #16
 804720a:	4669      	mov	r1, sp
 804720c:	4638      	mov	r0, r7
 804720e:	f003 fc84 	bl	804ab1a <memcpy1>
                    data += 16;
 8047212:	3610      	adds	r6, #16
                    len -= 16;
 8047214:	3d10      	subs	r5, #16
 8047216:	e7d3      	b.n	80471c0 <AES_CMAC_Update+0x60>

08047218 <AES_CMAC_Final>:
   
void AES_CMAC_Final(uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX *ctx)
{
 8047218:	b570      	push	{r4, r5, r6, lr}
 804721a:	b088      	sub	sp, #32
 804721c:	460c      	mov	r4, r1
            uint8_t K[16];
        uint8_t in[16];
            /* generate subkey K1 */
            memset1(K, '\0', 16);
 804721e:	2210      	movs	r2, #16
 8047220:	2100      	movs	r1, #0
{
 8047222:	4605      	mov	r5, r0
            memset1(K, '\0', 16);
 8047224:	4668      	mov	r0, sp
 8047226:	f003 fc8c 	bl	804ab42 <memset1>

            //rijndael_encrypt(&ctx->rijndael, K, K);

            aes_encrypt( K, K, &ctx->rijndael);
 804722a:	4622      	mov	r2, r4
 804722c:	4669      	mov	r1, sp
 804722e:	4668      	mov	r0, sp
 8047230:	f7ff fe0a 	bl	8046e48 <aes_encrypt>

            if (K[0] & 0x80) {
 8047234:	f99d 3000 	ldrsb.w	r3, [sp]
 8047238:	2b00      	cmp	r3, #0
 804723a:	466a      	mov	r2, sp
 804723c:	f10d 010f 	add.w	r1, sp, #15
 8047240:	da3e      	bge.n	80472c0 <AES_CMAC_Final+0xa8>
                    LSHIFT(K, K);
 8047242:	7813      	ldrb	r3, [r2, #0]
 8047244:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8047248:	005b      	lsls	r3, r3, #1
 804724a:	b25b      	sxtb	r3, r3
 804724c:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 8047250:	4291      	cmp	r1, r2
 8047252:	f802 3c01 	strb.w	r3, [r2, #-1]
 8047256:	d1f4      	bne.n	8047242 <AES_CMAC_Final+0x2a>
 8047258:	f89d 300f 	ldrb.w	r3, [sp, #15]
 804725c:	005b      	lsls	r3, r3, #1
                   K[15] ^= 0x87;
 804725e:	f083 0387 	eor.w	r3, r3, #135	; 0x87
            } else
                    LSHIFT(K, K);
 8047262:	f88d 300f 	strb.w	r3, [sp, #15]


            if (ctx->M_n == 16) {
 8047266:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 804726a:	2b10      	cmp	r3, #16
 804726c:	d137      	bne.n	80472de <AES_CMAC_Final+0xc6>
 804726e:	f204 1201 	addw	r2, r4, #257	; 0x101
                    /* last block was a complete block */
                    XOR(K, ctx->M_last);
 8047272:	2300      	movs	r3, #0
 8047274:	7811      	ldrb	r1, [r2, #0]
 8047276:	f81d 0003 	ldrb.w	r0, [sp, r3]
 804727a:	3301      	adds	r3, #1
 804727c:	4041      	eors	r1, r0
 804727e:	2b10      	cmp	r3, #16
 8047280:	f802 1b01 	strb.w	r1, [r2], #1
 8047284:	d1f6      	bne.n	8047274 <AES_CMAC_Final+0x5c>
 8047286:	f104 03f1 	add.w	r3, r4, #241	; 0xf1
 804728a:	f204 1001 	addw	r0, r4, #257	; 0x101
 804728e:	4619      	mov	r1, r3
   
                  XOR(K, ctx->M_last);


           }
           XOR(ctx->M_last, ctx->X);
 8047290:	781a      	ldrb	r2, [r3, #0]
 8047292:	7c1e      	ldrb	r6, [r3, #16]
 8047294:	4072      	eors	r2, r6
 8047296:	f803 2b01 	strb.w	r2, [r3], #1
 804729a:	4298      	cmp	r0, r3
 804729c:	d1f8      	bne.n	8047290 <AES_CMAC_Final+0x78>

           //rijndael_encrypt(&ctx->rijndael, ctx->X, digest);

       memcpy1(in, &ctx->X[0], 16); //Bestela ez du ondo iten
 804729e:	2210      	movs	r2, #16
 80472a0:	eb0d 0002 	add.w	r0, sp, r2
 80472a4:	f003 fc39 	bl	804ab1a <memcpy1>
       aes_encrypt(in, digest, &ctx->rijndael);
 80472a8:	4622      	mov	r2, r4
 80472aa:	4629      	mov	r1, r5
 80472ac:	a804      	add	r0, sp, #16
 80472ae:	f7ff fdcb 	bl	8046e48 <aes_encrypt>
           memset1(K, 0, sizeof K);
 80472b2:	2210      	movs	r2, #16
 80472b4:	2100      	movs	r1, #0
 80472b6:	4668      	mov	r0, sp
 80472b8:	f003 fc43 	bl	804ab42 <memset1>

}
 80472bc:	b008      	add	sp, #32
 80472be:	bd70      	pop	{r4, r5, r6, pc}
                    LSHIFT(K, K);
 80472c0:	7813      	ldrb	r3, [r2, #0]
 80472c2:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80472c6:	005b      	lsls	r3, r3, #1
 80472c8:	b25b      	sxtb	r3, r3
 80472ca:	ea43 13d0 	orr.w	r3, r3, r0, lsr #7
 80472ce:	428a      	cmp	r2, r1
 80472d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80472d4:	d1f4      	bne.n	80472c0 <AES_CMAC_Final+0xa8>
 80472d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80472da:	005b      	lsls	r3, r3, #1
 80472dc:	e7c1      	b.n	8047262 <AES_CMAC_Final+0x4a>
                  if (K[0] & 0x80) {
 80472de:	f99d 2000 	ldrsb.w	r2, [sp]
 80472e2:	2a00      	cmp	r2, #0
 80472e4:	4668      	mov	r0, sp
 80472e6:	da28      	bge.n	804733a <AES_CMAC_Final+0x122>
                          LSHIFT(K, K);
 80472e8:	7802      	ldrb	r2, [r0, #0]
 80472ea:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 80472ee:	0052      	lsls	r2, r2, #1
 80472f0:	b252      	sxtb	r2, r2
 80472f2:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 80472f6:	4281      	cmp	r1, r0
 80472f8:	f800 2c01 	strb.w	r2, [r0, #-1]
 80472fc:	d1f4      	bne.n	80472e8 <AES_CMAC_Final+0xd0>
 80472fe:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8047302:	0052      	lsls	r2, r2, #1
                          K[15] ^= 0x87;
 8047304:	f082 0287 	eor.w	r2, r2, #135	; 0x87
                           LSHIFT(K, K);
 8047308:	f88d 200f 	strb.w	r2, [sp, #15]
                   ctx->M_last[ctx->M_n] = 0x80;
 804730c:	18e2      	adds	r2, r4, r3
 804730e:	2180      	movs	r1, #128	; 0x80
 8047310:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 8047314:	2200      	movs	r2, #0
                   while (++ctx->M_n < 16)
 8047316:	3301      	adds	r3, #1
 8047318:	2b0f      	cmp	r3, #15
 804731a:	d91d      	bls.n	8047358 <AES_CMAC_Final+0x140>
 804731c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8047320:	f204 1201 	addw	r2, r4, #257	; 0x101
                  XOR(K, ctx->M_last);
 8047324:	2300      	movs	r3, #0
 8047326:	7811      	ldrb	r1, [r2, #0]
 8047328:	f81d 0003 	ldrb.w	r0, [sp, r3]
 804732c:	3301      	adds	r3, #1
 804732e:	4041      	eors	r1, r0
 8047330:	2b10      	cmp	r3, #16
 8047332:	f802 1b01 	strb.w	r1, [r2], #1
 8047336:	d1f6      	bne.n	8047326 <AES_CMAC_Final+0x10e>
 8047338:	e7a5      	b.n	8047286 <AES_CMAC_Final+0x6e>
                           LSHIFT(K, K);
 804733a:	7802      	ldrb	r2, [r0, #0]
 804733c:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8047340:	0052      	lsls	r2, r2, #1
 8047342:	b252      	sxtb	r2, r2
 8047344:	ea42 12d6 	orr.w	r2, r2, r6, lsr #7
 8047348:	4281      	cmp	r1, r0
 804734a:	f800 2c01 	strb.w	r2, [r0, #-1]
 804734e:	d1f4      	bne.n	804733a <AES_CMAC_Final+0x122>
 8047350:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8047354:	0052      	lsls	r2, r2, #1
 8047356:	e7d7      	b.n	8047308 <AES_CMAC_Final+0xf0>
                         ctx->M_last[ctx->M_n] = 0;
 8047358:	18e1      	adds	r1, r4, r3
 804735a:	f881 2101 	strb.w	r2, [r1, #257]	; 0x101
 804735e:	e7da      	b.n	8047316 <AES_CMAC_Final+0xfe>

08047360 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 8047360:	b530      	push	{r4, r5, lr}
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
    {
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8047362:	4a0a      	ldr	r2, [pc, #40]	; (804738c <GetKeyByID+0x2c>)
{
 8047364:	2300      	movs	r3, #0
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 8047366:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 804736a:	1915      	adds	r5, r2, r4
 804736c:	f895 522c 	ldrb.w	r5, [r5, #556]	; 0x22c
 8047370:	4285      	cmp	r5, r0
 8047372:	d105      	bne.n	8047380 <GetKeyByID+0x20>
        {
            *keyItem = &( SeNvmCtx.KeyList[i] );
 8047374:	f504 740b 	add.w	r4, r4, #556	; 0x22c
 8047378:	4422      	add	r2, r4
 804737a:	600a      	str	r2, [r1, #0]
            return SECURE_ELEMENT_SUCCESS;
 804737c:	2000      	movs	r0, #0
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}
 804737e:	bd30      	pop	{r4, r5, pc}
 8047380:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8047382:	2b18      	cmp	r3, #24
 8047384:	d1ef      	bne.n	8047366 <GetKeyByID+0x6>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8047386:	2003      	movs	r0, #3
 8047388:	e7f9      	b.n	804737e <GetKeyByID+0x1e>
 804738a:	bf00      	nop
 804738c:	200084c8 	.word	0x200084c8

08047390 <ComputeCmac.part.0>:
 * \param[IN]  size           - Data buffer size
 * \param[IN]  keyID          - Key identifier to determine the AES key to be used
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 8047390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8047392:	461c      	mov	r4, r3
 8047394:	b087      	sub	sp, #28
 8047396:	4605      	mov	r5, r0
        return SECURE_ELEMENT_ERROR_NPE;
    }

    uint8_t Cmac[16];

    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 8047398:	4812      	ldr	r0, [pc, #72]	; (80473e4 <ComputeCmac.part.0+0x54>)
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
 804739a:	460e      	mov	r6, r1
 804739c:	4617      	mov	r7, r2
    AES_CMAC_Init( SeNvmCtx.AesCmacCtx );
 804739e:	f7ff fec9 	bl	8047134 <AES_CMAC_Init>

    Key_t* keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 80473a2:	4620      	mov	r0, r4
 80473a4:	a901      	add	r1, sp, #4
 80473a6:	f7ff ffdb 	bl	8047360 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 80473aa:	4604      	mov	r4, r0
 80473ac:	b9b0      	cbnz	r0, 80473dc <ComputeCmac.part.0+0x4c>
    {
        AES_CMAC_SetKey( SeNvmCtx.AesCmacCtx, keyItem->KeyValue );
 80473ae:	9901      	ldr	r1, [sp, #4]
 80473b0:	480c      	ldr	r0, [pc, #48]	; (80473e4 <ComputeCmac.part.0+0x54>)
 80473b2:	3101      	adds	r1, #1
 80473b4:	f7ff fece 	bl	8047154 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 80473b8:	b125      	cbz	r5, 80473c4 <ComputeCmac.part.0+0x34>
        {
            AES_CMAC_Update( SeNvmCtx.AesCmacCtx, micBxBuffer, 16 );
 80473ba:	2210      	movs	r2, #16
 80473bc:	4629      	mov	r1, r5
 80473be:	4809      	ldr	r0, [pc, #36]	; (80473e4 <ComputeCmac.part.0+0x54>)
 80473c0:	f7ff fece 	bl	8047160 <AES_CMAC_Update>
        }

        AES_CMAC_Update( SeNvmCtx.AesCmacCtx, buffer, size );
 80473c4:	463a      	mov	r2, r7
 80473c6:	4631      	mov	r1, r6
 80473c8:	4806      	ldr	r0, [pc, #24]	; (80473e4 <ComputeCmac.part.0+0x54>)
 80473ca:	f7ff fec9 	bl	8047160 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, SeNvmCtx.AesCmacCtx );
 80473ce:	4905      	ldr	r1, [pc, #20]	; (80473e4 <ComputeCmac.part.0+0x54>)
 80473d0:	a802      	add	r0, sp, #8
 80473d2:	f7ff ff21 	bl	8047218 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 | ( uint32_t ) Cmac[0] );
 80473d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80473d8:	9a02      	ldr	r2, [sp, #8]
 80473da:	601a      	str	r2, [r3, #0]
    }

    return retval;
}
 80473dc:	4620      	mov	r0, r4
 80473de:	b007      	add	sp, #28
 80473e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80473e2:	bf00      	nop
 80473e4:	200085dc 	.word	0x200085dc

080473e8 <SecureElementComputeAesCmac>:

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID, uint32_t* cmac )
{
 80473e8:	b430      	push	{r4, r5}
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 80473ea:	2b7e      	cmp	r3, #126	; 0x7e
{
 80473ec:	9c02      	ldr	r4, [sp, #8]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 80473ee:	d804      	bhi.n	80473fa <SecureElementComputeAesCmac+0x12>
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 80473f0:	b131      	cbz	r1, 8047400 <SecureElementComputeAesCmac+0x18>
 80473f2:	b12c      	cbz	r4, 8047400 <SecureElementComputeAesCmac+0x18>
        //Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
}
 80473f4:	bc30      	pop	{r4, r5}
 80473f6:	f7ff bfcb 	b.w	8047390 <ComputeCmac.part.0>
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80473fa:	2003      	movs	r0, #3
}
 80473fc:	bc30      	pop	{r4, r5}
 80473fe:	4770      	bx	lr
        return SECURE_ELEMENT_ERROR_NPE;
 8047400:	2002      	movs	r0, #2
 8047402:	e7fb      	b.n	80473fc <SecureElementComputeAesCmac+0x14>

08047404 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac, KeyIdentifier_t keyID )
{
 8047404:	b530      	push	{r4, r5, lr}
 8047406:	460d      	mov	r5, r1
 8047408:	b085      	sub	sp, #20
 804740a:	4614      	mov	r4, r2
    if( buffer == NULL )
 804740c:	4601      	mov	r1, r0
 804740e:	b170      	cbz	r0, 804742e <SecureElementVerifyAesCmac+0x2a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint32_t compCmac = 0;
 8047410:	aa04      	add	r2, sp, #16
 8047412:	2000      	movs	r0, #0
 8047414:	f842 0d04 	str.w	r0, [r2, #-4]!
 8047418:	9200      	str	r2, [sp, #0]
 804741a:	462a      	mov	r2, r5
 804741c:	f7ff ffb8 	bl	8047390 <ComputeCmac.part.0>
    retval = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
    if( retval != SECURE_ELEMENT_SUCCESS )
 8047420:	b918      	cbnz	r0, 804742a <SecureElementVerifyAesCmac+0x26>
        return SECURE_ELEMENT_ERROR_NPE;
 8047422:	9803      	ldr	r0, [sp, #12]
 8047424:	1b00      	subs	r0, r0, r4
 8047426:	bf18      	it	ne
 8047428:	2001      	movne	r0, #1
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
    }

    return retval;
}
 804742a:	b005      	add	sp, #20
 804742c:	bd30      	pop	{r4, r5, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804742e:	2002      	movs	r0, #2
 8047430:	e7fb      	b.n	804742a <SecureElementVerifyAesCmac+0x26>
	...

08047434 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID, uint8_t* encBuffer )
{
 8047434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8047438:	460e      	mov	r6, r1
 804743a:	4614      	mov	r4, r2
 804743c:	4698      	mov	r8, r3
    if( buffer == NULL || encBuffer == NULL )
 804743e:	4607      	mov	r7, r0
 8047440:	b330      	cbz	r0, 8047490 <SecureElementAesEncrypt+0x5c>
 8047442:	b32b      	cbz	r3, 8047490 <SecureElementAesEncrypt+0x5c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 8047444:	f011 010f 	ands.w	r1, r1, #15
 8047448:	d124      	bne.n	8047494 <SecureElementAesEncrypt+0x60>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
    }

    memset1( SeNvmCtx.AesContext.ksch, '\0', 240 );
 804744a:	22f0      	movs	r2, #240	; 0xf0
 804744c:	4812      	ldr	r0, [pc, #72]	; (8047498 <SecureElementAesEncrypt+0x64>)
 804744e:	f003 fb78 	bl	804ab42 <memset1>

    Key_t* pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 8047452:	a901      	add	r1, sp, #4
 8047454:	4620      	mov	r0, r4
 8047456:	f7ff ff83 	bl	8047360 <GetKeyByID>

    if( retval == SECURE_ELEMENT_SUCCESS )
 804745a:	4605      	mov	r5, r0
 804745c:	b958      	cbnz	r0, 8047476 <SecureElementAesEncrypt+0x42>
    {
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 804745e:	9801      	ldr	r0, [sp, #4]
 8047460:	4a0d      	ldr	r2, [pc, #52]	; (8047498 <SecureElementAesEncrypt+0x64>)

        uint8_t block = 0;

        while( size != 0 )
        {
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8047462:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8047498 <SecureElementAesEncrypt+0x64>
        aes_set_key( pItem->KeyValue, 16, &SeNvmCtx.AesContext );
 8047466:	2110      	movs	r1, #16
 8047468:	3001      	adds	r0, #1
 804746a:	f7ff fc71 	bl	8046d50 <aes_set_key>
 804746e:	4634      	mov	r4, r6
 8047470:	1b30      	subs	r0, r6, r4
 8047472:	b2c0      	uxtb	r0, r0
        while( size != 0 )
 8047474:	b91c      	cbnz	r4, 804747e <SecureElementAesEncrypt+0x4a>
            block = block + 16;
            size = size - 16;
        }
    }
    return retval;
}
 8047476:	4628      	mov	r0, r5
 8047478:	b003      	add	sp, #12
 804747a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 804747e:	eb08 0100 	add.w	r1, r8, r0
 8047482:	464a      	mov	r2, r9
 8047484:	4438      	add	r0, r7
            size = size - 16;
 8047486:	3c10      	subs	r4, #16
            aes_encrypt( &buffer[block], &encBuffer[block], &SeNvmCtx.AesContext );
 8047488:	f7ff fcde 	bl	8046e48 <aes_encrypt>
            size = size - 16;
 804748c:	b2a4      	uxth	r4, r4
 804748e:	e7ef      	b.n	8047470 <SecureElementAesEncrypt+0x3c>
        return SECURE_ELEMENT_ERROR_NPE;
 8047490:	2502      	movs	r5, #2
 8047492:	e7f0      	b.n	8047476 <SecureElementAesEncrypt+0x42>
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8047494:	2505      	movs	r5, #5
 8047496:	e7ee      	b.n	8047476 <SecureElementAesEncrypt+0x42>
 8047498:	200084e8 	.word	0x200084e8

0804749c <SecureElementSetKey.part.2>:
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 804749c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804749e:	460e      	mov	r6, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 80474a0:	491f      	ldr	r1, [pc, #124]	; (8047520 <SecureElementSetKey.part.2+0x84>)
SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
 80474a2:	2300      	movs	r3, #0
 80474a4:	460d      	mov	r5, r1
        if( SeNvmCtx.KeyList[i].KeyID == keyID )
 80474a6:	011c      	lsls	r4, r3, #4
 80474a8:	18e2      	adds	r2, r4, r3
 80474aa:	440a      	add	r2, r1
 80474ac:	f892 222c 	ldrb.w	r2, [r2, #556]	; 0x22c
 80474b0:	4282      	cmp	r2, r0
 80474b2:	d12f      	bne.n	8047514 <SecureElementSetKey.part.2+0x78>
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 80474b4:	f080 0080 	eor.w	r0, r0, #128	; 0x80
 80474b8:	2809      	cmp	r0, #9
 80474ba:	bf9e      	ittt	ls
 80474bc:	f240 2149 	movwls	r1, #585	; 0x249
 80474c0:	40c1      	lsrls	r1, r0
 80474c2:	43c9      	mvnls	r1, r1
 80474c4:	441c      	add	r4, r3
 80474c6:	f204 242d 	addw	r4, r4, #557	; 0x22d
 80474ca:	bf94      	ite	ls
 80474cc:	f001 0101 	andls.w	r1, r1, #1
 80474d0:	2101      	movhi	r1, #1
 80474d2:	442c      	add	r4, r5
                uint8_t decryptedKey[16] = { 0 };
 80474d4:	2210      	movs	r2, #16
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
 80474d6:	b9a1      	cbnz	r1, 8047502 <SecureElementSetKey.part.2+0x66>
                uint8_t decryptedKey[16] = { 0 };
 80474d8:	4668      	mov	r0, sp
 80474da:	f005 fa6e 	bl	804c9ba <memset>
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 80474de:	466b      	mov	r3, sp
 80474e0:	227f      	movs	r2, #127	; 0x7f
 80474e2:	2110      	movs	r1, #16
 80474e4:	4630      	mov	r0, r6
 80474e6:	f7ff ffa5 	bl	8047434 <SecureElementAesEncrypt>
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 80474ea:	2210      	movs	r2, #16
                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 80474ec:	4606      	mov	r6, r0
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, decryptedKey, KEY_SIZE );
 80474ee:	4669      	mov	r1, sp
 80474f0:	4620      	mov	r0, r4
 80474f2:	f003 fb12 	bl	804ab1a <memcpy1>
                SeNvmCtxChanged( );
 80474f6:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 80474fa:	4798      	blx	r3
}
 80474fc:	4630      	mov	r0, r6
 80474fe:	b004      	add	sp, #16
 8047500:	bd70      	pop	{r4, r5, r6, pc}
                memcpy1( SeNvmCtx.KeyList[i].KeyValue, key, KEY_SIZE );
 8047502:	4631      	mov	r1, r6
 8047504:	4620      	mov	r0, r4
 8047506:	f003 fb08 	bl	804ab1a <memcpy1>
                SeNvmCtxChanged( );
 804750a:	f8d5 33c4 	ldr.w	r3, [r5, #964]	; 0x3c4
 804750e:	4798      	blx	r3
                return SECURE_ELEMENT_SUCCESS;
 8047510:	2600      	movs	r6, #0
 8047512:	e7f3      	b.n	80474fc <SecureElementSetKey.part.2+0x60>
 8047514:	3301      	adds	r3, #1
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8047516:	2b18      	cmp	r3, #24
 8047518:	d1c5      	bne.n	80474a6 <SecureElementSetKey.part.2+0xa>
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 804751a:	2603      	movs	r6, #3
 804751c:	e7ee      	b.n	80474fc <SecureElementSetKey.part.2+0x60>
 804751e:	bf00      	nop
 8047520:	200084c8 	.word	0x200084c8

08047524 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( Version_t version, uint8_t* input, KeyIdentifier_t rootKeyID, KeyIdentifier_t targetKeyID )
{
 8047524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8047526:	4607      	mov	r7, r0
 8047528:	b085      	sub	sp, #20
 804752a:	4614      	mov	r4, r2
 804752c:	461d      	mov	r5, r3
    if( input == NULL )
 804752e:	460e      	mov	r6, r1
 8047530:	b1d9      	cbz	r1, 804756a <SecureElementDeriveAndStoreKey+0x46>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
    uint8_t key[16] = { 0 };
 8047532:	2210      	movs	r2, #16
 8047534:	2100      	movs	r1, #0
 8047536:	4668      	mov	r0, sp
 8047538:	f005 fa3f 	bl	804c9ba <memset>

    // In case of MC_KE_KEY, prevent other keys than NwkKey or AppKey for LoRaWAN 1.1 or later
    if( targetKeyID == MC_KE_KEY )
 804753c:	2d7f      	cmp	r5, #127	; 0x7f
 804753e:	d107      	bne.n	8047550 <SecureElementDeriveAndStoreKey+0x2c>
    {
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 8047540:	b924      	cbnz	r4, 804754c <SecureElementDeriveAndStoreKey+0x28>
 8047542:	f417 0f7f 	tst.w	r7, #16711680	; 0xff0000
 8047546:	d103      	bne.n	8047550 <SecureElementDeriveAndStoreKey+0x2c>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8047548:	2003      	movs	r0, #3
 804754a:	e00c      	b.n	8047566 <SecureElementDeriveAndStoreKey+0x42>
        if( ( ( rootKeyID == APP_KEY ) && ( version.Fields.Minor == 0 ) ) || ( rootKeyID == NWK_KEY ) )
 804754c:	2c02      	cmp	r4, #2
 804754e:	d0fb      	beq.n	8047548 <SecureElementDeriveAndStoreKey+0x24>
        }
    }

    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 8047550:	466b      	mov	r3, sp
 8047552:	4622      	mov	r2, r4
 8047554:	2110      	movs	r1, #16
 8047556:	4630      	mov	r0, r6
 8047558:	f7ff ff6c 	bl	8047434 <SecureElementAesEncrypt>
    if( retval != SECURE_ELEMENT_SUCCESS )
 804755c:	b918      	cbnz	r0, 8047566 <SecureElementDeriveAndStoreKey+0x42>
 804755e:	4669      	mov	r1, sp
 8047560:	4628      	mov	r0, r5
 8047562:	f7ff ff9b 	bl	804749c <SecureElementSetKey.part.2>
    {
        return retval;
    }

    return SECURE_ELEMENT_SUCCESS;
}
 8047566:	b005      	add	sp, #20
 8047568:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 804756a:	2002      	movs	r0, #2
 804756c:	e7fb      	b.n	8047566 <SecureElementDeriveAndStoreKey+0x42>
	...

08047570 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber( uint32_t* randomNum )
{
 8047570:	b510      	push	{r4, lr}
    if( randomNum == NULL )
 8047572:	4604      	mov	r4, r0
 8047574:	b128      	cbz	r0, 8047582 <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
    }
    *randomNum = Radio.Random( );
 8047576:	4b04      	ldr	r3, [pc, #16]	; (8047588 <SecureElementRandomNumber+0x18>)
 8047578:	69db      	ldr	r3, [r3, #28]
 804757a:	4798      	blx	r3
 804757c:	6020      	str	r0, [r4, #0]
    return SECURE_ELEMENT_SUCCESS;
 804757e:	2000      	movs	r0, #0
}
 8047580:	bd10      	pop	{r4, pc}
        return SECURE_ELEMENT_ERROR_NPE;
 8047582:	2002      	movs	r0, #2
 8047584:	e7fc      	b.n	8047580 <SecureElementRandomNumber+0x10>
 8047586:	bf00      	nop
 8047588:	0804e1d8 	.word	0x0804e1d8

0804758c <SecureElementGetJoinEui>:
}

uint8_t* SecureElementGetJoinEui( void )
{
    return SeNvmCtx.JoinEui;
}
 804758c:	4800      	ldr	r0, [pc, #0]	; (8047590 <SecureElementGetJoinEui+0x4>)
 804758e:	4770      	bx	lr
 8047590:	200084d8 	.word	0x200084d8

08047594 <UpdateRxSlotIdleState>:
#endif
}

static void UpdateRxSlotIdleState( void )
{
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8047594:	4b05      	ldr	r3, [pc, #20]	; (80475ac <UpdateRxSlotIdleState+0x18>)
 8047596:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 804759a:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 804759e:	2a02      	cmp	r2, #2
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 80475a0:	bf18      	it	ne
 80475a2:	2206      	movne	r2, #6
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 80475a4:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
    }
}
 80475a8:	4770      	bx	lr
 80475aa:	bf00      	nop
 80475ac:	20008890 	.word	0x20008890

080475b0 <StopRetransmission>:
    return false;
}

static bool StopRetransmission( void )
{
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80475b0:	4b10      	ldr	r3, [pc, #64]	; (80475f4 <StopRetransmission+0x44>)
 80475b2:	f893 2485 	ldrb.w	r2, [r3, #1157]	; 0x485
 80475b6:	0792      	lsls	r2, r2, #30
 80475b8:	d503      	bpl.n	80475c2 <StopRetransmission+0x12>
 80475ba:	f893 2431 	ldrb.w	r2, [r3, #1073]	; 0x431
 80475be:	2a01      	cmp	r2, #1
 80475c0:	d909      	bls.n	80475d6 <StopRetransmission+0x26>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 80475c2:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 80475c6:	f892 10f2 	ldrb.w	r1, [r2, #242]	; 0xf2
 80475ca:	b121      	cbz	r1, 80475d6 <StopRetransmission+0x26>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 80475cc:	f8d2 10f4 	ldr.w	r1, [r2, #244]	; 0xf4
 80475d0:	3101      	adds	r1, #1
 80475d2:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80475d6:	2200      	movs	r2, #0
 80475d8:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NodeAckRequested = false;
 80475dc:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.AckTimeoutRetry = false;
 80475e0:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80475e4:	f8d3 2344 	ldr.w	r2, [r3, #836]	; 0x344
 80475e8:	f022 0202 	bic.w	r2, r2, #2
 80475ec:	f8c3 2344 	str.w	r2, [r3, #836]	; 0x344

    return true;
}
 80475f0:	2001      	movs	r0, #1
 80475f2:	4770      	bx	lr
 80475f4:	20008890 	.word	0x20008890

080475f8 <GetMaxAppPayloadWithoutFOptsLength>:
{
 80475f8:	b507      	push	{r0, r1, r2, lr}
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80475fa:	4b0d      	ldr	r3, [pc, #52]	; (8047630 <GetMaxAppPayloadWithoutFOptsLength+0x38>)
    getPhy.Datarate = datarate;
 80475fc:	f88d 0001 	strb.w	r0, [sp, #1]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8047600:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8047604:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 8047608:	f88d 2002 	strb.w	r2, [sp, #2]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 804760c:	220d      	movs	r2, #13
 804760e:	f88d 2000 	strb.w	r2, [sp]
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 8047612:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 8047616:	b112      	cbz	r2, 804761e <GetMaxAppPayloadWithoutFOptsLength+0x26>
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8047618:	220e      	movs	r2, #14
 804761a:	f88d 2000 	strb.w	r2, [sp]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804761e:	4669      	mov	r1, sp
 8047620:	7818      	ldrb	r0, [r3, #0]
 8047622:	f002 f838 	bl	8049696 <RegionGetPhyParam>
}
 8047626:	b2c0      	uxtb	r0, r0
 8047628:	b003      	add	sp, #12
 804762a:	f85d fb04 	ldr.w	pc, [sp], #4
 804762e:	bf00      	nop
 8047630:	20008890 	.word	0x20008890

08047634 <OnAckTimeoutTimerEvent>:
{
 8047634:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.AckTimeoutTimer );
 8047636:	4c10      	ldr	r4, [pc, #64]	; (8047678 <OnAckTimeoutTimerEvent+0x44>)
 8047638:	f504 707f 	add.w	r0, r4, #1020	; 0x3fc
 804763c:	f003 f984 	bl	804a948 <TimerStop>
    if( MacCtx.NodeAckRequested == true )
 8047640:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8047644:	4623      	mov	r3, r4
 8047646:	b112      	cbz	r2, 804764e <OnAckTimeoutTimerEvent+0x1a>
        MacCtx.AckTimeoutRetry = true;
 8047648:	2201      	movs	r2, #1
 804764a:	f884 2417 	strb.w	r2, [r4, #1047]	; 0x417
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804764e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8047652:	f892 20f0 	ldrb.w	r2, [r2, #240]	; 0xf0
 8047656:	2a02      	cmp	r2, #2
        MacCtx.MacFlags.Bits.MacDone = 1;
 8047658:	bf02      	ittt	eq
 804765a:	f893 2485 	ldrbeq.w	r2, [r3, #1157]	; 0x485
 804765e:	f042 0220 	orreq.w	r2, r2, #32
 8047662:	f883 2485 	strbeq.w	r2, [r3, #1157]	; 0x485
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8047666:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 804766a:	b123      	cbz	r3, 8047676 <OnAckTimeoutTimerEvent+0x42>
 804766c:	68db      	ldr	r3, [r3, #12]
 804766e:	b113      	cbz	r3, 8047676 <OnAckTimeoutTimerEvent+0x42>
}
 8047670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MacCtx.MacCallbacks->MacProcessNotify( );
 8047674:	4718      	bx	r3
}
 8047676:	bd10      	pop	{r4, pc}
 8047678:	20008890 	.word	0x20008890

0804767c <PrepareRxDoneAbort>:
{
 804767c:	b510      	push	{r4, lr}
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 804767e:	4c0b      	ldr	r4, [pc, #44]	; (80476ac <PrepareRxDoneAbort+0x30>)
 8047680:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 8047684:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8047688:	f8c4 2344 	str.w	r2, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == true )
 804768c:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 8047690:	b112      	cbz	r2, 8047698 <PrepareRxDoneAbort+0x1c>
        OnAckTimeoutTimerEvent( NULL );
 8047692:	2000      	movs	r0, #0
 8047694:	f7ff ffce 	bl	8047634 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.McpsInd = 1;
 8047698:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    MacCtx.MacFlags.Bits.MacDone = 1;
 804769c:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 80476a0:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
}
 80476a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    UpdateRxSlotIdleState( );
 80476a8:	f7ff bf74 	b.w	8047594 <UpdateRxSlotIdleState>
 80476ac:	20008890 	.word	0x20008890

080476b0 <HandleRadioRxErrorTimeout>:
{
 80476b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80476b4:	4c2a      	ldr	r4, [pc, #168]	; (8047760 <HandleRadioRxErrorTimeout+0xb0>)
 80476b6:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80476ba:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80476be:	2b02      	cmp	r3, #2
{
 80476c0:	4607      	mov	r7, r0
 80476c2:	460e      	mov	r6, r1
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80476c4:	d002      	beq.n	80476cc <HandleRadioRxErrorTimeout+0x1c>
        Radio.Sleep( );
 80476c6:	4b27      	ldr	r3, [pc, #156]	; (8047764 <HandleRadioRxErrorTimeout+0xb4>)
 80476c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80476ca:	4798      	blx	r3
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80476cc:	f001 f95e 	bl	804898c <LoRaMacClassBIsBeaconExpected>
 80476d0:	4605      	mov	r5, r0
 80476d2:	b128      	cbz	r0, 80476e0 <HandleRadioRxErrorTimeout+0x30>
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80476d4:	2002      	movs	r0, #2
 80476d6:	f001 f951 	bl	804897c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 80476da:	2000      	movs	r0, #0
 80476dc:	f001 f951 	bl	8048982 <LoRaMacClassBBeaconTimerEvent>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80476e0:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80476e4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80476e8:	2b01      	cmp	r3, #1
 80476ea:	d117      	bne.n	804771c <HandleRadioRxErrorTimeout+0x6c>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80476ec:	f001 f950 	bl	8048990 <LoRaMacClassBIsPingExpected>
 80476f0:	4680      	mov	r8, r0
 80476f2:	b130      	cbz	r0, 8047702 <HandleRadioRxErrorTimeout+0x52>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80476f4:	2000      	movs	r0, #0
 80476f6:	f001 f942 	bl	804897e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80476fa:	2000      	movs	r0, #0
 80476fc:	f001 f942 	bl	8048984 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8047700:	4645      	mov	r5, r8
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8047702:	f001 f947 	bl	8048994 <LoRaMacClassBIsMulticastExpected>
 8047706:	b148      	cbz	r0, 804771c <HandleRadioRxErrorTimeout+0x6c>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8047708:	2000      	movs	r0, #0
 804770a:	f001 f939 	bl	8048980 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804770e:	2000      	movs	r0, #0
 8047710:	f001 f939 	bl	8048986 <LoRaMacClassBMulticastSlotTimerEvent>
}
 8047714:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    UpdateRxSlotIdleState( );
 8047718:	f7ff bf3c 	b.w	8047594 <UpdateRxSlotIdleState>
    if( classBRx == false )
 804771c:	2d00      	cmp	r5, #0
 804771e:	d1f9      	bne.n	8047714 <HandleRadioRxErrorTimeout+0x64>
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8047720:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 8047724:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8047728:	b932      	cbnz	r2, 8047738 <HandleRadioRxErrorTimeout+0x88>
            if( MacCtx.NodeAckRequested == true )
 804772a:	b10b      	cbz	r3, 8047730 <HandleRadioRxErrorTimeout+0x80>
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 804772c:	f884 7441 	strb.w	r7, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8047730:	4638      	mov	r0, r7
 8047732:	f001 fa67 	bl	8048c04 <LoRaMacConfirmQueueSetStatusCmn>
 8047736:	e7ed      	b.n	8047714 <HandleRadioRxErrorTimeout+0x64>
            if( MacCtx.NodeAckRequested == true )
 8047738:	b10b      	cbz	r3, 804773e <HandleRadioRxErrorTimeout+0x8e>
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 804773a:	f884 6441 	strb.w	r6, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 804773e:	4630      	mov	r0, r6
 8047740:	f001 fa60 	bl	8048c04 <LoRaMacConfirmQueueSetStatusCmn>
            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8047744:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047748:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804774c:	2b02      	cmp	r3, #2
                MacCtx.MacFlags.Bits.MacDone = 1;
 804774e:	bf1e      	ittt	ne
 8047750:	f894 3485 	ldrbne.w	r3, [r4, #1157]	; 0x485
 8047754:	f043 0320 	orrne.w	r3, r3, #32
 8047758:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
 804775c:	e7da      	b.n	8047714 <HandleRadioRxErrorTimeout+0x64>
 804775e:	bf00      	nop
 8047760:	20008890 	.word	0x20008890
 8047764:	0804e1d8 	.word	0x0804e1d8

08047768 <OpenContinuousRxCWindow>:
{
 8047768:	b510      	push	{r4, lr}
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 804776a:	4c0d      	ldr	r4, [pc, #52]	; (80477a0 <OpenContinuousRxCWindow+0x38>)
 804776c:	2302      	movs	r3, #2
 804776e:	f884 33f7 	strb.w	r3, [r4, #1015]	; 0x3f7
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8047772:	2301      	movs	r3, #1
 8047774:	f884 33f6 	strb.w	r3, [r4, #1014]	; 0x3f6
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8047778:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804777c:	f204 4224 	addw	r2, r4, #1060	; 0x424
 8047780:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 8047784:	7818      	ldrb	r0, [r3, #0]
 8047786:	f001 ffb1 	bl	80496ec <RegionRxConfig>
 804778a:	b138      	cbz	r0, 804779c <OpenContinuousRxCWindow+0x34>
        Radio.Rx( 0 ); // Continuous mode
 804778c:	4b05      	ldr	r3, [pc, #20]	; (80477a4 <OpenContinuousRxCWindow+0x3c>)
 804778e:	2000      	movs	r0, #0
 8047790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8047792:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8047794:	f894 33f7 	ldrb.w	r3, [r4, #1015]	; 0x3f7
 8047798:	f884 3484 	strb.w	r3, [r4, #1156]	; 0x484
}
 804779c:	bd10      	pop	{r4, pc}
 804779e:	bf00      	nop
 80477a0:	20008890 	.word	0x20008890
 80477a4:	0804e1d8 	.word	0x0804e1d8

080477a8 <ProcessMacCommands.isra.1.constprop.7>:
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80477a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80477ac:	b091      	sub	sp, #68	; 0x44
    uint8_t status = 0;
 80477ae:	2700      	movs	r7, #0
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 80477b0:	4ec4      	ldr	r6, [pc, #784]	; (8047ac4 <ProcessMacCommands.isra.1.constprop.7+0x31c>)
    uint8_t status = 0;
 80477b2:	f88d 7015 	strb.w	r7, [sp, #21]
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80477b6:	4605      	mov	r5, r0
 80477b8:	468a      	mov	sl, r1
 80477ba:	4693      	mov	fp, r2
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80477bc:	f8ad 7018 	strh.w	r7, [sp, #24]
 80477c0:	46b8      	mov	r8, r7
    while( macIndex < commandsSize )
 80477c2:	45d0      	cmp	r8, sl
 80477c4:	d302      	bcc.n	80477cc <ProcessMacCommands.isra.1.constprop.7+0x24>
}
 80477c6:	b011      	add	sp, #68	; 0x44
 80477c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch( payload[macIndex++] )
 80477cc:	f815 3008 	ldrb.w	r3, [r5, r8]
 80477d0:	f108 0401 	add.w	r4, r8, #1
 80477d4:	3b02      	subs	r3, #2
 80477d6:	b2e4      	uxtb	r4, r4
 80477d8:	2b11      	cmp	r3, #17
 80477da:	d8f4      	bhi.n	80477c6 <ProcessMacCommands.isra.1.constprop.7+0x1e>
 80477dc:	a201      	add	r2, pc, #4	; (adr r2, 80477e4 <ProcessMacCommands.isra.1.constprop.7+0x3c>)
 80477de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80477e2:	bf00      	nop
 80477e4:	0804782d 	.word	0x0804782d
 80477e8:	0804785d 	.word	0x0804785d
 80477ec:	08047923 	.word	0x08047923
 80477f0:	0804794f 	.word	0x0804794f
 80477f4:	080479ed 	.word	0x080479ed
 80477f8:	08047a15 	.word	0x08047a15
 80477fc:	08047a81 	.word	0x08047a81
 8047800:	08047ac9 	.word	0x08047ac9
 8047804:	08047b61 	.word	0x08047b61
 8047808:	080477c7 	.word	0x080477c7
 804780c:	080477c7 	.word	0x080477c7
 8047810:	08047bb9 	.word	0x08047bb9
 8047814:	080477c7 	.word	0x080477c7
 8047818:	080477c7 	.word	0x080477c7
 804781c:	08047c5b 	.word	0x08047c5b
 8047820:	08047c6d 	.word	0x08047c6d
 8047824:	08047cb1 	.word	0x08047cb1
 8047828:	08047cdb 	.word	0x08047cdb
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 804782c:	2003      	movs	r0, #3
 804782e:	f001 fa01 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 8047832:	b188      	cbz	r0, 8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8047834:	2103      	movs	r1, #3
 8047836:	2000      	movs	r0, #0
 8047838:	f001 f9b0 	bl	8048b9c <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 804783c:	5d2b      	ldrb	r3, [r5, r4]
 804783e:	f886 345c 	strb.w	r3, [r6, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8047842:	f108 0403 	add.w	r4, r8, #3
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8047846:	f108 0802 	add.w	r8, r8, #2
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 804784a:	fa5f f888 	uxtb.w	r8, r8
 804784e:	b2e4      	uxtb	r4, r4
 8047850:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047854:	f886 345d 	strb.w	r3, [r6, #1117]	; 0x45d
                uint8_t eirpDwellTime = payload[macIndex++];
 8047858:	46a0      	mov	r8, r4
 804785a:	e7b2      	b.n	80477c2 <ProcessMacCommands.isra.1.constprop.7+0x1a>
                int8_t linkAdrDatarate = DR_0;
 804785c:	2300      	movs	r3, #0
 804785e:	f88d 3016 	strb.w	r3, [sp, #22]
                int8_t linkAdrTxPower = TX_POWER_0;
 8047862:	f88d 3017 	strb.w	r3, [sp, #23]
                uint8_t linkAdrNbRep = 0;
 8047866:	f88d 301c 	strb.w	r3, [sp, #28]
                uint8_t linkAdrNbBytesParsed = 0;
 804786a:	f88d 3020 	strb.w	r3, [sp, #32]
                if( adrBlockFound == false )
 804786e:	2f00      	cmp	r7, #0
 8047870:	d14e      	bne.n	8047910 <ProcessMacCommands.isra.1.constprop.7+0x168>
                    linkAdrReq.Payload = &payload[macIndex - 1];
 8047872:	1e63      	subs	r3, r4, #1
 8047874:	442b      	add	r3, r5
 8047876:	930d      	str	r3, [sp, #52]	; 0x34
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8047878:	f10a 0301 	add.w	r3, sl, #1
 804787c:	1b1c      	subs	r4, r3, r4
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 804787e:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8047882:	f88d 4038 	strb.w	r4, [sp, #56]	; 0x38
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8047886:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 804788a:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 804788e:	f893 212c 	ldrb.w	r2, [r3, #300]	; 0x12c
 8047892:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047896:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 804789a:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 804789e:	f893 20f8 	ldrb.w	r2, [r3, #248]	; 0xf8
 80478a2:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 80478a6:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 80478aa:	f88d 203d 	strb.w	r2, [sp, #61]	; 0x3d
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 80478ae:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 80478b2:	7818      	ldrb	r0, [r3, #0]
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 80478b4:	920c      	str	r2, [sp, #48]	; 0x30
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 80478b6:	ab08      	add	r3, sp, #32
 80478b8:	9301      	str	r3, [sp, #4]
 80478ba:	ab07      	add	r3, sp, #28
 80478bc:	9300      	str	r3, [sp, #0]
 80478be:	f10d 0216 	add.w	r2, sp, #22
 80478c2:	f10d 0317 	add.w	r3, sp, #23
 80478c6:	a90c      	add	r1, sp, #48	; 0x30
 80478c8:	f001 ff28 	bl	804971c <RegionLinkAdrReq>
 80478cc:	f88d 0015 	strb.w	r0, [sp, #21]
                    if( ( status & 0x07 ) == 0x07 )
 80478d0:	f000 0007 	and.w	r0, r0, #7
 80478d4:	2807      	cmp	r0, #7
 80478d6:	d10d      	bne.n	80478f4 <ProcessMacCommands.isra.1.constprop.7+0x14c>
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 80478d8:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80478dc:	f89d 2016 	ldrb.w	r2, [sp, #22]
 80478e0:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 80478e4:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80478e8:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 80478ec:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80478f0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
 80478f4:	2700      	movs	r7, #0
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 80478f6:	f04f 0905 	mov.w	r9, #5
 80478fa:	b2fb      	uxtb	r3, r7
 80478fc:	f89d 4020 	ldrb.w	r4, [sp, #32]
 8047900:	fbb4 f2f9 	udiv	r2, r4, r9
 8047904:	4293      	cmp	r3, r2
 8047906:	f107 0701 	add.w	r7, r7, #1
 804790a:	d303      	bcc.n	8047914 <ProcessMacCommands.isra.1.constprop.7+0x16c>
                    macIndex += linkAdrNbBytesParsed - 1;
 804790c:	4444      	add	r4, r8
 804790e:	b2e4      	uxtb	r4, r4
 8047910:	2701      	movs	r7, #1
 8047912:	e7a1      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8047914:	2201      	movs	r2, #1
 8047916:	f10d 0115 	add.w	r1, sp, #21
 804791a:	2003      	movs	r0, #3
 804791c:	f001 f854 	bl	80489c8 <LoRaMacCommandsAddCmd>
 8047920:	e7eb      	b.n	80478fa <ProcessMacCommands.isra.1.constprop.7+0x152>
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 8047922:	5d2b      	ldrb	r3, [r5, r4]
 8047924:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
 8047928:	f003 030f 	and.w	r3, r3, #15
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 804792c:	2201      	movs	r2, #1
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 804792e:	f881 313c 	strb.w	r3, [r1, #316]	; 0x13c
 8047932:	f108 0802 	add.w	r8, r8, #2
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 8047936:	fa02 f303 	lsl.w	r3, r2, r3
 804793a:	f8a1 31c2 	strh.w	r3, [r1, #450]	; 0x1c2
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 804793e:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8047942:	2200      	movs	r2, #0
 8047944:	a906      	add	r1, sp, #24
 8047946:	2004      	movs	r0, #4
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8047948:	f001 f83e 	bl	80489c8 <LoRaMacCommandsAddCmd>
 804794c:	e0b7      	b.n	8047abe <ProcessMacCommands.isra.1.constprop.7+0x316>
                status = 0x07;
 804794e:	2307      	movs	r3, #7
 8047950:	f88d 3015 	strb.w	r3, [sp, #21]
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8047954:	5d2b      	ldrb	r3, [r5, r4]
 8047956:	f3c3 1202 	ubfx	r2, r3, #4, #3
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 804795a:	f003 030f 	and.w	r3, r3, #15
                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 804795e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8047962:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047966:	f108 0204 	add.w	r2, r8, #4
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 804796a:	f108 0303 	add.w	r3, r8, #3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 804796e:	b2db      	uxtb	r3, r3
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047970:	b2d2      	uxtb	r2, r2
 8047972:	f108 0405 	add.w	r4, r8, #5
                macIndex++;
 8047976:	f108 0802 	add.w	r8, r8, #2
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 804797a:	5ce9      	ldrb	r1, [r5, r3]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 804797c:	5cab      	ldrb	r3, [r5, r2]
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 804797e:	fa5f f888 	uxtb.w	r8, r8
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047982:	041b      	lsls	r3, r3, #16
                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8047984:	f815 2008 	ldrb.w	r2, [r5, r8]
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047988:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804798c:	4313      	orrs	r3, r2
                rxParamSetupReq.Frequency *= 100;
 804798e:	2264      	movs	r2, #100	; 0x64
 8047990:	4353      	muls	r3, r2
 8047992:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8047994:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047998:	a90c      	add	r1, sp, #48	; 0x30
 804799a:	7818      	ldrb	r0, [r3, #0]
 804799c:	f001 fece 	bl	804973c <RegionRxParamSetupReq>
                if( ( status & 0x07 ) == 0x07 )
 80479a0:	f000 0307 	and.w	r3, r0, #7
 80479a4:	2b07      	cmp	r3, #7
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80479a6:	b2e4      	uxtb	r4, r4
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 80479a8:	f88d 0015 	strb.w	r0, [sp, #21]
                if( ( status & 0x07 ) == 0x07 )
 80479ac:	d110      	bne.n	80479d0 <ProcessMacCommands.isra.1.constprop.7+0x228>
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80479ae:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 80479b2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 80479b6:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80479ba:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80479be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80479c0:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80479c4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80479c8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80479cc:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                macCmdPayload[0] = status;
 80479d0:	a910      	add	r1, sp, #64	; 0x40
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80479d2:	2201      	movs	r2, #1
                macCmdPayload[0] = status;
 80479d4:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80479d8:	2005      	movs	r0, #5
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 80479da:	f000 fff5 	bl	80489c8 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 80479de:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
 80479e2:	f043 0310 	orr.w	r3, r3, #16
 80479e6:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
 80479ea:	e735      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80479ec:	f8d6 334c 	ldr.w	r3, [r6, #844]	; 0x34c
 80479f0:	b173      	cbz	r3, 8047a10 <ProcessMacCommands.isra.1.constprop.7+0x268>
 80479f2:	681b      	ldr	r3, [r3, #0]
 80479f4:	b163      	cbz	r3, 8047a10 <ProcessMacCommands.isra.1.constprop.7+0x268>
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80479f6:	4798      	blx	r3
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80479f8:	f00b 033f 	and.w	r3, fp, #63	; 0x3f
                macCmdPayload[0] = batteryLevel;
 80479fc:	f88d 0018 	strb.w	r0, [sp, #24]
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8047a00:	f88d 3019 	strb.w	r3, [sp, #25]
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8047a04:	2202      	movs	r2, #2
 8047a06:	a906      	add	r1, sp, #24
 8047a08:	2006      	movs	r0, #6
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8047a0a:	f000 ffdd 	bl	80489c8 <LoRaMacCommandsAddCmd>
 8047a0e:	e723      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8047a10:	20ff      	movs	r0, #255	; 0xff
 8047a12:	e7f1      	b.n	80479f8 <ProcessMacCommands.isra.1.constprop.7+0x250>
                status = 0x03;
 8047a14:	2303      	movs	r3, #3
 8047a16:	f88d 3015 	strb.w	r3, [sp, #21]
                newChannelReq.ChannelId = payload[macIndex++];
 8047a1a:	5d2b      	ldrb	r3, [r5, r4]
 8047a1c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
                newChannelReq.NewChannel = &chParam;
 8047a20:	ab0c      	add	r3, sp, #48	; 0x30
 8047a22:	9308      	str	r3, [sp, #32]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a24:	f108 0204 	add.w	r2, r8, #4
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047a28:	f108 0303 	add.w	r3, r8, #3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a2c:	b2db      	uxtb	r3, r3
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a2e:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047a30:	5ce9      	ldrb	r1, [r5, r3]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a32:	5cab      	ldrb	r3, [r5, r2]
                newChannelReq.ChannelId = payload[macIndex++];
 8047a34:	f108 0202 	add.w	r2, r8, #2
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047a38:	b2d2      	uxtb	r2, r2
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a3a:	041b      	lsls	r3, r3, #16
                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8047a3c:	5caa      	ldrb	r2, [r5, r2]
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a3e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047a42:	4313      	orrs	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8047a44:	f108 0406 	add.w	r4, r8, #6
                chParam.Frequency *= 100;
 8047a48:	2264      	movs	r2, #100	; 0x64
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047a4a:	f108 0805 	add.w	r8, r8, #5
                chParam.Frequency *= 100;
 8047a4e:	4353      	muls	r3, r2
                chParam.DrRange.Value = payload[macIndex++];
 8047a50:	fa5f f888 	uxtb.w	r8, r8
                chParam.Frequency *= 100;
 8047a54:	930c      	str	r3, [sp, #48]	; 0x30
                chParam.Rx1Frequency = 0;
 8047a56:	2300      	movs	r3, #0
 8047a58:	930d      	str	r3, [sp, #52]	; 0x34
                chParam.DrRange.Value = payload[macIndex++];
 8047a5a:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047a5e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8047a62:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047a66:	a908      	add	r1, sp, #32
 8047a68:	7818      	ldrb	r0, [r3, #0]
 8047a6a:	f001 fe6e 	bl	804974a <RegionNewChannelReq>
                macCmdPayload[0] = status;
 8047a6e:	a910      	add	r1, sp, #64	; 0x40
                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8047a70:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8047a74:	f801 0d28 	strb.w	r0, [r1, #-40]!
                chParam.DrRange.Value = payload[macIndex++];
 8047a78:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8047a7a:	2201      	movs	r2, #1
 8047a7c:	2007      	movs	r0, #7
 8047a7e:	e7c4      	b.n	8047a0a <ProcessMacCommands.isra.1.constprop.7+0x262>
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047a80:	5d2b      	ldrb	r3, [r5, r4]
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8047a82:	f8d6 1488 	ldr.w	r1, [r6, #1160]	; 0x488
                    delay++;
 8047a86:	f013 020f 	ands.w	r2, r3, #15
 8047a8a:	bf08      	it	eq
 8047a8c:	2201      	moveq	r2, #1
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8047a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8047a92:	4353      	muls	r3, r2
 8047a94:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8047a98:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8047a9c:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8047aa0:	2200      	movs	r2, #0
 8047aa2:	a906      	add	r1, sp, #24
 8047aa4:	2008      	movs	r0, #8
 8047aa6:	f000 ff8f 	bl	80489c8 <LoRaMacCommandsAddCmd>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047aaa:	f896 3485 	ldrb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047aae:	f108 0802 	add.w	r8, r8, #2
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047ab2:	f043 0310 	orr.w	r3, r3, #16
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047ab6:	fa5f f888 	uxtb.w	r8, r8
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8047aba:	f886 3485 	strb.w	r3, [r6, #1157]	; 0x485
                uint8_t delay = payload[macIndex++] & 0x0F;
 8047abe:	4644      	mov	r4, r8
 8047ac0:	e6ca      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
 8047ac2:	bf00      	nop
 8047ac4:	20008890 	.word	0x20008890
                uint8_t eirpDwellTime = payload[macIndex++];
 8047ac8:	5d2b      	ldrb	r3, [r5, r4]
                txParamSetupReq.UplinkDwellTime = 0;
 8047aca:	2200      	movs	r2, #0
 8047acc:	f88d 201c 	strb.w	r2, [sp, #28]
                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8047ad0:	f013 0220 	ands.w	r2, r3, #32
                    txParamSetupReq.DownlinkDwellTime = 1;
 8047ad4:	bf18      	it	ne
 8047ad6:	2201      	movne	r2, #1
 8047ad8:	f88d 201d 	strb.w	r2, [sp, #29]
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8047adc:	06da      	lsls	r2, r3, #27
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8047ade:	f003 030f 	and.w	r3, r3, #15
                    txParamSetupReq.UplinkDwellTime = 1;
 8047ae2:	bf48      	it	mi
 8047ae4:	2201      	movmi	r2, #1
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8047ae6:	f88d 301e 	strb.w	r3, [sp, #30]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047aea:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    txParamSetupReq.UplinkDwellTime = 1;
 8047aee:	bf48      	it	mi
 8047af0:	f88d 201c 	strbmi.w	r2, [sp, #28]
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047af4:	a907      	add	r1, sp, #28
 8047af6:	7818      	ldrb	r0, [r3, #0]
 8047af8:	f001 fe2e 	bl	8049758 <RegionTxParamSetupReq>
                uint8_t eirpDwellTime = payload[macIndex++];
 8047afc:	f108 0802 	add.w	r8, r8, #2
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047b00:	3001      	adds	r0, #1
                uint8_t eirpDwellTime = payload[macIndex++];
 8047b02:	fa5f f888 	uxtb.w	r8, r8
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8047b06:	d0da      	beq.n	8047abe <ProcessMacCommands.isra.1.constprop.7+0x316>
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8047b08:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047b0c:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8047b10:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8047b14:	f89d 101d 	ldrb.w	r1, [sp, #29]
 8047b18:	f883 112d 	strb.w	r1, [r3, #301]	; 0x12d
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8047b1c:	f89d 101e 	ldrb.w	r1, [sp, #30]
 8047b20:	487e      	ldr	r0, [pc, #504]	; (8047d1c <ProcessMacCommands.isra.1.constprop.7+0x574>)
 8047b22:	5c41      	ldrb	r1, [r0, r1]
 8047b24:	ee07 1a90 	vmov	s15, r1
 8047b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8047b2c:	2102      	movs	r1, #2
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8047b2e:	edc3 7a4c 	vstr	s15, [r3, #304]	; 0x130
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8047b32:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8047b36:	f88d 1020 	strb.w	r1, [sp, #32]
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8047b3a:	7818      	ldrb	r0, [r3, #0]
 8047b3c:	a908      	add	r1, sp, #32
 8047b3e:	f001 fdaa 	bl	8049696 <RegionGetPhyParam>
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8047b42:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8047b46:	900c      	str	r0, [sp, #48]	; 0x30
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8047b48:	f993 20f9 	ldrsb.w	r2, [r3, #249]	; 0xf9
 8047b4c:	b240      	sxtb	r0, r0
 8047b4e:	4290      	cmp	r0, r2
 8047b50:	bfb8      	it	lt
 8047b52:	4610      	movlt	r0, r2
 8047b54:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8047b58:	2200      	movs	r2, #0
 8047b5a:	a906      	add	r1, sp, #24
 8047b5c:	2009      	movs	r0, #9
 8047b5e:	e6f3      	b.n	8047948 <ProcessMacCommands.isra.1.constprop.7+0x1a0>
                status = 0x03;
 8047b60:	2303      	movs	r3, #3
 8047b62:	f88d 3015 	strb.w	r3, [sp, #21]
                dlChannelReq.ChannelId = payload[macIndex++];
 8047b66:	5d2b      	ldrb	r3, [r5, r4]
 8047b68:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047b6c:	f108 0204 	add.w	r2, r8, #4
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047b70:	f108 0303 	add.w	r3, r8, #3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047b74:	b2db      	uxtb	r3, r3
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b76:	b2d2      	uxtb	r2, r2
 8047b78:	f108 0405 	add.w	r4, r8, #5
                dlChannelReq.ChannelId = payload[macIndex++];
 8047b7c:	f108 0802 	add.w	r8, r8, #2
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8047b80:	5ce9      	ldrb	r1, [r5, r3]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b82:	5cab      	ldrb	r3, [r5, r2]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047b84:	fa5f f888 	uxtb.w	r8, r8
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b88:	041b      	lsls	r3, r3, #16
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8047b8a:	f815 2008 	ldrb.w	r2, [r5, r8]
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047b8e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047b92:	4313      	orrs	r3, r2
                dlChannelReq.Rx1Frequency *= 100;
 8047b94:	2264      	movs	r2, #100	; 0x64
 8047b96:	4353      	muls	r3, r2
 8047b98:	930d      	str	r3, [sp, #52]	; 0x34
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8047b9a:	f8d6 3488 	ldr.w	r3, [r6, #1160]	; 0x488
 8047b9e:	a90c      	add	r1, sp, #48	; 0x30
 8047ba0:	7818      	ldrb	r0, [r3, #0]
 8047ba2:	f001 fde0 	bl	8049766 <RegionDlChannelReq>
                macCmdPayload[0] = status;
 8047ba6:	a910      	add	r1, sp, #64	; 0x40
                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8047ba8:	f88d 0015 	strb.w	r0, [sp, #21]
                macCmdPayload[0] = status;
 8047bac:	f801 0d28 	strb.w	r0, [r1, #-40]!
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8047bb0:	b2e4      	uxtb	r4, r4
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8047bb2:	2201      	movs	r2, #1
 8047bb4:	200a      	movs	r0, #10
 8047bb6:	e710      	b.n	80479da <ProcessMacCommands.isra.1.constprop.7+0x232>
                SysTime_t sysTime = { 0 };
 8047bb8:	2300      	movs	r3, #0
 8047bba:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047bbe:	f108 0203 	add.w	r2, r8, #3
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8047bc2:	f108 0302 	add.w	r3, r8, #2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047bc6:	b2db      	uxtb	r3, r3
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047bc8:	b2d2      	uxtb	r2, r2
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8047bca:	5ce9      	ldrb	r1, [r5, r3]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047bcc:	5cab      	ldrb	r3, [r5, r2]
                gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8047bce:	5d2a      	ldrb	r2, [r5, r4]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8047bd0:	041b      	lsls	r3, r3, #16
 8047bd2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8047bd6:	4313      	orrs	r3, r2
 8047bd8:	f108 0204 	add.w	r2, r8, #4
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047bdc:	f108 0406 	add.w	r4, r8, #6
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047be0:	b2d2      	uxtb	r2, r2
 8047be2:	f108 0805 	add.w	r8, r8, #5
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047be6:	fa5f f888 	uxtb.w	r8, r8
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047bea:	5caa      	ldrb	r2, [r5, r2]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047bec:	f815 1008 	ldrb.w	r1, [r5, r8]
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047bf0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047bf4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8047bf8:	434a      	muls	r2, r1
                sysTimeCurrent = SysTimeGet( );
 8047bfa:	f10d 0930 	add.w	r9, sp, #48	; 0x30
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047bfe:	1212      	asrs	r2, r2, #8
                sysTimeCurrent = SysTimeGet( );
 8047c00:	4648      	mov	r0, r9
                gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8047c02:	9303      	str	r3, [sp, #12]
                gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8047c04:	f8ad 2024 	strh.w	r2, [sp, #36]	; 0x24
                sysTimeCurrent = SysTimeGet( );
 8047c08:	f002 fddb 	bl	804a7c2 <SysTimeGet>
                sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8047c0c:	9b03      	ldr	r3, [sp, #12]
 8047c0e:	f103 5396 	add.w	r3, r3, #314572800	; 0x12c00000
 8047c12:	f503 13a9 	add.w	r3, r3, #1384448	; 0x152000
 8047c16:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
                sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8047c1a:	9308      	str	r3, [sp, #32]
 8047c1c:	f8d6 3340 	ldr.w	r3, [r6, #832]	; 0x340
 8047c20:	9300      	str	r3, [sp, #0]
 8047c22:	f10d 0820 	add.w	r8, sp, #32
 8047c26:	f8d6 333c 	ldr.w	r3, [r6, #828]	; 0x33c
 8047c2a:	e898 0006 	ldmia.w	r8, {r1, r2}
 8047c2e:	a80a      	add	r0, sp, #40	; 0x28
 8047c30:	f002 fd8a 	bl	804a748 <SysTimeSub>
 8047c34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8047c36:	9300      	str	r3, [sp, #0]
 8047c38:	e899 0006 	ldmia.w	r9, {r1, r2}
 8047c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8047c3e:	4640      	mov	r0, r8
 8047c40:	f002 fd66 	bl	804a710 <SysTimeAdd>
                SysTimeSet( sysTime );
 8047c44:	e898 0003 	ldmia.w	r8, {r0, r1}
 8047c48:	f002 fd9a 	bl	804a780 <SysTimeSet>
                LoRaMacClassBDeviceTimeAns( );
 8047c4c:	f000 feac 	bl	80489a8 <LoRaMacClassBDeviceTimeAns>
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8047c50:	2301      	movs	r3, #1
                gpsEpochTime.SubSeconds = payload[macIndex++];
 8047c52:	b2e4      	uxtb	r4, r4
                MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8047c54:	f886 343c 	strb.w	r3, [r6, #1084]	; 0x43c
 8047c58:	e5fe      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8047c5a:	f896 3484 	ldrb.w	r3, [r6, #1156]	; 0x484
 8047c5e:	3b04      	subs	r3, #4
 8047c60:	2b01      	cmp	r3, #1
 8047c62:	f67f adf9 	bls.w	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    LoRaMacClassBPingSlotInfoAns( );
 8047c66:	f000 fe9b 	bl	80489a0 <LoRaMacClassBPingSlotInfoAns>
 8047c6a:	e5f5      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                frequency = ( uint32_t )payload[macIndex++];
 8047c6c:	f108 0202 	add.w	r2, r8, #2
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047c70:	b2d2      	uxtb	r2, r2
                frequency = ( uint32_t )payload[macIndex++];
 8047c72:	5d29      	ldrb	r1, [r5, r4]
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047c74:	5ca8      	ldrb	r0, [r5, r2]
 8047c76:	f108 0203 	add.w	r2, r8, #3
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047c7a:	b2d2      	uxtb	r2, r2
                datarate = payload[macIndex++] & 0x0F;
 8047c7c:	f108 0405 	add.w	r4, r8, #5
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047c80:	5cab      	ldrb	r3, [r5, r2]
 8047c82:	f108 0804 	add.w	r8, r8, #4
                datarate = payload[macIndex++] & 0x0F;
 8047c86:	fa5f f888 	uxtb.w	r8, r8
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047c8a:	041b      	lsls	r3, r3, #16
 8047c8c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                datarate = payload[macIndex++] & 0x0F;
 8047c90:	f815 0008 	ldrb.w	r0, [r5, r8]
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047c94:	430b      	orrs	r3, r1
                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8047c96:	2164      	movs	r1, #100	; 0x64
 8047c98:	4359      	muls	r1, r3
 8047c9a:	f000 000f 	and.w	r0, r0, #15
 8047c9e:	f000 fe80 	bl	80489a2 <LoRaMacClassBPingSlotChannelReq>
                macCmdPayload[0] = status;
 8047ca2:	a910      	add	r1, sp, #64	; 0x40
                datarate = payload[macIndex++] & 0x0F;
 8047ca4:	b2e4      	uxtb	r4, r4
                macCmdPayload[0] = status;
 8047ca6:	f801 0d28 	strb.w	r0, [r1, #-40]!
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8047caa:	2201      	movs	r2, #1
 8047cac:	2011      	movs	r0, #17
 8047cae:	e6ac      	b.n	8047a0a <ProcessMacCommands.isra.1.constprop.7+0x262>
                beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8047cb0:	f108 0302 	add.w	r3, r8, #2
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047cb4:	b2db      	uxtb	r3, r3
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047cb6:	4a1a      	ldr	r2, [pc, #104]	; (8047d20 <ProcessMacCommands.isra.1.constprop.7+0x578>)
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047cb8:	5ce8      	ldrb	r0, [r5, r3]
 8047cba:	5d2b      	ldrb	r3, [r5, r4]
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047cbc:	6812      	ldr	r2, [r2, #0]
                beaconTimingChannel = payload[macIndex++];
 8047cbe:	f108 0404 	add.w	r4, r8, #4
                beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8047cc2:	f108 0803 	add.w	r8, r8, #3
                beaconTimingChannel = payload[macIndex++];
 8047cc6:	fa5f f888 	uxtb.w	r8, r8
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047cca:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8047cce:	f815 1008 	ldrb.w	r1, [r5, r8]
                beaconTimingChannel = payload[macIndex++];
 8047cd2:	b2e4      	uxtb	r4, r4
                LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8047cd4:	f000 fe67 	bl	80489a6 <LoRaMacClassBBeaconTimingAns>
 8047cd8:	e5be      	b.n	8047858 <ProcessMacCommands.isra.1.constprop.7+0xb0>
                    frequency = ( uint32_t )payload[macIndex++];
 8047cda:	5d28      	ldrb	r0, [r5, r4]
 8047cdc:	f108 0302 	add.w	r3, r8, #2
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047ce0:	f108 0404 	add.w	r4, r8, #4
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047ce4:	f108 0803 	add.w	r8, r8, #3
 8047ce8:	b2db      	uxtb	r3, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047cea:	fa5f f888 	uxtb.w	r8, r8
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8047cee:	5cea      	ldrb	r2, [r5, r3]
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047cf0:	f815 3008 	ldrb.w	r3, [r5, r8]
 8047cf4:	041b      	lsls	r3, r3, #16
 8047cf6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8047cfa:	4303      	orrs	r3, r0
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8047cfc:	2064      	movs	r0, #100	; 0x64
 8047cfe:	4358      	muls	r0, r3
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8047d00:	b2e4      	uxtb	r4, r4
                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8047d02:	f000 fe52 	bl	80489aa <LoRaMacClassBBeaconFreqReq>
 8047d06:	b130      	cbz	r0, 8047d16 <ProcessMacCommands.isra.1.constprop.7+0x56e>
                        macCmdPayload[0] = 1;
 8047d08:	2301      	movs	r3, #1
 8047d0a:	f88d 3018 	strb.w	r3, [sp, #24]
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8047d0e:	2201      	movs	r2, #1
 8047d10:	a906      	add	r1, sp, #24
 8047d12:	2013      	movs	r0, #19
 8047d14:	e679      	b.n	8047a0a <ProcessMacCommands.isra.1.constprop.7+0x262>
                        macCmdPayload[0] = 0;
 8047d16:	f88d 0018 	strb.w	r0, [sp, #24]
 8047d1a:	e7f8      	b.n	8047d0e <ProcessMacCommands.isra.1.constprop.7+0x566>
 8047d1c:	0804e580 	.word	0x0804e580
 8047d20:	2000bd18 	.word	0x2000bd18

08047d24 <SendFrameOnChannel>:
{
 8047d24:	b530      	push	{r4, r5, lr}
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047d26:	4c38      	ldr	r4, [pc, #224]	; (8047e08 <SendFrameOnChannel+0xe4>)
{
 8047d28:	b087      	sub	sp, #28
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047d2a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    txConfig.Channel = channel;
 8047d2e:	f88d 0008 	strb.w	r0, [sp, #8]
    int8_t txPower = 0;
 8047d32:	2200      	movs	r2, #0
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047d34:	f893 10f9 	ldrb.w	r1, [r3, #249]	; 0xf9
    int8_t txPower = 0;
 8047d38:	f88d 2007 	strb.w	r2, [sp, #7]
    txConfig.TxPower = TX_POWER_0/*MacCtx.NvmCtx->MacParams.ChannelsTxPower*/;
 8047d3c:	f88d 200a 	strb.w	r2, [sp, #10]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8047d40:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8047d44:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8047d48:	9304      	str	r3, [sp, #16]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8047d4a:	88a3      	ldrh	r3, [r4, #4]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047d4c:	f88d 1009 	strb.w	r1, [sp, #9]
{
 8047d50:	4605      	mov	r5, r0
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8047d52:	9203      	str	r2, [sp, #12]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8047d54:	f8ad 3014 	strh.w	r3, [sp, #20]
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8047d58:	f000 fe18 	bl	804898c <LoRaMacClassBIsBeaconExpected>
 8047d5c:	2800      	cmp	r0, #0
 8047d5e:	d151      	bne.n	8047e04 <SendFrameOnChannel+0xe0>
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8047d60:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047d64:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8047d68:	2b01      	cmp	r3, #1
 8047d6a:	d10b      	bne.n	8047d84 <SendFrameOnChannel+0x60>
        if( LoRaMacClassBIsPingExpected( ) == true )
 8047d6c:	f000 fe10 	bl	8048990 <LoRaMacClassBIsPingExpected>
 8047d70:	b110      	cbz	r0, 8047d78 <SendFrameOnChannel+0x54>
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8047d72:	200f      	movs	r0, #15
}
 8047d74:	b007      	add	sp, #28
 8047d76:	bd30      	pop	{r4, r5, pc}
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8047d78:	f000 fe0c 	bl	8048994 <LoRaMacClassBIsMulticastExpected>
 8047d7c:	2800      	cmp	r0, #0
 8047d7e:	d1f8      	bne.n	8047d72 <SendFrameOnChannel+0x4e>
            LoRaMacClassBStopRxSlots( );
 8047d80:	f000 fe17 	bl	80489b2 <LoRaMacClassBStopRxSlots>
    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8047d84:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 8047d88:	4b20      	ldr	r3, [pc, #128]	; (8047e0c <SendFrameOnChannel+0xe8>)
 8047d8a:	7800      	ldrb	r0, [r0, #0]
 8047d8c:	f10d 0207 	add.w	r2, sp, #7
 8047d90:	a902      	add	r1, sp, #8
 8047d92:	f001 fcb4 	bl	80496fe <RegionTxConfig>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8047d96:	2301      	movs	r3, #1
 8047d98:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047d9c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047da0:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8047da4:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8047da8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8047dac:	f884 3443 	strb.w	r3, [r4, #1091]	; 0x443
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047db0:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
    MacCtx.McpsConfirm.Channel = channel;
 8047db4:	f8c4 5450 	str.w	r5, [r4, #1104]	; 0x450
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047db8:	f8c4 3448 	str.w	r3, [r4, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047dbc:	f8c4 3458 	str.w	r3, [r4, #1112]	; 0x458
    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8047dc0:	f000 fdea 	bl	8048998 <LoRaMacClassBIsBeaconModeActive>
 8047dc4:	b9b0      	cbnz	r0, 8047df4 <SendFrameOnChannel+0xd0>
    LoRaMacClassBHaltBeaconing( );
 8047dc6:	f000 fde9 	bl	804899c <LoRaMacClassBHaltBeaconing>
    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8047dca:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8047dce:	f043 0302 	orr.w	r3, r3, #2
 8047dd2:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.NodeAckRequested == false )
 8047dd6:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8047dda:	b923      	cbnz	r3, 8047de6 <SendFrameOnChannel+0xc2>
        MacCtx.ChannelsNbTransCounter++;
 8047ddc:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8047de0:	3301      	adds	r3, #1
 8047de2:	f884 3414 	strb.w	r3, [r4, #1044]	; 0x414
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8047de6:	4b0a      	ldr	r3, [pc, #40]	; (8047e10 <SendFrameOnChannel+0xec>)
 8047de8:	480a      	ldr	r0, [pc, #40]	; (8047e14 <SendFrameOnChannel+0xf0>)
 8047dea:	7921      	ldrb	r1, [r4, #4]
 8047dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8047dee:	4798      	blx	r3
    return LORAMAC_STATUS_OK;
 8047df0:	2000      	movs	r0, #0
 8047df2:	e7bf      	b.n	8047d74 <SendFrameOnChannel+0x50>
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8047df4:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
 8047df8:	f000 fdd9 	bl	80489ae <LoRaMacClassBIsUplinkCollision>
        if( collisionTime > 0 )
 8047dfc:	2800      	cmp	r0, #0
 8047dfe:	d0e2      	beq.n	8047dc6 <SendFrameOnChannel+0xa2>
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8047e00:	2010      	movs	r0, #16
 8047e02:	e7b7      	b.n	8047d74 <SendFrameOnChannel+0x50>
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8047e04:	200e      	movs	r0, #14
 8047e06:	e7b5      	b.n	8047d74 <SendFrameOnChannel+0x50>
 8047e08:	20008890 	.word	0x20008890
 8047e0c:	20008cac 	.word	0x20008cac
 8047e10:	0804e1d8 	.word	0x0804e1d8
 8047e14:	20008896 	.word	0x20008896

08047e18 <ScheduleTx>:
{
 8047e18:	b570      	push	{r4, r5, r6, lr}
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047e1a:	4c80      	ldr	r4, [pc, #512]	; (804801c <ScheduleTx+0x204>)
    TimerTime_t dutyCycleTimeOff = 0;
 8047e1c:	2300      	movs	r3, #0
{
 8047e1e:	b088      	sub	sp, #32
 8047e20:	4605      	mov	r5, r0
    PRINTF("ScheduleTx\r\n");
 8047e22:	487f      	ldr	r0, [pc, #508]	; (8048020 <ScheduleTx+0x208>)
    size_t macCmdsSize = 0;
 8047e24:	e9cd 3302 	strd	r3, r3, [sp, #8]
    PRINTF("ScheduleTx\r\n");
 8047e28:	f002 fe18 	bl	804aa5c <TraceSend>
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047e2c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047e30:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
    CalculateBackOff( MacCtx.NvmCtx->LastTxChannel );
 8047e34:	f893 113e 	ldrb.w	r1, [r3, #318]	; 0x13e
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047e38:	2a00      	cmp	r2, #0
 8047e3a:	d15c      	bne.n	8047ef6 <ScheduleTx+0xde>
        calcBackOff.Joined = true;
 8047e3c:	f88d 2014 	strb.w	r2, [sp, #20]
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047e40:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
    calcBackOff.Channel = channel;
 8047e44:	f88d 1017 	strb.w	r1, [sp, #23]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047e48:	f8d3 01cc 	ldr.w	r0, [r3, #460]	; 0x1cc
    calcBackOff.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047e4c:	f88d 2016 	strb.w	r2, [sp, #22]
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047e50:	f002 fdba 	bl	804a9c8 <TimerGetElapsedTime>
    calcBackOff.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8047e54:	f8d4 341c 	ldr.w	r3, [r4, #1052]	; 0x41c
 8047e58:	9307      	str	r3, [sp, #28]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047e5a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    calcBackOff.ElapsedTime = TimerGetElapsedTime( MacCtx.NvmCtx->InitializationTime );
 8047e5e:	9006      	str	r0, [sp, #24]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047e60:	075b      	lsls	r3, r3, #29
    calcBackOff.LastTxIsJoinRequest = false;
 8047e62:	f04f 0000 	mov.w	r0, #0
 8047e66:	f88d 0015 	strb.w	r0, [sp, #21]
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) && ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8047e6a:	d505      	bpl.n	8047e78 <ScheduleTx+0x60>
 8047e6c:	f000 fee2 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 8047e70:	b110      	cbz	r0, 8047e78 <ScheduleTx+0x60>
        calcBackOff.LastTxIsJoinRequest = true;
 8047e72:	2301      	movs	r3, #1
 8047e74:	f88d 3015 	strb.w	r3, [sp, #21]
    RegionCalcBackOff( MacCtx.NvmCtx->Region, &calcBackOff );
 8047e78:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047e7c:	a905      	add	r1, sp, #20
 8047e7e:	7818      	ldrb	r0, [r3, #0]
 8047e80:	f001 fc78 	bl	8049774 <RegionCalcBackOff>
    MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 8047e84:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047e88:	f8b3 21c2 	ldrh.w	r2, [r3, #450]	; 0x1c2
 8047e8c:	1e51      	subs	r1, r2, #1
 8047e8e:	f8d4 241c 	ldr.w	r2, [r4, #1052]	; 0x41c
 8047e92:	434a      	muls	r2, r1
 8047e94:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8047e98:	9205      	str	r2, [sp, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8047e9a:	f893 20f9 	ldrb.w	r2, [r3, #249]	; 0xf9
 8047e9e:	f88d 201c 	strb.w	r2, [sp, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8047ea2:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 8047ea6:	f88d 201e 	strb.w	r2, [sp, #30]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047eaa:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8047eae:	bb22      	cbnz	r2, 8047efa <ScheduleTx+0xe2>
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047eb0:	7818      	ldrb	r0, [r3, #0]
        nextChan.Joined = true;
 8047eb2:	f88d 201d 	strb.w	r2, [sp, #29]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047eb6:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 8047eba:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8047ebe:	9206      	str	r2, [sp, #24]
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &dutyCycleTimeOff, &MacCtx.NvmCtx->AggregatedTimeOff );
 8047ec0:	9300      	str	r3, [sp, #0]
 8047ec2:	4a58      	ldr	r2, [pc, #352]	; (8048024 <ScheduleTx+0x20c>)
 8047ec4:	ab02      	add	r3, sp, #8
 8047ec6:	a905      	add	r1, sp, #20
 8047ec8:	f001 fc5a 	bl	8049780 <RegionNextChannel>
    if( status != LORAMAC_STATUS_OK )
 8047ecc:	b1b8      	cbz	r0, 8047efe <ScheduleTx+0xe6>
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8047ece:	280b      	cmp	r0, #11
 8047ed0:	d10f      	bne.n	8047ef2 <ScheduleTx+0xda>
 8047ed2:	b175      	cbz	r5, 8047ef2 <ScheduleTx+0xda>
            if( dutyCycleTimeOff != 0 )
 8047ed4:	9902      	ldr	r1, [sp, #8]
 8047ed6:	b159      	cbz	r1, 8047ef0 <ScheduleTx+0xd8>
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8047ed8:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8047edc:	4852      	ldr	r0, [pc, #328]	; (8048028 <ScheduleTx+0x210>)
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8047ede:	f043 0320 	orr.w	r3, r3, #32
 8047ee2:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
                TimerSetValue( &MacCtx.TxDelayedTimer, dutyCycleTimeOff );
 8047ee6:	f002 fd57 	bl	804a998 <TimerSetValue>
                TimerStart( &MacCtx.TxDelayedTimer );
 8047eea:	484f      	ldr	r0, [pc, #316]	; (8048028 <ScheduleTx+0x210>)
 8047eec:	f002 fcba 	bl	804a864 <TimerStart>
            return LORAMAC_STATUS_OK;
 8047ef0:	2000      	movs	r0, #0
}
 8047ef2:	b008      	add	sp, #32
 8047ef4:	bd70      	pop	{r4, r5, r6, pc}
        calcBackOff.Joined = true;
 8047ef6:	2201      	movs	r2, #1
 8047ef8:	e7a0      	b.n	8047e3c <ScheduleTx+0x24>
        nextChan.Joined = true;
 8047efa:	2201      	movs	r2, #1
 8047efc:	e7d8      	b.n	8047eb0 <ScheduleTx+0x98>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047efe:	f8d4 1488 	ldr.w	r1, [r4, #1160]	; 0x488
 8047f02:	4d4a      	ldr	r5, [pc, #296]	; (804802c <ScheduleTx+0x214>)
 8047f04:	780e      	ldrb	r6, [r1, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region, MacCtx.NvmCtx->MacParams.DownlinkDwellTime, MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8047f06:	f991 3119 	ldrsb.w	r3, [r1, #281]	; 0x119
 8047f0a:	f991 20f9 	ldrsb.w	r2, [r1, #249]	; 0xf9
 8047f0e:	f891 112d 	ldrb.w	r1, [r1, #301]	; 0x12d
 8047f12:	4630      	mov	r0, r6
 8047f14:	f001 fc44 	bl	80497a0 <RegionApplyDrOffset>
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8047f18:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047f1c:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8047f20:	9500      	str	r5, [sp, #0]
 8047f22:	b241      	sxtb	r1, r0
 8047f24:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8047f28:	4630      	mov	r0, r6
 8047f2a:	f001 fbd0 	bl	80496ce <RegionComputeRxWindowParameters>
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8047f2e:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f32:	3514      	adds	r5, #20
 8047f34:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
 8047f38:	f993 1120 	ldrsb.w	r1, [r3, #288]	; 0x120
 8047f3c:	7818      	ldrb	r0, [r3, #0]
 8047f3e:	9500      	str	r5, [sp, #0]
 8047f40:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8047f44:	f001 fbc3 	bl	80496ce <RegionComputeRxWindowParameters>
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8047f48:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f4c:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8047f50:	b9e2      	cbnz	r2, 8047f8c <ScheduleTx+0x174>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8047f52:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8047f56:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8047f5a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8047f5e:	440a      	add	r2, r1
 8047f60:	f8c4 23b4 	str.w	r2, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8047f64:	f8d4 23dc 	ldr.w	r2, [r4, #988]	; 0x3dc
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8047f68:	f894 6419 	ldrb.w	r6, [r4, #1049]	; 0x419
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8047f6c:	4413      	add	r3, r2
 8047f6e:	f8c4 33b8 	str.w	r3, [r4, #952]	; 0x3b8
    LoRaMacStatus_t retval = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8047f72:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f76:	f993 50f9 	ldrsb.w	r5, [r3, #249]	; 0xf9
    uint32_t fCntUp = 0;
 8047f7a:	2300      	movs	r3, #0
 8047f7c:	9304      	str	r3, [sp, #16]
    switch( MacCtx.TxMsg.Type )
 8047f7e:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
 8047f82:	b313      	cbz	r3, 8047fca <ScheduleTx+0x1b2>
 8047f84:	2b04      	cmp	r3, #4
 8047f86:	d02b      	beq.n	8047fe0 <ScheduleTx+0x1c8>
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8047f88:	2003      	movs	r0, #3
 8047f8a:	e7b2      	b.n	8047ef2 <ScheduleTx+0xda>
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8047f8c:	a803      	add	r0, sp, #12
 8047f8e:	f000 fdb7 	bl	8048b00 <LoRaMacCommandsGetSizeSerializedCmds>
 8047f92:	2800      	cmp	r0, #0
 8047f94:	d13d      	bne.n	8048012 <ScheduleTx+0x1fa>
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8047f96:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8047f9a:	f894 523b 	ldrb.w	r5, [r4, #571]	; 0x23b
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8047f9e:	f993 00f9 	ldrsb.w	r0, [r3, #249]	; 0xf9
        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8047fa2:	f89d 600c 	ldrb.w	r6, [sp, #12]
    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8047fa6:	f7ff fb27 	bl	80475f8 <GetMaxAppPayloadWithoutFOptsLength>
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8047faa:	4435      	add	r5, r6
 8047fac:	b280      	uxth	r0, r0
 8047fae:	42a8      	cmp	r0, r5
 8047fb0:	d331      	bcc.n	8048016 <ScheduleTx+0x1fe>
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8047fb2:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 8047fb6:	f8d4 13c8 	ldr.w	r1, [r4, #968]	; 0x3c8
 8047fba:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8047fbe:	440b      	add	r3, r1
 8047fc0:	f8c4 33b4 	str.w	r3, [r4, #948]	; 0x3b4
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8047fc4:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
 8047fc8:	e7cc      	b.n	8047f64 <ScheduleTx+0x14c>
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8047fca:	4819      	ldr	r0, [pc, #100]	; (8048030 <ScheduleTx+0x218>)
 8047fcc:	f001 f80e 	bl	8048fec <LoRaMacCryptoPrepareJoinRequest>
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8047fd0:	b9d8      	cbnz	r0, 804800a <ScheduleTx+0x1f2>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8047fd2:	f894 3110 	ldrb.w	r3, [r4, #272]	; 0x110
 8047fd6:	80a3      	strh	r3, [r4, #4]
    return SendFrameOnChannel( 0/*MacCtx.Channel   JP*/ );
 8047fd8:	2000      	movs	r0, #0
 8047fda:	f7ff fea3 	bl	8047d24 <SendFrameOnChannel>
 8047fde:	e788      	b.n	8047ef2 <ScheduleTx+0xda>
            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8047fe0:	a804      	add	r0, sp, #16
 8047fe2:	f000 ffc1 	bl	8048f68 <LoRaMacCryptoGetFCntUp>
 8047fe6:	b990      	cbnz	r0, 804800e <ScheduleTx+0x1f6>
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 8047fe8:	f894 3414 	ldrb.w	r3, [r4, #1044]	; 0x414
 8047fec:	b91b      	cbnz	r3, 8047ff6 <ScheduleTx+0x1de>
 8047fee:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8047ff2:	2b01      	cmp	r3, #1
 8047ff4:	d902      	bls.n	8047ffc <ScheduleTx+0x1e4>
                fCntUp -= 1;
 8047ff6:	9b04      	ldr	r3, [sp, #16]
 8047ff8:	3b01      	subs	r3, #1
 8047ffa:	9304      	str	r3, [sp, #16]
            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8047ffc:	4b0c      	ldr	r3, [pc, #48]	; (8048030 <ScheduleTx+0x218>)
 8047ffe:	9804      	ldr	r0, [sp, #16]
 8048000:	4632      	mov	r2, r6
 8048002:	b2e9      	uxtb	r1, r5
 8048004:	f001 f822 	bl	804904c <LoRaMacCryptoSecureMessage>
 8048008:	e7e2      	b.n	8047fd0 <ScheduleTx+0x1b8>
                return LORAMAC_STATUS_CRYPTO_ERROR;
 804800a:	2011      	movs	r0, #17
 804800c:	e771      	b.n	8047ef2 <ScheduleTx+0xda>
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 804800e:	2012      	movs	r0, #18
 8048010:	e76f      	b.n	8047ef2 <ScheduleTx+0xda>
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8048012:	2013      	movs	r0, #19
 8048014:	e76d      	b.n	8047ef2 <ScheduleTx+0xda>
            return LORAMAC_STATUS_LENGTH_ERROR;
 8048016:	2008      	movs	r0, #8
 8048018:	e76b      	b.n	8047ef2 <ScheduleTx+0xda>
 804801a:	bf00      	nop
 804801c:	20008890 	.word	0x20008890
 8048020:	0804e7d7 	.word	0x0804e7d7
 8048024:	20008ca9 	.word	0x20008ca9
 8048028:	20008bfc 	.word	0x20008bfc
 804802c:	20008c4c 	.word	0x20008c4c
 8048030:	2000899c 	.word	0x2000899c

08048034 <OnTxDelayedTimerEvent>:
{
 8048034:	b510      	push	{r4, lr}
    TimerStop( &MacCtx.TxDelayedTimer );
 8048036:	4c12      	ldr	r4, [pc, #72]	; (8048080 <OnTxDelayedTimerEvent+0x4c>)
 8048038:	f504 705b 	add.w	r0, r4, #876	; 0x36c
 804803c:	f002 fc84 	bl	804a948 <TimerStop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8048040:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 8048044:	2001      	movs	r0, #1
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8048046:	f023 0320 	bic.w	r3, r3, #32
 804804a:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    switch( ScheduleTx( true ) )
 804804e:	f7ff fee3 	bl	8047e18 <ScheduleTx>
 8048052:	b1a0      	cbz	r0, 804807e <OnTxDelayedTimerEvent+0x4a>
 8048054:	280b      	cmp	r0, #11
 8048056:	d012      	beq.n	804807e <OnTxDelayedTimerEvent+0x4a>
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8048058:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804805c:	f893 30f9 	ldrb.w	r3, [r3, #249]	; 0xf9
 8048060:	f884 3442 	strb.w	r3, [r4, #1090]	; 0x442
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8048064:	2009      	movs	r0, #9
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8048066:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 804806a:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 804806e:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8048072:	f000 fdc7 	bl	8048c04 <LoRaMacConfirmQueueSetStatusCmn>
}
 8048076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            StopRetransmission( );
 804807a:	f7ff ba99 	b.w	80475b0 <StopRetransmission>
}
 804807e:	bd10      	pop	{r4, pc}
 8048080:	20008890 	.word	0x20008890

08048084 <DetermineFrameType>:
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8048084:	4602      	mov	r2, r0
 8048086:	b1d0      	cbz	r0, 80480be <DetermineFrameType+0x3a>
 8048088:	b1c9      	cbz	r1, 80480be <DetermineFrameType+0x3a>
    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 804808a:	7b03      	ldrb	r3, [r0, #12]
 804808c:	f013 000f 	ands.w	r0, r3, #15
 8048090:	d005      	beq.n	804809e <DetermineFrameType+0x1a>
 8048092:	f892 3020 	ldrb.w	r3, [r2, #32]
 8048096:	b113      	cbz	r3, 804809e <DetermineFrameType+0x1a>
        *fType = FRAME_TYPE_A;
 8048098:	2000      	movs	r0, #0
 804809a:	7008      	strb	r0, [r1, #0]
 804809c:	4770      	bx	lr
    else if( macMsg->FRMPayloadSize == 0 )
 804809e:	f892 3028 	ldrb.w	r3, [r2, #40]	; 0x28
 80480a2:	b91b      	cbnz	r3, 80480ac <DetermineFrameType+0x28>
        *fType = FRAME_TYPE_B;
 80480a4:	2201      	movs	r2, #1
 80480a6:	700a      	strb	r2, [r1, #0]
    return LORAMAC_STATUS_OK;
 80480a8:	4618      	mov	r0, r3
 80480aa:	4770      	bx	lr
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 80480ac:	b948      	cbnz	r0, 80480c2 <DetermineFrameType+0x3e>
 80480ae:	f892 3020 	ldrb.w	r3, [r2, #32]
 80480b2:	b913      	cbnz	r3, 80480ba <DetermineFrameType+0x36>
        *fType = FRAME_TYPE_C;
 80480b4:	2302      	movs	r3, #2
        *fType = FRAME_TYPE_D;
 80480b6:	700b      	strb	r3, [r1, #0]
 80480b8:	4770      	bx	lr
 80480ba:	2303      	movs	r3, #3
 80480bc:	e7fb      	b.n	80480b6 <DetermineFrameType+0x32>
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80480be:	2003      	movs	r0, #3
 80480c0:	4770      	bx	lr
        return LORAMAC_STATUS_ERROR;
 80480c2:	2017      	movs	r0, #23
}
 80480c4:	4770      	bx	lr
	...

080480c8 <LoRaMacProcess>:
{
 80480c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80480cc:	b0a1      	sub	sp, #132	; 0x84
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80480ce:	f3ef 8310 	mrs	r3, PRIMASK
    events = LoRaMacRadioEvents;
 80480d2:	4cba      	ldr	r4, [pc, #744]	; (80483bc <LoRaMacProcess+0x2f4>)
    LoRaMacRadioEvents.Value = 0;
 80480d4:	2200      	movs	r2, #0
    events = LoRaMacRadioEvents;
 80480d6:	6825      	ldr	r5, [r4, #0]
    LoRaMacRadioEvents.Value = 0;
 80480d8:	6022      	str	r2, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80480da:	f383 8810 	msr	PRIMASK, r3
    if( events.Value != 0 )
 80480de:	2d00      	cmp	r5, #0
 80480e0:	f000 80c0 	beq.w	8048264 <LoRaMacProcess+0x19c>
 80480e4:	b2ed      	uxtb	r5, r5
        if( events.Events.TxDone == 1 )
 80480e6:	06e9      	lsls	r1, r5, #27
 80480e8:	d552      	bpl.n	8048190 <LoRaMacProcess+0xc8>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80480ea:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80480ee:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80480f2:	2b02      	cmp	r3, #2
 80480f4:	d002      	beq.n	80480fc <LoRaMacProcess+0x34>
        Radio.Sleep( );
 80480f6:	4bb2      	ldr	r3, [pc, #712]	; (80483c0 <LoRaMacProcess+0x2f8>)
 80480f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80480fa:	4798      	blx	r3
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 80480fc:	f8d4 13b4 	ldr.w	r1, [r4, #948]	; 0x3b4
 8048100:	48b0      	ldr	r0, [pc, #704]	; (80483c4 <LoRaMacProcess+0x2fc>)
 8048102:	f002 fc49 	bl	804a998 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8048106:	48af      	ldr	r0, [pc, #700]	; (80483c4 <LoRaMacProcess+0x2fc>)
 8048108:	f002 fbac 	bl	804a864 <TimerStart>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 804810c:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
 8048110:	48ad      	ldr	r0, [pc, #692]	; (80483c8 <LoRaMacProcess+0x300>)
 8048112:	f002 fc41 	bl	804a998 <TimerSetValue>
    TimerStart( &MacCtx.RxWindowTimer2 );
 8048116:	48ac      	ldr	r0, [pc, #688]	; (80483c8 <LoRaMacProcess+0x300>)
 8048118:	f002 fba4 	bl	804a864 <TimerStart>
    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 804811c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048120:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8048124:	2a02      	cmp	r2, #2
 8048126:	d002      	beq.n	804812e <LoRaMacProcess+0x66>
 8048128:	f894 2418 	ldrb.w	r2, [r4, #1048]	; 0x418
 804812c:	b182      	cbz	r2, 8048150 <LoRaMacProcess+0x88>
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 804812e:	a920      	add	r1, sp, #128	; 0x80
 8048130:	2216      	movs	r2, #22
 8048132:	f801 2d60 	strb.w	r2, [r1, #-96]!
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048136:	7818      	ldrb	r0, [r3, #0]
 8048138:	f001 faad 	bl	8049696 <RegionGetPhyParam>
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 804813c:	f8d4 13b8 	ldr.w	r1, [r4, #952]	; 0x3b8
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048140:	900a      	str	r0, [sp, #40]	; 0x28
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8048142:	4401      	add	r1, r0
 8048144:	48a1      	ldr	r0, [pc, #644]	; (80483cc <LoRaMacProcess+0x304>)
 8048146:	f002 fc27 	bl	804a998 <TimerSetValue>
        TimerStart( &MacCtx.AckTimeoutTimer );
 804814a:	48a0      	ldr	r0, [pc, #640]	; (80483cc <LoRaMacProcess+0x304>)
 804814c:	f002 fb8a 	bl	804a864 <TimerStart>
    MacCtx.NvmCtx->LastTxChannel = MacCtx.Channel;
 8048150:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048154:	f894 2419 	ldrb.w	r2, [r4, #1049]	; 0x419
 8048158:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    txDone.Channel = MacCtx.Channel;
 804815c:	f88d 2050 	strb.w	r2, [sp, #80]	; 0x50
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8048160:	f893 21d4 	ldrb.w	r2, [r3, #468]	; 0x1d4
 8048164:	2a00      	cmp	r2, #0
 8048166:	f040 8126 	bne.w	80483b6 <LoRaMacProcess+0x2ee>
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 804816a:	4e99      	ldr	r6, [pc, #612]	; (80483d0 <LoRaMacProcess+0x308>)
        txDone.Joined  = true;
 804816c:	f88d 2051 	strb.w	r2, [sp, #81]	; 0x51
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8048170:	7818      	ldrb	r0, [r3, #0]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8048172:	6832      	ldr	r2, [r6, #0]
 8048174:	9215      	str	r2, [sp, #84]	; 0x54
    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 8048176:	a914      	add	r1, sp, #80	; 0x50
 8048178:	f001 fa97 	bl	80496aa <RegionSetBandTxDone>
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 804817c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048180:	6832      	ldr	r2, [r6, #0]
 8048182:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
    if( MacCtx.NodeAckRequested == false )
 8048186:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804818a:	b90b      	cbnz	r3, 8048190 <LoRaMacProcess+0xc8>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 804818c:	f884 3441 	strb.w	r3, [r4, #1089]	; 0x441
        if( events.Events.RxDone == 1 )
 8048190:	072a      	lsls	r2, r5, #28
 8048192:	d53d      	bpl.n	8048210 <LoRaMacProcess+0x148>
    uint8_t *payload = RxDoneParams.Payload;
 8048194:	4b8f      	ldr	r3, [pc, #572]	; (80483d4 <LoRaMacProcess+0x30c>)
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 8048196:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
    uint8_t *payload = RxDoneParams.Payload;
 804819a:	f8d3 9004 	ldr.w	r9, [r3, #4]
    uint16_t size = RxDoneParams.Size;
 804819e:	f8b3 8008 	ldrh.w	r8, [r3, #8]
    int16_t rssi = RxDoneParams.Rssi;
 80481a2:	f9b3 a00a 	ldrsh.w	sl, [r3, #10]
    int8_t snr = RxDoneParams.Snr;
 80481a6:	f993 700c 	ldrsb.w	r7, [r3, #12]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 80481aa:	6cd6      	ldr	r6, [r2, #76]	; 0x4c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 80481ac:	f894 2484 	ldrb.w	r2, [r4, #1156]	; 0x484
 80481b0:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
    uint32_t downLinkCounter = 0;
 80481b4:	2300      	movs	r3, #0
 80481b6:	9307      	str	r3, [sp, #28]
    MacCtx.McpsConfirm.AckReceived = false;
 80481b8:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
    MacCtx.McpsIndication.Multicast = 0;
 80481bc:	f8a4 3422 	strh.w	r3, [r4, #1058]	; 0x422
    MacCtx.McpsIndication.FramePending = 0;
 80481c0:	f884 3425 	strb.w	r3, [r4, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 80481c4:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 80481c8:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 80481cc:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 80481d0:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 80481d4:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80481d8:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 80481dc:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80481e0:	f884 343c 	strb.w	r3, [r4, #1084]	; 0x43c
    Radio.Sleep( );
 80481e4:	4b76      	ldr	r3, [pc, #472]	; (80483c0 <LoRaMacProcess+0x2f8>)
    MacCtx.McpsIndication.Rssi = rssi;
 80481e6:	f8a4 a42e 	strh.w	sl, [r4, #1070]	; 0x42e
    Radio.Sleep( );
 80481ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    MacCtx.McpsIndication.Snr = snr;
 80481ec:	f884 7430 	strb.w	r7, [r4, #1072]	; 0x430
    Radio.Sleep( );
 80481f0:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 80481f2:	4875      	ldr	r0, [pc, #468]	; (80483c8 <LoRaMacProcess+0x300>)
 80481f4:	f002 fba8 	bl	804a948 <TimerStop>
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80481f8:	4641      	mov	r1, r8
 80481fa:	4648      	mov	r0, r9
 80481fc:	f000 fbc4 	bl	8048988 <LoRaMacClassBRxBeacon>
 8048200:	4683      	mov	fp, r0
 8048202:	2800      	cmp	r0, #0
 8048204:	f000 80f0 	beq.w	80483e8 <LoRaMacProcess+0x320>
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8048208:	f8a4 a47a 	strh.w	sl, [r4, #1146]	; 0x47a
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 804820c:	f884 747c 	strb.w	r7, [r4, #1148]	; 0x47c
        if( events.Events.TxTimeout == 1 )
 8048210:	076f      	lsls	r7, r5, #29
 8048212:	d51b      	bpl.n	804824c <LoRaMacProcess+0x184>
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8048214:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048218:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 804821c:	2b02      	cmp	r3, #2
 804821e:	d002      	beq.n	8048226 <LoRaMacProcess+0x15e>
        Radio.Sleep( );
 8048220:	4b67      	ldr	r3, [pc, #412]	; (80483c0 <LoRaMacProcess+0x2f8>)
 8048222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8048224:	4798      	blx	r3
    UpdateRxSlotIdleState( );
 8048226:	f7ff f9b5 	bl	8047594 <UpdateRxSlotIdleState>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 804822a:	2002      	movs	r0, #2
 804822c:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8048230:	f000 fce8 	bl	8048c04 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8048234:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 8048238:	b113      	cbz	r3, 8048240 <LoRaMacProcess+0x178>
        MacCtx.AckTimeoutRetry = true;
 804823a:	2301      	movs	r3, #1
 804823c:	f884 3417 	strb.w	r3, [r4, #1047]	; 0x417
    MacCtx.MacFlags.Bits.MacDone = 1;
 8048240:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048244:	f043 0320 	orr.w	r3, r3, #32
 8048248:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        if( events.Events.RxError == 1 )
 804824c:	07ae      	lsls	r6, r5, #30
 804824e:	d503      	bpl.n	8048258 <LoRaMacProcess+0x190>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8048250:	2106      	movs	r1, #6
 8048252:	2005      	movs	r0, #5
 8048254:	f7ff fa2c 	bl	80476b0 <HandleRadioRxErrorTimeout>
        if( events.Events.RxTimeout == 1 )
 8048258:	07ed      	lsls	r5, r5, #31
 804825a:	d503      	bpl.n	8048264 <LoRaMacProcess+0x19c>
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 804825c:	2104      	movs	r1, #4
 804825e:	2003      	movs	r0, #3
 8048260:	f7ff fa26 	bl	80476b0 <HandleRadioRxErrorTimeout>
    LoRaMacClassBProcess( );
 8048264:	f000 fba6 	bl	80489b4 <LoRaMacClassBProcess>
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8048268:	f894 2485 	ldrb.w	r2, [r4, #1157]	; 0x485
 804826c:	0690      	lsls	r0, r2, #26
 804826e:	d56a      	bpl.n	8048346 <LoRaMacProcess+0x27e>
    MacCtx.AllowRequests = requestState;
 8048270:	2300      	movs	r3, #0
 8048272:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8048276:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 804827a:	0619      	lsls	r1, r3, #24
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804827c:	bf44      	itt	mi
 804827e:	f023 0382 	bicmi.w	r3, r3, #130	; 0x82
 8048282:	f8c4 3344 	strmi.w	r3, [r4, #836]	; 0x344
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
}

static uint8_t IsRequestPending( void )
{
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8048286:	f012 0f05 	tst.w	r2, #5
 804828a:	f000 82d1 	beq.w	8048830 <LoRaMacProcess+0x768>
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804828e:	200b      	movs	r0, #11
 8048290:	f000 fcd0 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 8048294:	2800      	cmp	r0, #0
 8048296:	f000 82cb 	beq.w	8048830 <LoRaMacProcess+0x768>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 804829a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 804829e:	07df      	lsls	r7, r3, #31
 80482a0:	f100 82c6 	bmi.w	8048830 <LoRaMacProcess+0x768>
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80482a4:	075e      	lsls	r6, r3, #29
 80482a6:	f140 82c3 	bpl.w	8048830 <LoRaMacProcess+0x768>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80482aa:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 80482ae:	f023 0302 	bic.w	r3, r3, #2
 80482b2:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacState == LORAMAC_IDLE )
 80482b6:	f8d4 2344 	ldr.w	r2, [r4, #836]	; 0x344
 80482ba:	bb82      	cbnz	r2, 804831e <LoRaMacProcess+0x256>
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80482bc:	f894 5485 	ldrb.w	r5, [r4, #1157]	; 0x485
 80482c0:	f015 0101 	ands.w	r1, r5, #1
            MacCtx.MacFlags.Bits.McpsReq = 0;
 80482c4:	bf1e      	ittt	ne
 80482c6:	462b      	movne	r3, r5
 80482c8:	f362 0300 	bfine	r3, r2, #0, #1
 80482cc:	f884 3485 	strbne.w	r3, [r4, #1157]	; 0x485
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80482d0:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80482d4:	075e      	lsls	r6, r3, #29
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 80482d6:	bf44      	itt	mi
 80482d8:	f36f 0382 	bfcmi	r3, #2, #1
 80482dc:	f884 3485 	strbmi.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 80482e0:	2301      	movs	r3, #1
 80482e2:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
        if( reqEvents.Bits.McpsReq == 1 )
 80482e6:	b121      	cbz	r1, 80482f2 <LoRaMacProcess+0x22a>
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 80482e8:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 80482ec:	483a      	ldr	r0, [pc, #232]	; (80483d8 <LoRaMacProcess+0x310>)
 80482ee:	681b      	ldr	r3, [r3, #0]
 80482f0:	4798      	blx	r3
        if( reqEvents.Bits.MlmeReq == 1 )
 80482f2:	076d      	lsls	r5, r5, #29
 80482f4:	d50b      	bpl.n	804830e <LoRaMacProcess+0x246>
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 80482f6:	4839      	ldr	r0, [pc, #228]	; (80483dc <LoRaMacProcess+0x314>)
 80482f8:	f000 fcb4 	bl	8048c64 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80482fc:	f000 fcde 	bl	8048cbc <LoRaMacConfirmQueueGetCnt>
 8048300:	b128      	cbz	r0, 804830e <LoRaMacProcess+0x246>
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8048302:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048306:	f043 0304 	orr.w	r3, r3, #4
 804830a:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        LoRaMacClassBResumeBeaconing( );
 804830e:	f000 fb46 	bl	804899e <LoRaMacClassBResumeBeaconing>
        MacCtx.MacFlags.Bits.MacDone = 0;
 8048312:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048316:	f36f 1345 	bfc	r3, #5, #1
 804831a:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacState == LORAMAC_IDLE )
 804831e:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8048322:	b96b      	cbnz	r3, 8048340 <LoRaMacProcess+0x278>
        bool isStickyMacCommandPending = false;
 8048324:	a820      	add	r0, sp, #128	; 0x80
 8048326:	f800 3d30 	strb.w	r3, [r0, #-48]!
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 804832a:	f000 fbf5 	bl	8048b18 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 804832e:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8048332:	b12b      	cbz	r3, 8048340 <LoRaMacProcess+0x278>
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8048334:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048338:	f043 0310 	orr.w	r3, r3, #16
 804833c:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    MacCtx.AllowRequests = requestState;
 8048340:	2301      	movs	r3, #1
 8048342:	f884 3486 	strb.w	r3, [r4, #1158]	; 0x486
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8048346:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804834a:	0718      	lsls	r0, r3, #28
 804834c:	d508      	bpl.n	8048360 <LoRaMacProcess+0x298>
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 804834e:	f36f 03c3 	bfc	r3, #3, #1
 8048352:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8048356:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804835a:	4821      	ldr	r0, [pc, #132]	; (80483e0 <LoRaMacProcess+0x318>)
 804835c:	68db      	ldr	r3, [r3, #12]
 804835e:	4798      	blx	r3
    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8048360:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048364:	06d9      	lsls	r1, r3, #27
 8048366:	d510      	bpl.n	804838a <LoRaMacProcess+0x2c2>
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8048368:	2306      	movs	r3, #6
 804836a:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804836e:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048372:	2500      	movs	r5, #0
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8048374:	68db      	ldr	r3, [r3, #12]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048376:	f88d 5051 	strb.w	r5, [sp, #81]	; 0x51
        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 804837a:	a814      	add	r0, sp, #80	; 0x50
 804837c:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 804837e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048382:	f365 1304 	bfi	r3, r5, #4, #1
 8048386:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804838a:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 804838e:	079a      	lsls	r2, r3, #30
 8048390:	d508      	bpl.n	80483a4 <LoRaMacProcess+0x2dc>
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8048392:	f36f 0341 	bfc	r3, #1, #1
 8048396:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 804839a:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 804839e:	4811      	ldr	r0, [pc, #68]	; (80483e4 <LoRaMacProcess+0x31c>)
 80483a0:	685b      	ldr	r3, [r3, #4]
 80483a2:	4798      	blx	r3
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80483a4:	f894 3484 	ldrb.w	r3, [r4, #1156]	; 0x484
 80483a8:	2b02      	cmp	r3, #2
 80483aa:	d101      	bne.n	80483b0 <LoRaMacProcess+0x2e8>
        OpenContinuousRxCWindow( );
 80483ac:	f7ff f9dc 	bl	8047768 <OpenContinuousRxCWindow>
}
 80483b0:	b021      	add	sp, #132	; 0x84
 80483b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        txDone.Joined  = true;
 80483b6:	2201      	movs	r2, #1
 80483b8:	e6d7      	b.n	804816a <LoRaMacProcess+0xa2>
 80483ba:	bf00      	nop
 80483bc:	20008890 	.word	0x20008890
 80483c0:	0804e1d8 	.word	0x0804e1d8
 80483c4:	20008c14 	.word	0x20008c14
 80483c8:	20008c2c 	.word	0x20008c2c
 80483cc:	20008c8c 	.word	0x20008c8c
 80483d0:	2000bd14 	.word	0x2000bd14
 80483d4:	2000bd18 	.word	0x2000bd18
 80483d8:	20008cd0 	.word	0x20008cd0
 80483dc:	20008ce4 	.word	0x20008ce4
 80483e0:	20008cf8 	.word	0x20008cf8
 80483e4:	20008cb0 	.word	0x20008cb0
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80483e8:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80483ec:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80483f0:	2b01      	cmp	r3, #1
 80483f2:	d10c      	bne.n	804840e <LoRaMacProcess+0x346>
        if( LoRaMacClassBIsPingExpected( ) == true )
 80483f4:	f000 facc 	bl	8048990 <LoRaMacClassBIsPingExpected>
 80483f8:	4682      	mov	sl, r0
 80483fa:	b1c8      	cbz	r0, 8048430 <LoRaMacProcess+0x368>
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80483fc:	4658      	mov	r0, fp
 80483fe:	f000 fabe 	bl	804897e <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8048402:	4658      	mov	r0, fp
 8048404:	f000 fabe 	bl	8048984 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 8048408:	2304      	movs	r3, #4
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 804840a:	f884 3431 	strb.w	r3, [r4, #1073]	; 0x431
    macHdr.Value = payload[pktHeaderLen++];
 804840e:	f899 a000 	ldrb.w	sl, [r9]
    switch( macHdr.Bits.MType )
 8048412:	ea4f 135a 	mov.w	r3, sl, lsr #5
 8048416:	3b01      	subs	r3, #1
 8048418:	2b06      	cmp	r3, #6
 804841a:	f200 81f9 	bhi.w	8048810 <LoRaMacProcess+0x748>
 804841e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8048422:	0013      	.short	0x0013
 8048424:	009401f7 	.word	0x009401f7
 8048428:	009101f7 	.word	0x009101f7
 804842c:	01e201f7 	.word	0x01e201f7
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8048430:	f000 fab0 	bl	8048994 <LoRaMacClassBIsMulticastExpected>
 8048434:	2800      	cmp	r0, #0
 8048436:	d0ea      	beq.n	804840e <LoRaMacProcess+0x346>
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8048438:	4650      	mov	r0, sl
 804843a:	f000 faa1 	bl	8048980 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 804843e:	4650      	mov	r0, sl
 8048440:	f000 faa1 	bl	8048986 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8048444:	2305      	movs	r3, #5
 8048446:	e7e0      	b.n	804840a <LoRaMacProcess+0x342>
            macMsgJoinAccept.BufSize = size;
 8048448:	fa5f f888 	uxtb.w	r8, r8
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804844c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            macMsgJoinAccept.BufSize = size;
 8048450:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8048454:	f893 61d4 	ldrb.w	r6, [r3, #468]	; 0x1d4
            macMsgJoinAccept.Buffer = payload;
 8048458:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 804845c:	b11e      	cbz	r6, 8048466 <LoRaMacProcess+0x39e>
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 804845e:	2301      	movs	r3, #1
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8048460:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 8048464:	e10e      	b.n	8048684 <LoRaMacProcess+0x5bc>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 8048466:	f7ff f891 	bl	804758c <SecureElementGetJoinEui>
 804846a:	aa0a      	add	r2, sp, #40	; 0x28
 804846c:	4601      	mov	r1, r0
 804846e:	20ff      	movs	r0, #255	; 0xff
 8048470:	f000 ff08 	bl	8049284 <LoRaMacCryptoHandleJoinAccept>
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 8048474:	2800      	cmp	r0, #0
 8048476:	d15d      	bne.n	8048534 <LoRaMacProcess+0x46c>
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8048478:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 804847c:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8048480:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 8048484:	0412      	lsls	r2, r2, #16
 8048486:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 804848a:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 804848e:	430a      	orrs	r2, r1
 8048490:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 8048492:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8048494:	64da      	str	r2, [r3, #76]	; 0x4c
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 8048496:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 804849a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 804849e:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80484a2:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 80484a6:	f3c2 0203 	ubfx	r2, r2, #0, #4
 80484aa:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80484ae:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 80484b2:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 80484b6:	b3da      	cbz	r2, 8048530 <LoRaMacProcess+0x468>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 80484b8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 80484bc:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
 80484c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80484c4:	434a      	muls	r2, r1
 80484c6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80484ca:	2600      	movs	r6, #0
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80484cc:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
                applyCFList.Size = size - 17;
 80484d0:	f1a8 0811 	sub.w	r8, r8, #17
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 80484d4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 80484d8:	f883 61d2 	strb.w	r6, [r3, #466]	; 0x1d2
                applyCFList.Size = size - 17;
 80484dc:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80484e0:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 80484e4:	7818      	ldrb	r0, [r3, #0]
                applyCFList.Payload = macMsgJoinAccept.CFList;
 80484e6:	9208      	str	r2, [sp, #32]
                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 80484e8:	a908      	add	r1, sp, #32
 80484ea:	f001 f8ea 	bl	80496c2 <RegionApplyCFList>
                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 80484ee:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80484f2:	2202      	movs	r2, #2
 80484f4:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80484f8:	4630      	mov	r0, r6
 80484fa:	f000 fb9b 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 80484fe:	b118      	cbz	r0, 8048508 <LoRaMacProcess+0x440>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 8048500:	4631      	mov	r1, r6
 8048502:	4630      	mov	r0, r6
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 8048504:	f000 fb4a 	bl	8048b9c <LoRaMacConfirmQueueSetStatus>
    if( MacCtx.NodeAckRequested == true )
 8048508:	f894 3418 	ldrb.w	r3, [r4, #1048]	; 0x418
 804850c:	2b00      	cmp	r3, #0
 804850e:	f000 8185 	beq.w	804881c <LoRaMacProcess+0x754>
        if( MacCtx.McpsConfirm.AckReceived == true )
 8048512:	f894 3444 	ldrb.w	r3, [r4, #1092]	; 0x444
 8048516:	b113      	cbz	r3, 804851e <LoRaMacProcess+0x456>
            OnAckTimeoutTimerEvent( NULL );
 8048518:	2000      	movs	r0, #0
 804851a:	f7ff f88b 	bl	8047634 <OnAckTimeoutTimerEvent>
    MacCtx.MacFlags.Bits.MacDone = 1;
 804851e:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048522:	f043 0320 	orr.w	r3, r3, #32
 8048526:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
    UpdateRxSlotIdleState( );
 804852a:	f7ff f833 	bl	8047594 <UpdateRxSlotIdleState>
 804852e:	e66f      	b.n	8048210 <LoRaMacProcess+0x148>
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8048530:	2201      	movs	r2, #1
 8048532:	e7c1      	b.n	80484b8 <LoRaMacProcess+0x3f0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8048534:	4630      	mov	r0, r6
 8048536:	f000 fb7d 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 804853a:	2800      	cmp	r0, #0
 804853c:	d0e4      	beq.n	8048508 <LoRaMacProcess+0x440>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 804853e:	4631      	mov	r1, r6
 8048540:	2007      	movs	r0, #7
 8048542:	e7df      	b.n	8048504 <LoRaMacProcess+0x43c>
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8048544:	2301      	movs	r3, #1
 8048546:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 804854a:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 804854e:	f893 212d 	ldrb.w	r2, [r3, #301]	; 0x12d
 8048552:	f88d 2016 	strb.w	r2, [sp, #22]
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 8048556:	f894 2424 	ldrb.w	r2, [r4, #1060]	; 0x424
 804855a:	f88d 2015 	strb.w	r2, [sp, #21]
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 804855e:	220d      	movs	r2, #13
 8048560:	f88d 2014 	strb.w	r2, [sp, #20]
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 8048564:	f893 213f 	ldrb.w	r2, [r3, #319]	; 0x13f
 8048568:	b112      	cbz	r2, 8048570 <LoRaMacProcess+0x4a8>
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 804856a:	220e      	movs	r2, #14
 804856c:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048570:	7818      	ldrb	r0, [r3, #0]
 8048572:	a905      	add	r1, sp, #20
 8048574:	f001 f88f 	bl	8049696 <RegionGetPhyParam>
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 8048578:	f1a8 030d 	sub.w	r3, r8, #13
 804857c:	b21b      	sxth	r3, r3
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804857e:	9006      	str	r0, [sp, #24]
            if( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORA_MAC_FRMPAYLOAD_OVERHEAD ) ) > ( int16_t )phyParam.Value )
 8048580:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8048584:	b200      	sxth	r0, r0
 8048586:	4283      	cmp	r3, r0
 8048588:	f73f af69 	bgt.w	804845e <LoRaMacProcess+0x396>
            macMsgData.FRMPayload = MacCtx.RxPayload;
 804858c:	4ba7      	ldr	r3, [pc, #668]	; (804882c <LoRaMacProcess+0x764>)
 804858e:	931d      	str	r3, [sp, #116]	; 0x74
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8048590:	f10d 0b50 	add.w	fp, sp, #80	; 0x50
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8048594:	23ff      	movs	r3, #255	; 0xff
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8048596:	4658      	mov	r0, fp
            macMsgData.Buffer = payload;
 8048598:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
            macMsgData.BufSize = size;
 804859c:	f88d 8054 	strb.w	r8, [sp, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 80485a0:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 80485a4:	f000 ff7c 	bl	80494a0 <LoRaMacParserData>
 80485a8:	2800      	cmp	r0, #0
 80485aa:	f47f af58 	bne.w	804845e <LoRaMacProcess+0x396>
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 80485ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80485b0:	f8c4 3438 	str.w	r3, [r4, #1080]	; 0x438
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 80485b4:	a908      	add	r1, sp, #32
 80485b6:	4658      	mov	r0, fp
 80485b8:	f7ff fd64 	bl	8048084 <DetermineFrameType>
 80485bc:	2800      	cmp	r0, #0
 80485be:	f47f af4e 	bne.w	804845e <LoRaMacProcess+0x396>
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80485c2:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 80485c6:	9916      	ldr	r1, [sp, #88]	; 0x58
            downLinkCounter = 0;
 80485c8:	9007      	str	r0, [sp, #28]
 80485ca:	461a      	mov	r2, r3
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80485cc:	4681      	mov	r9, r0
 80485ce:	6d50      	ldr	r0, [r2, #84]	; 0x54
 80485d0:	9003      	str	r0, [sp, #12]
 80485d2:	4288      	cmp	r0, r1
 80485d4:	d114      	bne.n	8048600 <LoRaMacProcess+0x538>
 80485d6:	f892 0051 	ldrb.w	r0, [r2, #81]	; 0x51
 80485da:	b188      	cbz	r0, 8048600 <LoRaMacProcess+0x538>
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 80485dc:	2028      	movs	r0, #40	; 0x28
 80485de:	fb00 3009 	mla	r0, r0, r9, r3
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80485e2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 80485e4:	f890 9052 	ldrb.w	r9, [r0, #82]	; 0x52
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 80485e8:	6812      	ldr	r2, [r2, #0]
 80485ea:	9207      	str	r2, [sp, #28]
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 80485ec:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 80485f0:	2a02      	cmp	r2, #2
 80485f2:	d102      	bne.n	80485fa <LoRaMacProcess+0x532>
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 80485f4:	2203      	movs	r2, #3
 80485f6:	f884 2431 	strb.w	r2, [r4, #1073]	; 0x431
                    multicast = 1;
 80485fa:	f04f 0801 	mov.w	r8, #1
 80485fe:	e009      	b.n	8048614 <LoRaMacProcess+0x54c>
 8048600:	f109 0901 	add.w	r9, r9, #1
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8048604:	f1b9 0f04 	cmp.w	r9, #4
 8048608:	f102 0228 	add.w	r2, r2, #40	; 0x28
 804860c:	d1df      	bne.n	80485ce <LoRaMacProcess+0x506>
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 804860e:	9603      	str	r6, [sp, #12]
            multicast = 0;
 8048610:	f04f 0800 	mov.w	r8, #0
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 8048614:	2215      	movs	r2, #21
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048616:	a905      	add	r1, sp, #20
 8048618:	7818      	ldrb	r0, [r3, #0]
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 804861a:	f88d 2014 	strb.w	r2, [sp, #20]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 804861e:	f001 f83a 	bl	8049696 <RegionGetPhyParam>
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8048622:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048626:	9006      	str	r0, [sp, #24]
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 8048628:	f89d 3020 	ldrb.w	r3, [sp, #32]
 804862c:	f892 21d2 	ldrb.w	r2, [r2, #466]	; 0x1d2
 8048630:	b281      	uxth	r1, r0
    switch( addrID )
 8048632:	f1b9 0f04 	cmp.w	r9, #4
 8048636:	d840      	bhi.n	80486ba <LoRaMacProcess+0x5f2>
 8048638:	e8df f009 	tbb	[pc, r9]
 804863c:	312f3303 	.word	0x312f3303
 8048640:	27          	.byte	0x27
 8048641:	00          	.byte	0x00
            *fCntID = MC_FCNT_DOWN_0;
 8048642:	2604      	movs	r6, #4
    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 8048644:	ab07      	add	r3, sp, #28
 8048646:	f8bd 205e 	ldrh.w	r2, [sp, #94]	; 0x5e
 804864a:	4630      	mov	r0, r6
 804864c:	f000 fc98 	bl	8048f80 <LoRaMacCryptoGetFCntDown>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8048650:	b3a8      	cbz	r0, 80486be <LoRaMacProcess+0x5f6>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8048652:	2807      	cmp	r0, #7
 8048654:	d12b      	bne.n	80486ae <LoRaMacProcess+0x5e6>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8048656:	2308      	movs	r3, #8
 8048658:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 804865c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048660:	f893 21d2 	ldrb.w	r2, [r3, #466]	; 0x1d2
 8048664:	b95a      	cbnz	r2, 804867e <LoRaMacProcess+0x5b6>
 8048666:	f00a 02e0 	and.w	r2, sl, #224	; 0xe0
 804866a:	2aa0      	cmp	r2, #160	; 0xa0
 804866c:	d107      	bne.n	804867e <LoRaMacProcess+0x5b6>
 804866e:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 8048672:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8048674:	4291      	cmp	r1, r2
 8048676:	d102      	bne.n	804867e <LoRaMacProcess+0x5b6>
                        MacCtx.NvmCtx->SrvAckRequested = true;
 8048678:	2201      	movs	r2, #1
 804867a:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 804867e:	9b07      	ldr	r3, [sp, #28]
 8048680:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
                PrepareRxDoneAbort( );
 8048684:	f7fe fffa 	bl	804767c <PrepareRxDoneAbort>
 8048688:	e5c2      	b.n	8048210 <LoRaMacProcess+0x148>
            if( lrWanVersion.Fields.Minor == 1 )
 804868a:	2a01      	cmp	r2, #1
 804868c:	d10b      	bne.n	80486a6 <LoRaMacProcess+0x5de>
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 804868e:	b163      	cbz	r3, 80486aa <LoRaMacProcess+0x5e2>
                    *fCntID = A_FCNT_DOWN;
 8048690:	2b03      	cmp	r3, #3
 8048692:	bf14      	ite	ne
 8048694:	2601      	movne	r6, #1
 8048696:	2602      	moveq	r6, #2
 8048698:	e7d4      	b.n	8048644 <LoRaMacProcess+0x57c>
            *fCntID = MC_FCNT_DOWN_2;
 804869a:	2606      	movs	r6, #6
 804869c:	e7d2      	b.n	8048644 <LoRaMacProcess+0x57c>
            *fCntID = MC_FCNT_DOWN_3;
 804869e:	2607      	movs	r6, #7
 80486a0:	e7d0      	b.n	8048644 <LoRaMacProcess+0x57c>
            *fCntID = MC_FCNT_DOWN_1;
 80486a2:	2605      	movs	r6, #5
 80486a4:	e7ce      	b.n	8048644 <LoRaMacProcess+0x57c>
                *fCntID = FCNT_DOWN;
 80486a6:	2603      	movs	r6, #3
 80486a8:	e7cc      	b.n	8048644 <LoRaMacProcess+0x57c>
                    *fCntID = A_FCNT_DOWN;
 80486aa:	2602      	movs	r6, #2
 80486ac:	e7ca      	b.n	8048644 <LoRaMacProcess+0x57c>
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 80486ae:	2808      	cmp	r0, #8
 80486b0:	d103      	bne.n	80486ba <LoRaMacProcess+0x5f2>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 80486b2:	230a      	movs	r3, #10
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80486b4:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
 80486b8:	e7e1      	b.n	804867e <LoRaMacProcess+0x5b6>
 80486ba:	2301      	movs	r3, #1
 80486bc:	e7fa      	b.n	80486b4 <LoRaMacProcess+0x5ec>
            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 80486be:	f8cd b000 	str.w	fp, [sp]
 80486c2:	9b07      	ldr	r3, [sp, #28]
 80486c4:	9903      	ldr	r1, [sp, #12]
 80486c6:	4632      	mov	r2, r6
 80486c8:	4648      	mov	r0, r9
 80486ca:	f000 fd27 	bl	804911c <LoRaMacCryptoUnsecureMessage>
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80486ce:	b120      	cbz	r0, 80486da <LoRaMacProcess+0x612>
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 80486d0:	2802      	cmp	r0, #2
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 80486d2:	bf0c      	ite	eq
 80486d4:	230b      	moveq	r3, #11
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 80486d6:	230c      	movne	r3, #12
 80486d8:	e6c2      	b.n	8048460 <LoRaMacProcess+0x398>
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80486da:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80486de:	f894 1431 	ldrb.w	r1, [r4, #1073]	; 0x431
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80486e2:	f884 0421 	strb.w	r0, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80486e6:	f3c3 1200 	ubfx	r2, r3, #4, #1
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 80486ea:	2901      	cmp	r1, #1
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80486ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80486f0:	f884 3432 	strb.w	r3, [r4, #1074]	; 0x432
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 80486f4:	f884 3444 	strb.w	r3, [r4, #1092]	; 0x444
                MacCtx.NvmCtx->AdrAckCounter = 0;
 80486f8:	bf98      	it	ls
 80486fa:	f8d4 3488 	ldrls.w	r3, [r4, #1160]	; 0x488
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80486fe:	f884 2425 	strb.w	r2, [r4, #1061]	; 0x425
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8048702:	9a07      	ldr	r2, [sp, #28]
            MacCtx.McpsIndication.Multicast = multicast;
 8048704:	f884 8422 	strb.w	r8, [r4, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 8048708:	f8c4 0428 	str.w	r0, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 804870c:	f884 042c 	strb.w	r0, [r4, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8048710:	f8c4 2434 	str.w	r2, [r4, #1076]	; 0x434
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048714:	f884 0441 	strb.w	r0, [r4, #1089]	; 0x441
                MacCtx.NvmCtx->AdrAckCounter = 0;
 8048718:	bf98      	it	ls
 804871a:	f8c3 00f4 	strls.w	r0, [r3, #244]	; 0xf4
            if( multicast == 1 )
 804871e:	f1b8 0f00 	cmp.w	r8, #0
 8048722:	d016      	beq.n	8048752 <LoRaMacProcess+0x68a>
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8048724:	2302      	movs	r3, #2
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8048726:	2901      	cmp	r1, #1
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8048728:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 804872c:	f894 2440 	ldrb.w	r2, [r4, #1088]	; 0x440
 8048730:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8048734:	d805      	bhi.n	8048742 <LoRaMacProcess+0x67a>
        if( request == MCPS_CONFIRMED )
 8048736:	2a01      	cmp	r2, #1
 8048738:	d101      	bne.n	804873e <LoRaMacProcess+0x676>
            if( fCtrl.Bits.Ack == 1 )
 804873a:	069b      	lsls	r3, r3, #26
 804873c:	d501      	bpl.n	8048742 <LoRaMacProcess+0x67a>
                LoRaMacCommandsRemoveStickyAnsCmds( );
 804873e:	f000 f9c5 	bl	8048acc <LoRaMacCommandsRemoveStickyAnsCmds>
            switch( fType )
 8048742:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8048746:	2b03      	cmp	r3, #3
 8048748:	d847      	bhi.n	80487da <LoRaMacProcess+0x712>
 804874a:	e8df f003 	tbb	[pc, r3]
 804874e:	2e17      	.short	0x2e17
 8048750:	1f41      	.short	0x1f41
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8048752:	f00a 03e0 	and.w	r3, sl, #224	; 0xe0
 8048756:	2ba0      	cmp	r3, #160	; 0xa0
 8048758:	f8d4 2488 	ldr.w	r2, [r4, #1160]	; 0x488
 804875c:	d10a      	bne.n	8048774 <LoRaMacProcess+0x6ac>
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 804875e:	f892 01d2 	ldrb.w	r0, [r2, #466]	; 0x1d2
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8048762:	2301      	movs	r3, #1
 8048764:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 8048768:	2800      	cmp	r0, #0
 804876a:	d1dc      	bne.n	8048726 <LoRaMacProcess+0x65e>
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 804876c:	981f      	ldr	r0, [sp, #124]	; 0x7c
 804876e:	f8c2 01d8 	str.w	r0, [r2, #472]	; 0x1d8
 8048772:	e7d8      	b.n	8048726 <LoRaMacProcess+0x65e>
                    MacCtx.NvmCtx->SrvAckRequested = false;
 8048774:	2300      	movs	r3, #0
 8048776:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 804877a:	e7d4      	b.n	8048726 <LoRaMacProcess+0x65e>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 804877c:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 8048780:	463a      	mov	r2, r7
 8048782:	f001 010f 	and.w	r1, r1, #15
 8048786:	a818      	add	r0, sp, #96	; 0x60
 8048788:	f7ff f80e 	bl	80477a8 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 804878c:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 8048790:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8048794:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8048796:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 804879a:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 804879e:	f884 342c 	strb.w	r3, [r4, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 80487a2:	2301      	movs	r3, #1
 80487a4:	f884 342d 	strb.w	r3, [r4, #1069]	; 0x42d
 80487a8:	e00b      	b.n	80487c2 <LoRaMacProcess+0x6fa>
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 80487aa:	f89d 105c 	ldrb.w	r1, [sp, #92]	; 0x5c
 80487ae:	463a      	mov	r2, r7
 80487b0:	f001 010f 	and.w	r1, r1, #15
 80487b4:	a818      	add	r0, sp, #96	; 0x60
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 80487b6:	f7fe fff7 	bl	80477a8 <ProcessMacCommands.isra.1.constprop.7>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80487ba:	f89d 3070 	ldrb.w	r3, [sp, #112]	; 0x70
 80487be:	f884 3423 	strb.w	r3, [r4, #1059]	; 0x423
            MacCtx.MacFlags.Bits.McpsInd = 1;
 80487c2:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 80487c6:	f043 0302 	orr.w	r3, r3, #2
 80487ca:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
 80487ce:	e69b      	b.n	8048508 <LoRaMacProcess+0x440>
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 80487d0:	463a      	mov	r2, r7
 80487d2:	f89d 1078 	ldrb.w	r1, [sp, #120]	; 0x78
 80487d6:	981d      	ldr	r0, [sp, #116]	; 0x74
 80487d8:	e7ed      	b.n	80487b6 <LoRaMacProcess+0x6ee>
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80487da:	2301      	movs	r3, #1
 80487dc:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 80487e0:	f7fe ff4c 	bl	804767c <PrepareRxDoneAbort>
 80487e4:	e7ed      	b.n	80487c2 <LoRaMacProcess+0x6fa>
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 80487e6:	4e11      	ldr	r6, [pc, #68]	; (804882c <LoRaMacProcess+0x764>)
 80487e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80487ec:	fa1f f288 	uxth.w	r2, r8
 80487f0:	f109 0101 	add.w	r1, r9, #1
 80487f4:	4630      	mov	r0, r6
 80487f6:	f002 f990 	bl	804ab1a <memcpy1>
            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 80487fa:	2303      	movs	r3, #3
 80487fc:	f884 3420 	strb.w	r3, [r4, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8048800:	2300      	movs	r3, #0
 8048802:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8048806:	f8c4 6428 	str.w	r6, [r4, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 804880a:	f884 842c 	strb.w	r8, [r4, #1068]	; 0x42c
 804880e:	e7d8      	b.n	80487c2 <LoRaMacProcess+0x6fa>
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8048810:	2301      	movs	r3, #1
 8048812:	f884 3421 	strb.w	r3, [r4, #1057]	; 0x421
            PrepareRxDoneAbort( );
 8048816:	f7fe ff31 	bl	804767c <PrepareRxDoneAbort>
 804881a:	e675      	b.n	8048508 <LoRaMacProcess+0x440>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 804881c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
 8048820:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8048824:	2b02      	cmp	r3, #2
 8048826:	f47f ae7a 	bne.w	804851e <LoRaMacProcess+0x456>
 804882a:	e675      	b.n	8048518 <LoRaMacProcess+0x450>
 804882c:	20008acc 	.word	0x20008acc
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8048830:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
 8048834:	075d      	lsls	r5, r3, #29
 8048836:	d50f      	bpl.n	8048858 <LoRaMacProcess+0x790>
        if( ( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true ) )
 8048838:	2000      	movs	r0, #0
 804883a:	f000 f9fb 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 804883e:	b390      	cbz	r0, 80488a6 <LoRaMacProcess+0x7de>
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8048840:	2000      	movs	r0, #0
 8048842:	f000 f9c5 	bl	8048bd0 <LoRaMacConfirmQueueGetStatus>
 8048846:	b908      	cbnz	r0, 804884c <LoRaMacProcess+0x784>
                MacCtx.ChannelsNbTransCounter = 0;
 8048848:	f884 0414 	strb.w	r0, [r4, #1044]	; 0x414
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 804884c:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8048850:	f023 0302 	bic.w	r3, r3, #2
 8048854:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8048858:	f894 1485 	ldrb.w	r1, [r4, #1157]	; 0x485
 804885c:	07c8      	lsls	r0, r1, #31
 804885e:	f57f ad2a 	bpl.w	80482b6 <LoRaMacProcess+0x1ee>
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8048862:	f894 3440 	ldrb.w	r3, [r4, #1088]	; 0x440
 8048866:	b10b      	cbz	r3, 804886c <LoRaMacProcess+0x7a4>
 8048868:	2b03      	cmp	r3, #3
 804886a:	d127      	bne.n	80488bc <LoRaMacProcess+0x7f4>
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 804886c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
    if( MacCtx.ChannelsNbTransCounter >=
 8048870:	f894 0414 	ldrb.w	r0, [r4, #1044]	; 0x414
 8048874:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 8048878:	4290      	cmp	r0, r2
 804887a:	d208      	bcs.n	804888e <LoRaMacProcess+0x7c6>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 804887c:	078a      	lsls	r2, r1, #30
 804887e:	d552      	bpl.n	8048926 <LoRaMacProcess+0x85e>
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8048880:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8048884:	b11b      	cbz	r3, 804888e <LoRaMacProcess+0x7c6>
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 8048886:	f894 3431 	ldrb.w	r3, [r4, #1073]	; 0x431
 804888a:	2b00      	cmp	r3, #0
 804888c:	d14b      	bne.n	8048926 <LoRaMacProcess+0x85e>
            TimerStop( &MacCtx.TxDelayedTimer );
 804888e:	4839      	ldr	r0, [pc, #228]	; (8048974 <LoRaMacProcess+0x8ac>)
 8048890:	f002 f85a 	bl	804a948 <TimerStop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8048894:	f8d4 3344 	ldr.w	r3, [r4, #836]	; 0x344
 8048898:	f023 0320 	bic.w	r3, r3, #32
 804889c:	f8c4 3344 	str.w	r3, [r4, #836]	; 0x344
            StopRetransmission( );
 80488a0:	f7fe fe86 	bl	80475b0 <StopRetransmission>
 80488a4:	e507      	b.n	80482b6 <LoRaMacProcess+0x1ee>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80488a6:	2004      	movs	r0, #4
 80488a8:	f000 f9c4 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
 80488ac:	2800      	cmp	r0, #0
 80488ae:	d1cd      	bne.n	804884c <LoRaMacProcess+0x784>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 80488b0:	2005      	movs	r0, #5
 80488b2:	f000 f9bf 	bl	8048c34 <LoRaMacConfirmQueueIsCmdActive>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80488b6:	2800      	cmp	r0, #0
 80488b8:	d1c8      	bne.n	804884c <LoRaMacProcess+0x784>
 80488ba:	e7cd      	b.n	8048858 <LoRaMacProcess+0x790>
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 80488bc:	2b01      	cmp	r3, #1
 80488be:	d132      	bne.n	8048926 <LoRaMacProcess+0x85e>
            if( MacCtx.AckTimeoutRetry == true )
 80488c0:	f894 2417 	ldrb.w	r2, [r4, #1047]	; 0x417
 80488c4:	2a00      	cmp	r2, #0
 80488c6:	f43f acf6 	beq.w	80482b6 <LoRaMacProcess+0x1ee>
    if( MacCtx.AckTimeoutRetriesCounter >=
 80488ca:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
        MacCtx.AckTimeoutRetries )
 80488ce:	f894 5415 	ldrb.w	r5, [r4, #1045]	; 0x415
    if( MacCtx.AckTimeoutRetriesCounter >=
 80488d2:	42ab      	cmp	r3, r5
 80488d4:	d204      	bcs.n	80488e0 <LoRaMacProcess+0x818>
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80488d6:	f011 0202 	ands.w	r2, r1, #2
        if( MacCtx.McpsConfirm.AckReceived == true )
 80488da:	bf18      	it	ne
 80488dc:	f894 2444 	ldrbne.w	r2, [r4, #1092]	; 0x444
                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 80488e0:	f8d4 0488 	ldr.w	r0, [r4, #1160]	; 0x488
 80488e4:	f890 11d2 	ldrb.w	r1, [r0, #466]	; 0x1d2
 80488e8:	2900      	cmp	r1, #0
 80488ea:	d13f      	bne.n	804896c <LoRaMacProcess+0x8a4>
                    if( stopRetransmission == false )
 80488ec:	bb3a      	cbnz	r2, 804893e <LoRaMacProcess+0x876>
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 80488ee:	42ab      	cmp	r3, r5
 80488f0:	d219      	bcs.n	8048926 <LoRaMacProcess+0x85e>
        MacCtx.AckTimeoutRetriesCounter++;
 80488f2:	3301      	adds	r3, #1
 80488f4:	b2db      	uxtb	r3, r3
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80488f6:	07df      	lsls	r7, r3, #31
        MacCtx.AckTimeoutRetriesCounter++;
 80488f8:	f884 3416 	strb.w	r3, [r4, #1046]	; 0x416
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80488fc:	d513      	bpl.n	8048926 <LoRaMacProcess+0x85e>
            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80488fe:	2322      	movs	r3, #34	; 0x22
 8048900:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8048904:	f890 312c 	ldrb.w	r3, [r0, #300]	; 0x12c
 8048908:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 804890c:	f890 30f9 	ldrb.w	r3, [r0, #249]	; 0xf9
 8048910:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048914:	a90a      	add	r1, sp, #40	; 0x28
 8048916:	7800      	ldrb	r0, [r0, #0]
 8048918:	f000 febd 	bl	8049696 <RegionGetPhyParam>
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 804891c:	f8d4 3488 	ldr.w	r3, [r4, #1160]	; 0x488
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8048920:	9014      	str	r0, [sp, #80]	; 0x50
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 8048922:	f883 00f9 	strb.w	r0, [r3, #249]	; 0xf9
            MacCtx.MacFlags.Bits.MacDone = 0;
 8048926:	f894 3485 	ldrb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 804892a:	2000      	movs	r0, #0
            MacCtx.MacFlags.Bits.MacDone = 0;
 804892c:	f36f 1345 	bfc	r3, #5, #1
 8048930:	f884 3485 	strb.w	r3, [r4, #1157]	; 0x485
            MacCtx.AckTimeoutRetry = false;
 8048934:	f884 0417 	strb.w	r0, [r4, #1047]	; 0x417
            OnTxDelayedTimerEvent( NULL );
 8048938:	f7ff fb7c 	bl	8048034 <OnTxDelayedTimerEvent>
 804893c:	e4bb      	b.n	80482b6 <LoRaMacProcess+0x1ee>
    if( MacCtx.McpsConfirm.AckReceived == false )
 804893e:	f894 5444 	ldrb.w	r5, [r4, #1092]	; 0x444
 8048942:	b975      	cbnz	r5, 8048962 <LoRaMacProcess+0x89a>
        params.Type = INIT_TYPE_RESTORE_DEFAULT_CHANNELS;
 8048944:	2301      	movs	r3, #1
 8048946:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
        params.NvmCtx = Contexts.RegionNvmCtx;
 804894a:	4b0b      	ldr	r3, [pc, #44]	; (8048978 <LoRaMacProcess+0x8b0>)
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 804894c:	7800      	ldrb	r0, [r0, #0]
        params.NvmCtx = Contexts.RegionNvmCtx;
 804894e:	689b      	ldr	r3, [r3, #8]
 8048950:	a920      	add	r1, sp, #128	; 0x80
 8048952:	f841 3d30 	str.w	r3, [r1, #-48]!
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8048956:	f000 feae 	bl	80496b6 <RegionInitDefaults>
        MacCtx.NodeAckRequested = false;
 804895a:	f884 5418 	strb.w	r5, [r4, #1048]	; 0x418
        MacCtx.McpsConfirm.AckReceived = false;
 804895e:	f884 5444 	strb.w	r5, [r4, #1092]	; 0x444
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8048962:	f894 3416 	ldrb.w	r3, [r4, #1046]	; 0x416
 8048966:	f884 3445 	strb.w	r3, [r4, #1093]	; 0x445
 804896a:	e790      	b.n	804888e <LoRaMacProcess+0x7c6>
        if( stopRetransmission == true )
 804896c:	2a00      	cmp	r2, #0
 804896e:	d0da      	beq.n	8048926 <LoRaMacProcess+0x85e>
 8048970:	e78d      	b.n	804888e <LoRaMacProcess+0x7c6>
 8048972:	bf00      	nop
 8048974:	20008bfc 	.word	0x20008bfc
 8048978:	2000bd28 	.word	0x2000bd28

0804897c <LoRaMacClassBSetBeaconState>:
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804897c:	4770      	bx	lr

0804897e <LoRaMacClassBSetPingSlotState>:
 804897e:	4770      	bx	lr

08048980 <LoRaMacClassBSetMulticastSlotState>:
 8048980:	4770      	bx	lr

08048982 <LoRaMacClassBBeaconTimerEvent>:
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8048982:	4770      	bx	lr

08048984 <LoRaMacClassBPingSlotTimerEvent>:
 8048984:	4770      	bx	lr

08048986 <LoRaMacClassBMulticastSlotTimerEvent>:
 8048986:	4770      	bx	lr

08048988 <LoRaMacClassBRxBeacon>:
    }
    return beaconProcessed;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 8048988:	2000      	movs	r0, #0
 804898a:	4770      	bx	lr

0804898c <LoRaMacClassBIsBeaconExpected>:
 804898c:	2000      	movs	r0, #0
 804898e:	4770      	bx	lr

08048990 <LoRaMacClassBIsPingExpected>:
 8048990:	2000      	movs	r0, #0
 8048992:	4770      	bx	lr

08048994 <LoRaMacClassBIsMulticastExpected>:
 8048994:	2000      	movs	r0, #0
 8048996:	4770      	bx	lr

08048998 <LoRaMacClassBIsBeaconModeActive>:
 8048998:	2000      	movs	r0, #0
 804899a:	4770      	bx	lr

0804899c <LoRaMacClassBHaltBeaconing>:

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 804899c:	4770      	bx	lr

0804899e <LoRaMacClassBResumeBeaconing>:
 804899e:	4770      	bx	lr

080489a0 <LoRaMacClassBPingSlotInfoAns>:
 80489a0:	4770      	bx	lr

080489a2 <LoRaMacClassBPingSlotChannelReq>:

    return status;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 80489a2:	2000      	movs	r0, #0
 80489a4:	4770      	bx	lr

080489a6 <LoRaMacClassBBeaconTimingAns>:

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80489a6:	4770      	bx	lr

080489a8 <LoRaMacClassBDeviceTimeAns>:
 80489a8:	4770      	bx	lr

080489aa <LoRaMacClassBBeaconFreqReq>:
    }
    return false;
#else
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}
 80489aa:	2000      	movs	r0, #0
 80489ac:	4770      	bx	lr

080489ae <LoRaMacClassBIsUplinkCollision>:
    }
    return 0;
#else
    return 0;
#endif // LORAMAC_CLASSB_ENABLED
}
 80489ae:	2000      	movs	r0, #0
 80489b0:	4770      	bx	lr

080489b2 <LoRaMacClassBStopRxSlots>:
 80489b2:	4770      	bx	lr

080489b4 <LoRaMacClassBProcess>:
 80489b4:	4770      	bx	lr
	...

080489b8 <NvmCtxCallback>:
/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
    if( CommandsNvmCtxChanged != NULL )
 80489b8:	4b02      	ldr	r3, [pc, #8]	; (80489c4 <NvmCtxCallback+0xc>)
 80489ba:	681b      	ldr	r3, [r3, #0]
 80489bc:	b103      	cbz	r3, 80489c0 <NvmCtxCallback+0x8>
    {
        CommandsNvmCtxChanged( );
 80489be:	4718      	bx	r3
    }
}
 80489c0:	4770      	bx	lr
 80489c2:	bf00      	nop
 80489c4:	20008ef8 	.word	0x20008ef8

080489c8 <LoRaMacCommandsAddCmd>:
    *commandsNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
}

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 80489c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80489cc:	4680      	mov	r8, r0
 80489ce:	4617      	mov	r7, r2
    if( payload == 0 )
 80489d0:	2900      	cmp	r1, #0
 80489d2:	d03f      	beq.n	8048a54 <LoRaMacCommandsAddCmd+0x8c>
 80489d4:	4824      	ldr	r0, [pc, #144]	; (8048a68 <LoRaMacCommandsAddCmd+0xa0>)
 80489d6:	2300      	movs	r3, #0
 80489d8:	461a      	mov	r2, r3
 80489da:	1e46      	subs	r6, r0, #1
 80489dc:	f100 0c0f 	add.w	ip, r0, #15
 80489e0:	18c5      	adds	r5, r0, r3
 80489e2:	18f4      	adds	r4, r6, r3
 80489e4:	eb0c 0e03 	add.w	lr, ip, r3
        if( mem[size] != 0x00 )
 80489e8:	f814 9f01 	ldrb.w	r9, [r4, #1]!
 80489ec:	f1b9 0f00 	cmp.w	r9, #0
 80489f0:	d132      	bne.n	8048a58 <LoRaMacCommandsAddCmd+0x90>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80489f2:	4574      	cmp	r4, lr
 80489f4:	d1f8      	bne.n	80489e8 <LoRaMacCommandsAddCmd+0x20>
    if( list->First == 0 )
 80489f6:	4c1d      	ldr	r4, [pc, #116]	; (8048a6c <LoRaMacCommandsAddCmd+0xa4>)
 80489f8:	6860      	ldr	r0, [r4, #4]
 80489fa:	b900      	cbnz	r0, 80489fe <LoRaMacCommandsAddCmd+0x36>
        list->First = element;
 80489fc:	6065      	str	r5, [r4, #4]
    if( list->Last )
 80489fe:	68a0      	ldr	r0, [r4, #8]
 8048a00:	b100      	cbz	r0, 8048a04 <LoRaMacCommandsAddCmd+0x3c>
        list->Last->Next = element;
 8048a02:	6005      	str	r5, [r0, #0]
    element->Next = 0;
 8048a04:	eb04 1002 	add.w	r0, r4, r2, lsl #4
    list->Last = element;
 8048a08:	60a5      	str	r5, [r4, #8]
    element->Next = 0;
 8048a0a:	2600      	movs	r6, #0
        return LORAMAC_COMMANDS_ERROR;
    }

    // Set Values
    newCmd->CID = cid;
    newCmd->PayloadSize = payloadSize;
 8048a0c:	1c55      	adds	r5, r2, #1
    element->Next = 0;
 8048a0e:	60c6      	str	r6, [r0, #12]
    newCmd->CID = cid;
 8048a10:	f880 8010 	strb.w	r8, [r0, #16]
    newCmd->PayloadSize = payloadSize;
 8048a14:	eb04 1205 	add.w	r2, r4, r5, lsl #4
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8048a18:	4815      	ldr	r0, [pc, #84]	; (8048a70 <LoRaMacCommandsAddCmd+0xa8>)
    newCmd->PayloadSize = payloadSize;
 8048a1a:	6057      	str	r7, [r2, #4]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8048a1c:	4418      	add	r0, r3
 8048a1e:	b2ba      	uxth	r2, r7
 8048a20:	f002 f87b 	bl	804ab1a <memcpy1>
 8048a24:	f1b8 0f0a 	cmp.w	r8, #10
 8048a28:	d806      	bhi.n	8048a38 <LoRaMacCommandsAddCmd+0x70>
 8048a2a:	2301      	movs	r3, #1
 8048a2c:	fa03 f808 	lsl.w	r8, r3, r8
 8048a30:	f418 6fa4 	tst.w	r8, #1312	; 0x520
 8048a34:	bf18      	it	ne
 8048a36:	461e      	movne	r6, r3
    newCmd->IsSticky = IsSticky( cid );
 8048a38:	eb04 1205 	add.w	r2, r4, r5, lsl #4
 8048a3c:	7216      	strb	r6, [r2, #8]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8048a3e:	f8d4 20fc 	ldr.w	r2, [r4, #252]	; 0xfc
 8048a42:	3201      	adds	r2, #1
 8048a44:	443a      	add	r2, r7
 8048a46:	f8c4 20fc 	str.w	r2, [r4, #252]	; 0xfc

    NvmCtxCallback( );
 8048a4a:	f7ff ffb5 	bl	80489b8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8048a4e:	2000      	movs	r0, #0
}
 8048a50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048a54:	2001      	movs	r0, #1
 8048a56:	e7fb      	b.n	8048a50 <LoRaMacCommandsAddCmd+0x88>
 8048a58:	3201      	adds	r2, #1
        if( itr == NUM_OF_MAC_COMMANDS )
 8048a5a:	2a0f      	cmp	r2, #15
 8048a5c:	f103 0310 	add.w	r3, r3, #16
 8048a60:	d1be      	bne.n	80489e0 <LoRaMacCommandsAddCmd+0x18>
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8048a62:	2002      	movs	r0, #2
 8048a64:	e7f4      	b.n	8048a50 <LoRaMacCommandsAddCmd+0x88>
 8048a66:	bf00      	nop
 8048a68:	20008f04 	.word	0x20008f04
 8048a6c:	20008ef8 	.word	0x20008ef8
 8048a70:	20008f09 	.word	0x20008f09

08048a74 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8048a74:	b510      	push	{r4, lr}
    if( macCmd == NULL )
 8048a76:	b320      	cbz	r0, 8048ac2 <LoRaMacCommandsRemoveCmd+0x4e>
    curElement = list->First;
 8048a78:	4a13      	ldr	r2, [pc, #76]	; (8048ac8 <LoRaMacCommandsRemoveCmd+0x54>)
 8048a7a:	6853      	ldr	r3, [r2, #4]
    if( element != curElement )
 8048a7c:	4298      	cmp	r0, r3
 8048a7e:	d104      	bne.n	8048a8a <LoRaMacCommandsRemoveCmd+0x16>
        list->First = element->Next;
 8048a80:	6803      	ldr	r3, [r0, #0]
 8048a82:	6053      	str	r3, [r2, #4]
        curElement = NULL;
 8048a84:	2300      	movs	r3, #0
 8048a86:	e004      	b.n	8048a92 <LoRaMacCommandsRemoveCmd+0x1e>
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8048a88:	460b      	mov	r3, r1
 8048a8a:	b113      	cbz	r3, 8048a92 <LoRaMacCommandsRemoveCmd+0x1e>
 8048a8c:	6819      	ldr	r1, [r3, #0]
 8048a8e:	4288      	cmp	r0, r1
 8048a90:	d1fa      	bne.n	8048a88 <LoRaMacCommandsRemoveCmd+0x14>
    if( list->Last == element )
 8048a92:	6891      	ldr	r1, [r2, #8]
 8048a94:	4288      	cmp	r0, r1
        list->Last = PrevElement;
 8048a96:	bf08      	it	eq
 8048a98:	6093      	streq	r3, [r2, #8]
    if( PrevElement != NULL )
 8048a9a:	b10b      	cbz	r3, 8048aa0 <LoRaMacCommandsRemoveCmd+0x2c>
        PrevElement->Next = element->Next;
 8048a9c:	6801      	ldr	r1, [r0, #0]
 8048a9e:	6019      	str	r1, [r3, #0]
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8048aa0:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
 8048aa4:	6881      	ldr	r1, [r0, #8]
 8048aa6:	3b01      	subs	r3, #1
 8048aa8:	1a5b      	subs	r3, r3, r1
    element->Next = NULL;
 8048aaa:	2400      	movs	r4, #0
 8048aac:	6004      	str	r4, [r0, #0]
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8048aae:	4621      	mov	r1, r4
    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8048ab0:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8048ab4:	2210      	movs	r2, #16
 8048ab6:	f002 f844 	bl	804ab42 <memset1>
    if( FreeMacCommandSlot( macCmd ) == false )
    {
        return LORAMAC_COMMANDS_ERROR;
    }

    NvmCtxCallback( );
 8048aba:	f7ff ff7d 	bl	80489b8 <NvmCtxCallback>
 8048abe:	4620      	mov	r0, r4

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048ac0:	bd10      	pop	{r4, pc}
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048ac2:	2001      	movs	r0, #1
 8048ac4:	e7fc      	b.n	8048ac0 <LoRaMacCommandsRemoveCmd+0x4c>
 8048ac6:	bf00      	nop
 8048ac8:	20008ef8 	.word	0x20008ef8

08048acc <LoRaMacCommandsRemoveStickyAnsCmds>:
{
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8048acc:	4b0b      	ldr	r3, [pc, #44]	; (8048afc <LoRaMacCommandsRemoveStickyAnsCmds+0x30>)
{
 8048ace:	b570      	push	{r4, r5, r6, lr}
    curElement = NvmCtx.MacCommandList.First;
 8048ad0:	685c      	ldr	r4, [r3, #4]
 8048ad2:	2501      	movs	r5, #1

    // Loop through all elements
    while( curElement != NULL )
 8048ad4:	b91c      	cbnz	r4, 8048ade <LoRaMacCommandsRemoveStickyAnsCmds+0x12>
            LoRaMacCommandsRemoveCmd( curElement );
        }
        curElement = nexElement;
    }

    NvmCtxCallback( );
 8048ad6:	f7ff ff6f 	bl	80489b8 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048ada:	4620      	mov	r0, r4
 8048adc:	bd70      	pop	{r4, r5, r6, pc}
        if( IsSticky( curElement->CID ) == true )
 8048ade:	7923      	ldrb	r3, [r4, #4]
        nexElement = curElement->Next;
 8048ae0:	6826      	ldr	r6, [r4, #0]
 8048ae2:	2b0a      	cmp	r3, #10
 8048ae4:	d807      	bhi.n	8048af6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
 8048ae6:	fa05 f303 	lsl.w	r3, r5, r3
 8048aea:	f413 6fa4 	tst.w	r3, #1312	; 0x520
 8048aee:	d002      	beq.n	8048af6 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
            LoRaMacCommandsRemoveCmd( curElement );
 8048af0:	4620      	mov	r0, r4
 8048af2:	f7ff ffbf 	bl	8048a74 <LoRaMacCommandsRemoveCmd>
{
 8048af6:	4634      	mov	r4, r6
 8048af8:	e7ec      	b.n	8048ad4 <LoRaMacCommandsRemoveStickyAnsCmds+0x8>
 8048afa:	bf00      	nop
 8048afc:	20008ef8 	.word	0x20008ef8

08048b00 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
    if( size == NULL )
 8048b00:	b128      	cbz	r0, 8048b0e <LoRaMacCommandsGetSizeSerializedCmds+0xe>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    *size = NvmCtx.SerializedCmdsSize;
 8048b02:	4b04      	ldr	r3, [pc, #16]	; (8048b14 <LoRaMacCommandsGetSizeSerializedCmds+0x14>)
 8048b04:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8048b08:	6003      	str	r3, [r0, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8048b0a:	2000      	movs	r0, #0
 8048b0c:	4770      	bx	lr
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048b0e:	2001      	movs	r0, #1
}
 8048b10:	4770      	bx	lr
 8048b12:	bf00      	nop
 8048b14:	20008ef8 	.word	0x20008ef8

08048b18 <LoRaMacCommandsStickyCmdsPending>:
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
    if( cmdsPending == NULL )
 8048b18:	b160      	cbz	r0, 8048b34 <LoRaMacCommandsStickyCmdsPending+0x1c>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8048b1a:	4b07      	ldr	r3, [pc, #28]	; (8048b38 <LoRaMacCommandsStickyCmdsPending+0x20>)

    *cmdsPending = false;
 8048b1c:	2200      	movs	r2, #0
    curElement = NvmCtx.MacCommandList.First;
 8048b1e:	685b      	ldr	r3, [r3, #4]
    *cmdsPending = false;
 8048b20:	7002      	strb	r2, [r0, #0]

    // Loop through all elements
    while( curElement != NULL )
 8048b22:	b11b      	cbz	r3, 8048b2c <LoRaMacCommandsStickyCmdsPending+0x14>
    {
        if( curElement->IsSticky == true )
 8048b24:	7b1a      	ldrb	r2, [r3, #12]
 8048b26:	b11a      	cbz	r2, 8048b30 <LoRaMacCommandsStickyCmdsPending+0x18>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8048b28:	2301      	movs	r3, #1
 8048b2a:	7003      	strb	r3, [r0, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8048b2c:	2000      	movs	r0, #0
 8048b2e:	4770      	bx	lr
        }
        curElement = curElement->Next;
 8048b30:	681b      	ldr	r3, [r3, #0]
 8048b32:	e7f6      	b.n	8048b22 <LoRaMacCommandsStickyCmdsPending+0xa>
        return LORAMAC_COMMANDS_ERROR_NPE;
 8048b34:	2001      	movs	r0, #1
    }

    return LORAMAC_COMMANDS_SUCCESS;
}
 8048b36:	4770      	bx	lr
 8048b38:	20008ef8 	.word	0x20008ef8

08048b3c <LoRaMacConfirmQueueAdd>:
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
    return &ConfirmQueueNvmCtx;
}

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8048b3c:	b510      	push	{r4, lr}
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8048b3e:	490d      	ldr	r1, [pc, #52]	; (8048b74 <LoRaMacConfirmQueueAdd+0x38>)
 8048b40:	690b      	ldr	r3, [r1, #16]
 8048b42:	7d1a      	ldrb	r2, [r3, #20]
 8048b44:	2a04      	cmp	r2, #4
 8048b46:	d813      	bhi.n	8048b70 <LoRaMacConfirmQueueAdd+0x34>
        // Protect the buffer against overwrites
        return false;
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8048b48:	688a      	ldr	r2, [r1, #8]
 8048b4a:	7804      	ldrb	r4, [r0, #0]
 8048b4c:	7014      	strb	r4, [r2, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8048b4e:	7844      	ldrb	r4, [r0, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8048b50:	78c0      	ldrb	r0, [r0, #3]
 8048b52:	70d0      	strb	r0, [r2, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8048b54:	2000      	movs	r0, #0
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8048b56:	7054      	strb	r4, [r2, #1]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8048b58:	7090      	strb	r0, [r2, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8048b5a:	7d18      	ldrb	r0, [r3, #20]
 8048b5c:	3001      	adds	r0, #1
 8048b5e:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048b60:	f103 0010 	add.w	r0, r3, #16
 8048b64:	4282      	cmp	r2, r0
        bufferPointer++;
 8048b66:	bf18      	it	ne
 8048b68:	1d13      	addne	r3, r2, #4
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8048b6a:	608b      	str	r3, [r1, #8]

    return true;
 8048b6c:	2001      	movs	r0, #1
}
 8048b6e:	bd10      	pop	{r4, pc}
        return false;
 8048b70:	2000      	movs	r0, #0
 8048b72:	e7fc      	b.n	8048b6e <LoRaMacConfirmQueueAdd+0x32>
 8048b74:	20008ff8 	.word	0x20008ff8

08048b78 <LoRaMacConfirmQueueRemoveFirst>:
    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt == 0 )
 8048b78:	4a07      	ldr	r2, [pc, #28]	; (8048b98 <LoRaMacConfirmQueueRemoveFirst+0x20>)
 8048b7a:	6913      	ldr	r3, [r2, #16]
 8048b7c:	7d18      	ldrb	r0, [r3, #20]
 8048b7e:	b148      	cbz	r0, 8048b94 <LoRaMacConfirmQueueRemoveFirst+0x1c>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8048b80:	6851      	ldr	r1, [r2, #4]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8048b82:	3801      	subs	r0, #1
 8048b84:	7518      	strb	r0, [r3, #20]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048b86:	f103 0010 	add.w	r0, r3, #16
 8048b8a:	4281      	cmp	r1, r0
        bufferPointer++;
 8048b8c:	bf18      	it	ne
 8048b8e:	1d0b      	addne	r3, r1, #4
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8048b90:	6053      	str	r3, [r2, #4]

    return true;
 8048b92:	2001      	movs	r0, #1
}
 8048b94:	4770      	bx	lr
 8048b96:	bf00      	nop
 8048b98:	20008ff8 	.word	0x20008ff8

08048b9c <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8048b9c:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048b9e:	4c0b      	ldr	r4, [pc, #44]	; (8048bcc <LoRaMacConfirmQueueSetStatus+0x30>)
 8048ba0:	6922      	ldr	r2, [r4, #16]
 8048ba2:	7d13      	ldrb	r3, [r2, #20]
 8048ba4:	b12b      	cbz	r3, 8048bb2 <LoRaMacConfirmQueueSetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8048ba6:	e9d4 3401 	ldrd	r3, r4, [r4, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048baa:	f102 0510 	add.w	r5, r2, #16
    while( element != bufferEnd )
 8048bae:	429c      	cmp	r4, r3
 8048bb0:	d100      	bne.n	8048bb4 <LoRaMacConfirmQueueSetStatus+0x18>
        {
            element->Status = status;
            element->ReadyToHandle = true;
        }
    }
}
 8048bb2:	bd70      	pop	{r4, r5, r6, pc}
        if( element->Request == request )
 8048bb4:	781e      	ldrb	r6, [r3, #0]
 8048bb6:	428e      	cmp	r6, r1
 8048bb8:	d004      	beq.n	8048bc4 <LoRaMacConfirmQueueSetStatus+0x28>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048bba:	42ab      	cmp	r3, r5
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048bbc:	bf0c      	ite	eq
 8048bbe:	4613      	moveq	r3, r2
        bufferPointer++;
 8048bc0:	3304      	addne	r3, #4
 8048bc2:	e7f4      	b.n	8048bae <LoRaMacConfirmQueueSetStatus+0x12>
            element->ReadyToHandle = true;
 8048bc4:	2201      	movs	r2, #1
            element->Status = status;
 8048bc6:	7058      	strb	r0, [r3, #1]
            element->ReadyToHandle = true;
 8048bc8:	709a      	strb	r2, [r3, #2]
 8048bca:	e7f2      	b.n	8048bb2 <LoRaMacConfirmQueueSetStatus+0x16>
 8048bcc:	20008ff8 	.word	0x20008ff8

08048bd0 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8048bd0:	b530      	push	{r4, r5, lr}
    MlmeConfirmQueue_t* element = NULL;

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048bd2:	490b      	ldr	r1, [pc, #44]	; (8048c00 <LoRaMacConfirmQueueGetStatus+0x30>)
 8048bd4:	690a      	ldr	r2, [r1, #16]
 8048bd6:	7d13      	ldrb	r3, [r2, #20]
 8048bd8:	b12b      	cbz	r3, 8048be6 <LoRaMacConfirmQueueGetStatus+0x16>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8048bda:	e9d1 3101 	ldrd	r3, r1, [r1, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048bde:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 8048be2:	4299      	cmp	r1, r3
 8048be4:	d101      	bne.n	8048bea <LoRaMacConfirmQueueGetStatus+0x1a>
        if( element != NULL )
        {
            return element->Status;
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8048be6:	2001      	movs	r0, #1
}
 8048be8:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 8048bea:	781d      	ldrb	r5, [r3, #0]
 8048bec:	4285      	cmp	r5, r0
 8048bee:	d004      	beq.n	8048bfa <LoRaMacConfirmQueueGetStatus+0x2a>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048bf0:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048bf2:	bf0c      	ite	eq
 8048bf4:	4613      	moveq	r3, r2
        bufferPointer++;
 8048bf6:	3304      	addne	r3, #4
 8048bf8:	e7f3      	b.n	8048be2 <LoRaMacConfirmQueueGetStatus+0x12>
            return element->Status;
 8048bfa:	7858      	ldrb	r0, [r3, #1]
 8048bfc:	e7f4      	b.n	8048be8 <LoRaMacConfirmQueueGetStatus+0x18>
 8048bfe:	bf00      	nop
 8048c00:	20008ff8 	.word	0x20008ff8

08048c04 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8048c04:	b570      	push	{r4, r5, r6, lr}
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8048c06:	490a      	ldr	r1, [pc, #40]	; (8048c30 <LoRaMacConfirmQueueSetStatusCmn+0x2c>)

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8048c08:	690a      	ldr	r2, [r1, #16]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8048c0a:	684b      	ldr	r3, [r1, #4]

    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048c0c:	7d14      	ldrb	r4, [r2, #20]
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8048c0e:	7550      	strb	r0, [r2, #21]
    if( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt > 0 )
 8048c10:	b16c      	cbz	r4, 8048c2e <LoRaMacConfirmQueueSetStatusCmn+0x2a>
            if( element->RestrictCommonReadyToHandle == false )
            {
                element->ReadyToHandle = true;
            }
            element = IncreaseBufferPointer( element );
        }while( element != ConfirmQueueCtx.BufferEnd );
 8048c12:	6889      	ldr	r1, [r1, #8]
                element->ReadyToHandle = true;
 8048c14:	2501      	movs	r5, #1
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c16:	f102 0410 	add.w	r4, r2, #16
            if( element->RestrictCommonReadyToHandle == false )
 8048c1a:	78de      	ldrb	r6, [r3, #3]
            element->Status = status;
 8048c1c:	7058      	strb	r0, [r3, #1]
            if( element->RestrictCommonReadyToHandle == false )
 8048c1e:	b906      	cbnz	r6, 8048c22 <LoRaMacConfirmQueueSetStatusCmn+0x1e>
                element->ReadyToHandle = true;
 8048c20:	709d      	strb	r5, [r3, #2]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c22:	42a3      	cmp	r3, r4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048c24:	bf0c      	ite	eq
 8048c26:	4613      	moveq	r3, r2
        bufferPointer++;
 8048c28:	3304      	addne	r3, #4
        }while( element != ConfirmQueueCtx.BufferEnd );
 8048c2a:	4299      	cmp	r1, r3
 8048c2c:	d1f5      	bne.n	8048c1a <LoRaMacConfirmQueueSetStatusCmn+0x16>
    }
}
 8048c2e:	bd70      	pop	{r4, r5, r6, pc}
 8048c30:	20008ff8 	.word	0x20008ff8

08048c34 <LoRaMacConfirmQueueIsCmdActive>:
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8048c34:	4a0a      	ldr	r2, [pc, #40]	; (8048c60 <LoRaMacConfirmQueueIsCmdActive+0x2c>)
 8048c36:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c3a:	6912      	ldr	r2, [r2, #16]
{
 8048c3c:	b530      	push	{r4, r5, lr}
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c3e:	f102 0410 	add.w	r4, r2, #16
    while( element != bufferEnd )
 8048c42:	4299      	cmp	r1, r3
 8048c44:	d101      	bne.n	8048c4a <LoRaMacConfirmQueueIsCmdActive+0x16>
    {
        return true;
    }
    return false;
 8048c46:	2000      	movs	r0, #0
}
 8048c48:	bd30      	pop	{r4, r5, pc}
        if( element->Request == request )
 8048c4a:	781d      	ldrb	r5, [r3, #0]
 8048c4c:	4285      	cmp	r5, r0
 8048c4e:	d004      	beq.n	8048c5a <LoRaMacConfirmQueueIsCmdActive+0x26>
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8048c50:	42a3      	cmp	r3, r4
        bufferPointer++;
 8048c52:	bf14      	ite	ne
 8048c54:	3304      	addne	r3, #4
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8048c56:	4613      	moveq	r3, r2
 8048c58:	e7f3      	b.n	8048c42 <LoRaMacConfirmQueueIsCmdActive+0xe>
        return true;
 8048c5a:	2001      	movs	r0, #1
 8048c5c:	e7f4      	b.n	8048c48 <LoRaMacConfirmQueueIsCmdActive+0x14>
 8048c5e:	bf00      	nop
 8048c60:	20008ff8 	.word	0x20008ff8

08048c64 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8048c64:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8048c68:	4c13      	ldr	r4, [pc, #76]	; (8048cb8 <LoRaMacConfirmQueueHandleCb+0x54>)
 8048c6a:	6923      	ldr	r3, [r4, #16]
 8048c6c:	f893 8014 	ldrb.w	r8, [r3, #20]
{
 8048c70:	4606      	mov	r6, r0
    bool readyToHandle = false;
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8048c72:	2500      	movs	r5, #0
 8048c74:	b2eb      	uxtb	r3, r5
 8048c76:	4598      	cmp	r8, r3
 8048c78:	d802      	bhi.n	8048c80 <LoRaMacConfirmQueueHandleCb+0x1c>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
        }
    }
}
 8048c7a:	b002      	add	sp, #8
 8048c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048c80:	6863      	ldr	r3, [r4, #4]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8048c82:	789f      	ldrb	r7, [r3, #2]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048c84:	7819      	ldrb	r1, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8048c86:	785a      	ldrb	r2, [r3, #1]
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8048c88:	7031      	strb	r1, [r6, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8048c8a:	7072      	strb	r2, [r6, #1]
        if( readyToHandle == true )
 8048c8c:	b15f      	cbz	r7, 8048ca6 <LoRaMacConfirmQueueHandleCb+0x42>
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8048c8e:	6823      	ldr	r3, [r4, #0]
 8048c90:	4630      	mov	r0, r6
 8048c92:	689b      	ldr	r3, [r3, #8]
 8048c94:	4798      	blx	r3
        LoRaMacConfirmQueueRemoveFirst( );
 8048c96:	f7ff ff6f 	bl	8048b78 <LoRaMacConfirmQueueRemoveFirst>
        if( readyToHandle == false )
 8048c9a:	b917      	cbnz	r7, 8048ca2 <LoRaMacConfirmQueueHandleCb+0x3e>
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8048c9c:	a801      	add	r0, sp, #4
 8048c9e:	f7ff ff4d 	bl	8048b3c <LoRaMacConfirmQueueAdd>
 8048ca2:	3501      	adds	r5, #1
 8048ca4:	e7e6      	b.n	8048c74 <LoRaMacConfirmQueueHandleCb+0x10>
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8048ca6:	78db      	ldrb	r3, [r3, #3]
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8048ca8:	f88d 1004 	strb.w	r1, [sp, #4]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8048cac:	f88d 2005 	strb.w	r2, [sp, #5]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8048cb0:	f88d 3007 	strb.w	r3, [sp, #7]
 8048cb4:	e7ef      	b.n	8048c96 <LoRaMacConfirmQueueHandleCb+0x32>
 8048cb6:	bf00      	nop
 8048cb8:	20008ff8 	.word	0x20008ff8

08048cbc <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8048cbc:	4b01      	ldr	r3, [pc, #4]	; (8048cc4 <LoRaMacConfirmQueueGetCnt+0x8>)
 8048cbe:	691b      	ldr	r3, [r3, #16]
}
 8048cc0:	7d18      	ldrb	r0, [r3, #20]
 8048cc2:	4770      	bx	lr
 8048cc4:	20008ff8 	.word	0x20008ff8

08048cc8 <GetLastFcntDown>:
{
    if( lastDown == NULL )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
    }
    switch( fCntID )
 8048cc8:	3801      	subs	r0, #1
 8048cca:	2806      	cmp	r0, #6
 8048ccc:	d82b      	bhi.n	8048d26 <GetLastFcntDown+0x5e>
 8048cce:	e8df f000 	tbb	[pc, r0]
 8048cd2:	0d04      	.short	0x0d04
 8048cd4:	221e1913 	.word	0x221e1913
 8048cd8:	26          	.byte	0x26
 8048cd9:	00          	.byte	0x00
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8048cda:	4b14      	ldr	r3, [pc, #80]	; (8048d2c <GetLastFcntDown+0x64>)
 8048cdc:	685a      	ldr	r2, [r3, #4]
 8048cde:	4613      	mov	r3, r2
 8048ce0:	f853 0f10 	ldr.w	r0, [r3, #16]!
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
            break;
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048ce4:	6008      	str	r0, [r1, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048ce6:	6313      	str	r3, [r2, #48]	; 0x30
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8048ce8:	2000      	movs	r0, #0
            break;
 8048cea:	4770      	bx	lr
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8048cec:	4b0f      	ldr	r3, [pc, #60]	; (8048d2c <GetLastFcntDown+0x64>)
 8048cee:	685a      	ldr	r2, [r3, #4]
 8048cf0:	4613      	mov	r3, r2
 8048cf2:	f853 0f14 	ldr.w	r0, [r3, #20]!
 8048cf6:	e7f5      	b.n	8048ce4 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 8048cf8:	4b0c      	ldr	r3, [pc, #48]	; (8048d2c <GetLastFcntDown+0x64>)
 8048cfa:	685a      	ldr	r2, [r3, #4]
 8048cfc:	4613      	mov	r3, r2
 8048cfe:	f853 0f18 	ldr.w	r0, [r3, #24]!
 8048d02:	e7ef      	b.n	8048ce4 <GetLastFcntDown+0x1c>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8048d04:	4b09      	ldr	r3, [pc, #36]	; (8048d2c <GetLastFcntDown+0x64>)
 8048d06:	685b      	ldr	r3, [r3, #4]
 8048d08:	69db      	ldr	r3, [r3, #28]
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 8048d0a:	600b      	str	r3, [r1, #0]
 8048d0c:	e7ec      	b.n	8048ce8 <GetLastFcntDown+0x20>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown1;
 8048d0e:	4b07      	ldr	r3, [pc, #28]	; (8048d2c <GetLastFcntDown+0x64>)
 8048d10:	685b      	ldr	r3, [r3, #4]
 8048d12:	6a1b      	ldr	r3, [r3, #32]
 8048d14:	e7f9      	b.n	8048d0a <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown2;
 8048d16:	4b05      	ldr	r3, [pc, #20]	; (8048d2c <GetLastFcntDown+0x64>)
 8048d18:	685b      	ldr	r3, [r3, #4]
 8048d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8048d1c:	e7f5      	b.n	8048d0a <GetLastFcntDown+0x42>
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
 8048d1e:	4b03      	ldr	r3, [pc, #12]	; (8048d2c <GetLastFcntDown+0x64>)
 8048d20:	685b      	ldr	r3, [r3, #4]
 8048d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8048d24:	e7f1      	b.n	8048d0a <GetLastFcntDown+0x42>
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8048d26:	2005      	movs	r0, #5
}
 8048d28:	4770      	bx	lr
 8048d2a:	bf00      	nop
 8048d2c:	20009024 	.word	0x20009024

08048d30 <PayloadEncrypt>:
{
 8048d30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8048d34:	b089      	sub	sp, #36	; 0x24
 8048d36:	460f      	mov	r7, r1
 8048d38:	4690      	mov	r8, r2
 8048d3a:	4699      	mov	r9, r3
 8048d3c:	9d11      	ldr	r5, [sp, #68]	; 0x44
    if( buffer == 0 )
 8048d3e:	4606      	mov	r6, r0
 8048d40:	2800      	cmp	r0, #0
 8048d42:	d058      	beq.n	8048df6 <PayloadEncrypt+0xc6>
    uint8_t sBlock[16] = { 0 };
 8048d44:	2210      	movs	r2, #16
 8048d46:	2100      	movs	r1, #0
 8048d48:	4668      	mov	r0, sp
 8048d4a:	f003 fe36 	bl	804c9ba <memset>
    uint8_t aBlock[16] = { 0 };
 8048d4e:	2210      	movs	r2, #16
 8048d50:	2100      	movs	r1, #0
 8048d52:	eb0d 0002 	add.w	r0, sp, r2
 8048d56:	f003 fe30 	bl	804c9ba <memset>
    aBlock[5] = dir;
 8048d5a:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
 8048d5e:	f88d 3015 	strb.w	r3, [sp, #21]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8048d62:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8048d66:	f88d 3017 	strb.w	r3, [sp, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8048d6a:	ea4f 4319 	mov.w	r3, r9, lsr #16
 8048d6e:	f88d 3018 	strb.w	r3, [sp, #24]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8048d72:	0a2b      	lsrs	r3, r5, #8
    aBlock[0] = 0x01;
 8048d74:	2401      	movs	r4, #1
    aBlock[6] = address & 0xFF;
 8048d76:	f88d 9016 	strb.w	r9, [sp, #22]
    aBlock[10] = frameCounter & 0xFF;
 8048d7a:	f88d 501a 	strb.w	r5, [sp, #26]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8048d7e:	ea4f 6919 	mov.w	r9, r9, lsr #24
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8048d82:	f88d 301b 	strb.w	r3, [sp, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8048d86:	0c2b      	lsrs	r3, r5, #16
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8048d88:	0e2d      	lsrs	r5, r5, #24
 8048d8a:	f88d 501d 	strb.w	r5, [sp, #29]
    aBlock[0] = 0x01;
 8048d8e:	f88d 4010 	strb.w	r4, [sp, #16]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8048d92:	f88d 9019 	strb.w	r9, [sp, #25]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8048d96:	f88d 301c 	strb.w	r3, [sp, #28]
    while( size > 0 )
 8048d9a:	463d      	mov	r5, r7
 8048d9c:	eba7 0905 	sub.w	r9, r7, r5
 8048da0:	2d00      	cmp	r5, #0
 8048da2:	fa5f f989 	uxtb.w	r9, r9
 8048da6:	dc03      	bgt.n	8048db0 <PayloadEncrypt+0x80>
    return LORAMAC_CRYPTO_SUCCESS;
 8048da8:	2000      	movs	r0, #0
}
 8048daa:	b009      	add	sp, #36	; 0x24
 8048dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048db0:	2110      	movs	r1, #16
        aBlock[15] = ctr & 0xFF;
 8048db2:	f88d 401f 	strb.w	r4, [sp, #31]
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048db6:	466b      	mov	r3, sp
        ctr++;
 8048db8:	3401      	adds	r4, #1
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048dba:	4642      	mov	r2, r8
 8048dbc:	eb0d 0001 	add.w	r0, sp, r1
        ctr++;
 8048dc0:	b2a4      	uxth	r4, r4
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8048dc2:	f7fe fb37 	bl	8047434 <SecureElementAesEncrypt>
 8048dc6:	b9c0      	cbnz	r0, 8048dfa <PayloadEncrypt+0xca>
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8048dc8:	2d10      	cmp	r5, #16
 8048dca:	46ac      	mov	ip, r5
 8048dcc:	bfa8      	it	ge
 8048dce:	f04f 0c10 	movge.w	ip, #16
 8048dd2:	b2c3      	uxtb	r3, r0
 8048dd4:	4563      	cmp	r3, ip
 8048dd6:	f100 0001 	add.w	r0, r0, #1
 8048dda:	db02      	blt.n	8048de2 <PayloadEncrypt+0xb2>
 8048ddc:	3d10      	subs	r5, #16
 8048dde:	b22d      	sxth	r5, r5
 8048de0:	e7dc      	b.n	8048d9c <PayloadEncrypt+0x6c>
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8048de2:	aa08      	add	r2, sp, #32
 8048de4:	eb09 0103 	add.w	r1, r9, r3
 8048de8:	4413      	add	r3, r2
 8048dea:	5c72      	ldrb	r2, [r6, r1]
 8048dec:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8048df0:	4053      	eors	r3, r2
 8048df2:	5473      	strb	r3, [r6, r1]
 8048df4:	e7ed      	b.n	8048dd2 <PayloadEncrypt+0xa2>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048df6:	200a      	movs	r0, #10
 8048df8:	e7d7      	b.n	8048daa <PayloadEncrypt+0x7a>
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8048dfa:	200f      	movs	r0, #15
 8048dfc:	e7d5      	b.n	8048daa <PayloadEncrypt+0x7a>
	...

08048e00 <DeriveSessionKey10x>:
{
 8048e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8048e02:	4604      	mov	r4, r0
 8048e04:	b085      	sub	sp, #20
 8048e06:	460f      	mov	r7, r1
 8048e08:	4616      	mov	r6, r2
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 8048e0a:	461d      	mov	r5, r3
 8048e0c:	b34b      	cbz	r3, 8048e62 <DeriveSessionKey10x+0x62>
    uint8_t compBase[16] = { 0 };
 8048e0e:	2210      	movs	r2, #16
 8048e10:	2100      	movs	r1, #0
 8048e12:	4668      	mov	r0, sp
 8048e14:	f003 fdd1 	bl	804c9ba <memset>
    switch( keyID )
 8048e18:	2c08      	cmp	r4, #8
            compBase[0] = 0x01;
 8048e1a:	bf14      	ite	ne
 8048e1c:	2301      	movne	r3, #1
            compBase[0] = 0x02;
 8048e1e:	2302      	moveq	r3, #2
    memcpy1( compBase + 1, joinNonce, 3 );
 8048e20:	2203      	movs	r2, #3
 8048e22:	4639      	mov	r1, r7
 8048e24:	f10d 0001 	add.w	r0, sp, #1
            compBase[0] = 0x02;
 8048e28:	f88d 3000 	strb.w	r3, [sp]
    memcpy1( compBase + 1, joinNonce, 3 );
 8048e2c:	f001 fe75 	bl	804ab1a <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 8048e30:	2203      	movs	r2, #3
 8048e32:	4631      	mov	r1, r6
 8048e34:	a801      	add	r0, sp, #4
 8048e36:	f001 fe70 	bl	804ab1a <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8048e3a:	2202      	movs	r2, #2
 8048e3c:	4629      	mov	r1, r5
 8048e3e:	f10d 0007 	add.w	r0, sp, #7
 8048e42:	f001 fe6a 	bl	804ab1a <memcpy1>
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8048e46:	4b08      	ldr	r3, [pc, #32]	; (8048e68 <DeriveSessionKey10x+0x68>)
 8048e48:	6858      	ldr	r0, [r3, #4]
 8048e4a:	2202      	movs	r2, #2
 8048e4c:	4623      	mov	r3, r4
 8048e4e:	4669      	mov	r1, sp
 8048e50:	6800      	ldr	r0, [r0, #0]
 8048e52:	f7fe fb67 	bl	8047524 <SecureElementDeriveAndStoreKey>
    return LORAMAC_CRYPTO_SUCCESS;
 8048e56:	2800      	cmp	r0, #0
 8048e58:	bf14      	ite	ne
 8048e5a:	200f      	movne	r0, #15
 8048e5c:	2000      	moveq	r0, #0
}
 8048e5e:	b005      	add	sp, #20
 8048e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048e62:	200a      	movs	r0, #10
 8048e64:	e7fb      	b.n	8048e5e <DeriveSessionKey10x+0x5e>
 8048e66:	bf00      	nop
 8048e68:	20009024 	.word	0x20009024

08048e6c <LoRaMacCryptoDeriveMcKEKey.part.2>:
    }

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
 8048e6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
    }
    uint8_t compBase[16] = { 0 };
 8048e6e:	2210      	movs	r2, #16
 8048e70:	2100      	movs	r1, #0
 8048e72:	4668      	mov	r0, sp
 8048e74:	f003 fda1 	bl	804c9ba <memset>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8048e78:	4b07      	ldr	r3, [pc, #28]	; (8048e98 <LoRaMacCryptoDeriveMcKEKey.part.2+0x2c>)
 8048e7a:	6858      	ldr	r0, [r3, #4]
 8048e7c:	2209      	movs	r2, #9
 8048e7e:	237f      	movs	r3, #127	; 0x7f
 8048e80:	4669      	mov	r1, sp
 8048e82:	6800      	ldr	r0, [r0, #0]
 8048e84:	f7fe fb4e 	bl	8047524 <SecureElementDeriveAndStoreKey>
 8048e88:	2800      	cmp	r0, #0
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
    }

    return LORAMAC_CRYPTO_SUCCESS;
}
 8048e8a:	bf14      	ite	ne
 8048e8c:	200f      	movne	r0, #15
 8048e8e:	2000      	moveq	r0, #0
 8048e90:	b005      	add	sp, #20
 8048e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8048e96:	bf00      	nop
 8048e98:	20009024 	.word	0x20009024

08048e9c <VerifyCmacB0.constprop.3>:
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
 8048e9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8048ea0:	b0c5      	sub	sp, #276	; 0x114
 8048ea2:	460c      	mov	r4, r1
 8048ea4:	4617      	mov	r7, r2
 8048ea6:	4699      	mov	r9, r3
 8048ea8:	9e4c      	ldr	r6, [sp, #304]	; 0x130
 8048eaa:	9d4d      	ldr	r5, [sp, #308]	; 0x134
    if( msg == 0 )
 8048eac:	4680      	mov	r8, r0
 8048eae:	2800      	cmp	r0, #0
 8048eb0:	d053      	beq.n	8048f5a <VerifyCmacB0.constprop.3+0xbe>
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8048eb2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8048eb6:	d852      	bhi.n	8048f5e <VerifyCmacB0.constprop.3+0xc2>
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8048eb8:	f44f 7288 	mov.w	r2, #272	; 0x110
 8048ebc:	2100      	movs	r1, #0
 8048ebe:	4668      	mov	r0, sp
 8048ec0:	f001 fe3f 	bl	804ab42 <memset1>
    b0[0] = 0x49;
 8048ec4:	2349      	movs	r3, #73	; 0x49
 8048ec6:	f88d 3000 	strb.w	r3, [sp]
    if( ( isAck == true ) && ( dir == DOWNLINK ) )
 8048eca:	f1b9 0f00 	cmp.w	r9, #0
 8048ece:	d03f      	beq.n	8048f50 <VerifyCmacB0.constprop.3+0xb4>
        confFCnt = ( uint16_t )( CryptoCtx.NvmCtx->FCntList.FCntUp % 65536 );
 8048ed0:	4b24      	ldr	r3, [pc, #144]	; (8048f64 <VerifyCmacB0.constprop.3+0xc8>)
 8048ed2:	685b      	ldr	r3, [r3, #4]
 8048ed4:	68db      	ldr	r3, [r3, #12]
        b0[1] = confFCnt & 0xFF;
 8048ed6:	f88d 3001 	strb.w	r3, [sp, #1]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
 8048eda:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8048ede:	f88d 3002 	strb.w	r3, [sp, #2]
    b0[5] = dir;
 8048ee2:	2201      	movs	r2, #1
 8048ee4:	f88d 2005 	strb.w	r2, [sp, #5]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8048ee8:	0a32      	lsrs	r2, r6, #8
 8048eea:	f88d 2007 	strb.w	r2, [sp, #7]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8048eee:	0c32      	lsrs	r2, r6, #16
 8048ef0:	f88d 2008 	strb.w	r2, [sp, #8]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8048ef4:	0a2a      	lsrs	r2, r5, #8
 8048ef6:	f88d 200b 	strb.w	r2, [sp, #11]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8048efa:	0c2a      	lsrs	r2, r5, #16
    b0[3] = 0x00;
 8048efc:	2300      	movs	r3, #0
    b0[6] = devAddr & 0xFF;
 8048efe:	f88d 6006 	strb.w	r6, [sp, #6]
    b0[10] = fCnt & 0xFF;
 8048f02:	f88d 500a 	strb.w	r5, [sp, #10]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8048f06:	f88d 200c 	strb.w	r2, [sp, #12]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8048f0a:	4641      	mov	r1, r8
 8048f0c:	4622      	mov	r2, r4
 8048f0e:	a804      	add	r0, sp, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8048f10:	0e36      	lsrs	r6, r6, #24
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8048f12:	0e2d      	lsrs	r5, r5, #24
    b0[3] = 0x00;
 8048f14:	f88d 3003 	strb.w	r3, [sp, #3]
    b0[4] = 0x00;
 8048f18:	f88d 3004 	strb.w	r3, [sp, #4]
    b0[14] = 0x00;
 8048f1c:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8048f20:	f88d 6009 	strb.w	r6, [sp, #9]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8048f24:	f88d 500d 	strb.w	r5, [sp, #13]
    b0[15] = msgLen & 0xFF;
 8048f28:	f88d 400f 	strb.w	r4, [sp, #15]
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8048f2c:	f001 fdf5 	bl	804ab1a <memcpy1>
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8048f30:	f104 0110 	add.w	r1, r4, #16
 8048f34:	463b      	mov	r3, r7
 8048f36:	9a4e      	ldr	r2, [sp, #312]	; 0x138
 8048f38:	b289      	uxth	r1, r1
 8048f3a:	4668      	mov	r0, sp
 8048f3c:	f7fe fa62 	bl	8047404 <SecureElementVerifyAesCmac>
    if( retval == SECURE_ELEMENT_SUCCESS )
 8048f40:	b118      	cbz	r0, 8048f4a <VerifyCmacB0.constprop.3+0xae>
    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8048f42:	2801      	cmp	r0, #1
 8048f44:	bf0c      	ite	eq
 8048f46:	2001      	moveq	r0, #1
 8048f48:	200f      	movne	r0, #15
}
 8048f4a:	b045      	add	sp, #276	; 0x114
 8048f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        b0[1] = 0x00;
 8048f50:	f88d 9001 	strb.w	r9, [sp, #1]
        b0[2] = 0x00;
 8048f54:	f88d 9002 	strb.w	r9, [sp, #2]
 8048f58:	e7c3      	b.n	8048ee2 <VerifyCmacB0.constprop.3+0x46>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048f5a:	200a      	movs	r0, #10
 8048f5c:	e7f5      	b.n	8048f4a <VerifyCmacB0.constprop.3+0xae>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8048f5e:	200e      	movs	r0, #14
 8048f60:	e7f3      	b.n	8048f4a <VerifyCmacB0.constprop.3+0xae>
 8048f62:	bf00      	nop
 8048f64:	20009024 	.word	0x20009024

08048f68 <LoRaMacCryptoGetFCntUp>:
    if( currentUp == NULL )
 8048f68:	b130      	cbz	r0, 8048f78 <LoRaMacCryptoGetFCntUp+0x10>
    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8048f6a:	4b04      	ldr	r3, [pc, #16]	; (8048f7c <LoRaMacCryptoGetFCntUp+0x14>)
 8048f6c:	685b      	ldr	r3, [r3, #4]
 8048f6e:	68db      	ldr	r3, [r3, #12]
 8048f70:	3301      	adds	r3, #1
 8048f72:	6003      	str	r3, [r0, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8048f74:	2000      	movs	r0, #0
 8048f76:	4770      	bx	lr
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048f78:	200a      	movs	r0, #10
}
 8048f7a:	4770      	bx	lr
 8048f7c:	20009024 	.word	0x20009024

08048f80 <LoRaMacCryptoGetFCntDown>:
{
 8048f80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8048f82:	4617      	mov	r7, r2
    uint32_t lastDown = 0;
 8048f84:	2200      	movs	r2, #0
{
 8048f86:	460e      	mov	r6, r1
    uint32_t lastDown = 0;
 8048f88:	9201      	str	r2, [sp, #4]
    if( currentDown == NULL )
 8048f8a:	461d      	mov	r5, r3
 8048f8c:	b353      	cbz	r3, 8048fe4 <LoRaMacCryptoGetFCntDown+0x64>
    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8048f8e:	a901      	add	r1, sp, #4
 8048f90:	f7ff fe9a 	bl	8048cc8 <GetLastFcntDown>
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8048f94:	b9e8      	cbnz	r0, 8048fd2 <LoRaMacCryptoGetFCntDown+0x52>
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8048f96:	9c01      	ldr	r4, [sp, #4]
 8048f98:	1c63      	adds	r3, r4, #1
 8048f9a:	d110      	bne.n	8048fbe <LoRaMacCryptoGetFCntDown+0x3e>
         *currentDown = frameFcnt;
 8048f9c:	602f      	str	r7, [r5, #0]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8048f9e:	4b12      	ldr	r3, [pc, #72]	; (8048fe8 <LoRaMacCryptoGetFCntDown+0x68>)
 8048fa0:	685b      	ldr	r3, [r3, #4]
 8048fa2:	789b      	ldrb	r3, [r3, #2]
 8048fa4:	b9ab      	cbnz	r3, 8048fd2 <LoRaMacCryptoGetFCntDown+0x52>
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8048fa6:	682b      	ldr	r3, [r5, #0]
 8048fa8:	b2b6      	uxth	r6, r6
 8048faa:	1b1c      	subs	r4, r3, r4
 8048fac:	eb63 0503 	sbc.w	r5, r3, r3
 8048fb0:	2700      	movs	r7, #0
 8048fb2:	42b4      	cmp	r4, r6
 8048fb4:	eb75 0307 	sbcs.w	r3, r5, r7
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8048fb8:	bfa8      	it	ge
 8048fba:	2008      	movge	r0, #8
 8048fbc:	e009      	b.n	8048fd2 <LoRaMacCryptoGetFCntDown+0x52>
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8048fbe:	b2a3      	uxth	r3, r4
 8048fc0:	1afb      	subs	r3, r7, r3
        if( fCntDiff > 0 )
 8048fc2:	2b00      	cmp	r3, #0
 8048fc4:	dd02      	ble.n	8048fcc <LoRaMacCryptoGetFCntDown+0x4c>
            *currentDown = lastDown + fCntDiff;
 8048fc6:	4423      	add	r3, r4
 8048fc8:	602b      	str	r3, [r5, #0]
 8048fca:	e7e8      	b.n	8048f9e <LoRaMacCryptoGetFCntDown+0x1e>
        else if( fCntDiff == 0 )
 8048fcc:	d103      	bne.n	8048fd6 <LoRaMacCryptoGetFCntDown+0x56>
            *currentDown = lastDown;
 8048fce:	602c      	str	r4, [r5, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8048fd0:	2007      	movs	r0, #7
}
 8048fd2:	b003      	add	sp, #12
 8048fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8048fd6:	0c21      	lsrs	r1, r4, #16
 8048fd8:	0409      	lsls	r1, r1, #16
 8048fda:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8048fde:	4439      	add	r1, r7
 8048fe0:	6029      	str	r1, [r5, #0]
 8048fe2:	e7dc      	b.n	8048f9e <LoRaMacCryptoGetFCntDown+0x1e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8048fe4:	200a      	movs	r0, #10
 8048fe6:	e7f4      	b.n	8048fd2 <LoRaMacCryptoGetFCntDown+0x52>
 8048fe8:	20009024 	.word	0x20009024

08048fec <LoRaMacCryptoPrepareJoinRequest>:
{
 8048fec:	b530      	push	{r4, r5, lr}
    if( macMsg == 0 )
 8048fee:	4604      	mov	r4, r0
{
 8048ff0:	b085      	sub	sp, #20
    if( macMsg == 0 )
 8048ff2:	b320      	cbz	r0, 804903e <LoRaMacCryptoPrepareJoinRequest+0x52>
    uint32_t devNonce = 0;
 8048ff4:	a804      	add	r0, sp, #16
 8048ff6:	2300      	movs	r3, #0
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8048ff8:	4d13      	ldr	r5, [pc, #76]	; (8049048 <LoRaMacCryptoPrepareJoinRequest+0x5c>)
    uint32_t devNonce = 0;
 8048ffa:	f840 3d04 	str.w	r3, [r0, #-4]!
    SecureElementRandomNumber( &devNonce );
 8048ffe:	f7fe fab7 	bl	8047570 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8049002:	686b      	ldr	r3, [r5, #4]
 8049004:	9a03      	ldr	r2, [sp, #12]
 8049006:	809a      	strh	r2, [r3, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8049008:	68ab      	ldr	r3, [r5, #8]
 804900a:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 804900c:	686b      	ldr	r3, [r5, #4]
 804900e:	889b      	ldrh	r3, [r3, #4]
 8049010:	82e3      	strh	r3, [r4, #22]
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8049012:	4620      	mov	r0, r4
 8049014:	f000 fa9f 	bl	8049556 <LoRaMacSerializerJoinRequest>
 8049018:	b110      	cbz	r0, 8049020 <LoRaMacCryptoPrepareJoinRequest+0x34>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 804901a:	2011      	movs	r0, #17
}
 804901c:	b005      	add	sp, #20
 804901e:	bd30      	pop	{r4, r5, pc}
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8049020:	f104 0318 	add.w	r3, r4, #24
 8049024:	9300      	str	r3, [sp, #0]
 8049026:	2213      	movs	r2, #19
 8049028:	2302      	movs	r3, #2
 804902a:	6821      	ldr	r1, [r4, #0]
 804902c:	f7fe f9dc 	bl	80473e8 <SecureElementComputeAesCmac>
 8049030:	b938      	cbnz	r0, 8049042 <LoRaMacCryptoPrepareJoinRequest+0x56>
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8049032:	4620      	mov	r0, r4
 8049034:	f000 fa8f 	bl	8049556 <LoRaMacSerializerJoinRequest>
 8049038:	2800      	cmp	r0, #0
 804903a:	d0ef      	beq.n	804901c <LoRaMacCryptoPrepareJoinRequest+0x30>
 804903c:	e7ed      	b.n	804901a <LoRaMacCryptoPrepareJoinRequest+0x2e>
        return LORAMAC_CRYPTO_ERROR_NPE;
 804903e:	200a      	movs	r0, #10
 8049040:	e7ec      	b.n	804901c <LoRaMacCryptoPrepareJoinRequest+0x30>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8049042:	200f      	movs	r0, #15
 8049044:	e7ea      	b.n	804901c <LoRaMacCryptoPrepareJoinRequest+0x30>
 8049046:	bf00      	nop
 8049048:	20009024 	.word	0x20009024

0804904c <LoRaMacCryptoSecureMessage>:
{
 804904c:	b5f0      	push	{r4, r5, r6, r7, lr}
 804904e:	4605      	mov	r5, r0
 8049050:	b087      	sub	sp, #28
    if( macMsg == NULL )
 8049052:	461c      	mov	r4, r3
 8049054:	b32b      	cbz	r3, 80490a2 <LoRaMacCryptoSecureMessage+0x56>
    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8049056:	4e30      	ldr	r6, [pc, #192]	; (8049118 <LoRaMacCryptoSecureMessage+0xcc>)
 8049058:	6873      	ldr	r3, [r6, #4]
 804905a:	68db      	ldr	r3, [r3, #12]
 804905c:	4283      	cmp	r3, r0
 804905e:	d859      	bhi.n	8049114 <LoRaMacCryptoSecureMessage+0xc8>
    if( macMsg->FPort == 0 )
 8049060:	f894 2020 	ldrb.w	r2, [r4, #32]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 8049064:	2a00      	cmp	r2, #0
 8049066:	bf14      	ite	ne
 8049068:	2208      	movne	r2, #8
 804906a:	2207      	moveq	r2, #7
    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 804906c:	4283      	cmp	r3, r0
 804906e:	d309      	bcc.n	8049084 <LoRaMacCryptoSecureMessage+0x38>
    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8049070:	6873      	ldr	r3, [r6, #4]
 8049072:	60dd      	str	r5, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8049074:	68b3      	ldr	r3, [r6, #8]
 8049076:	4798      	blx	r3
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8049078:	4620      	mov	r0, r4
 804907a:	f000 faa0 	bl	80495be <LoRaMacSerializerData>
 804907e:	b170      	cbz	r0, 804909e <LoRaMacCryptoSecureMessage+0x52>
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8049080:	2011      	movs	r0, #17
 8049082:	e00a      	b.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8049084:	2300      	movs	r3, #0
 8049086:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 804908a:	9001      	str	r0, [sp, #4]
 804908c:	9300      	str	r3, [sp, #0]
 804908e:	68a3      	ldr	r3, [r4, #8]
 8049090:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8049092:	f7ff fe4d 	bl	8048d30 <PayloadEncrypt>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049096:	2800      	cmp	r0, #0
 8049098:	d0ea      	beq.n	8049070 <LoRaMacCryptoSecureMessage+0x24>
}
 804909a:	b007      	add	sp, #28
 804909c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 804909e:	6821      	ldr	r1, [r4, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80490a0:	b909      	cbnz	r1, 80490a6 <LoRaMacCryptoSecureMessage+0x5a>
        return LORAMAC_CRYPTO_ERROR_NPE;
 80490a2:	200a      	movs	r0, #10
 80490a4:	e7f9      	b.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80490a6:	7926      	ldrb	r6, [r4, #4]
 80490a8:	3e04      	subs	r6, #4
 80490aa:	b2b2      	uxth	r2, r6
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80490ac:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80490b0:	d82e      	bhi.n	8049110 <LoRaMacCryptoSecureMessage+0xc4>
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80490b2:	68a3      	ldr	r3, [r4, #8]
    b0[6] = devAddr & 0xFF;
 80490b4:	f88d 300e 	strb.w	r3, [sp, #14]
    b0[0] = 0x49;
 80490b8:	2749      	movs	r7, #73	; 0x49
 80490ba:	9702      	str	r7, [sp, #8]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 80490bc:	0a1f      	lsrs	r7, r3, #8
 80490be:	f88d 700f 	strb.w	r7, [sp, #15]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80490c2:	0c1f      	lsrs	r7, r3, #16
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80490c4:	0e1b      	lsrs	r3, r3, #24
 80490c6:	f88d 3011 	strb.w	r3, [sp, #17]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80490ca:	0a2b      	lsrs	r3, r5, #8
 80490cc:	f88d 3013 	strb.w	r3, [sp, #19]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80490d0:	0c2b      	lsrs	r3, r5, #16
 80490d2:	f88d 3014 	strb.w	r3, [sp, #20]
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), NWK_S_ENC_KEY, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80490d6:	f104 032c 	add.w	r3, r4, #44	; 0x2c
    b0[3] = 0x00;
 80490da:	f8ad 000c 	strh.w	r0, [sp, #12]
    b0[10] = fCnt & 0xFF;
 80490de:	f88d 5012 	strb.w	r5, [sp, #18]
    b0[14] = 0x00;
 80490e2:	f88d 0016 	strb.w	r0, [sp, #22]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80490e6:	0e2d      	lsrs	r5, r5, #24
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80490e8:	9300      	str	r3, [sp, #0]
 80490ea:	a802      	add	r0, sp, #8
 80490ec:	2307      	movs	r3, #7
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80490ee:	f88d 7010 	strb.w	r7, [sp, #16]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80490f2:	f88d 5015 	strb.w	r5, [sp, #21]
    b0[15] = msgLen & 0xFF;
 80490f6:	f88d 6017 	strb.w	r6, [sp, #23]
    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80490fa:	f7fe f975 	bl	80473e8 <SecureElementComputeAesCmac>
 80490fe:	b928      	cbnz	r0, 804910c <LoRaMacCryptoSecureMessage+0xc0>
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8049100:	4620      	mov	r0, r4
 8049102:	f000 fa5c 	bl	80495be <LoRaMacSerializerData>
 8049106:	2800      	cmp	r0, #0
 8049108:	d0c7      	beq.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
 804910a:	e7b9      	b.n	8049080 <LoRaMacCryptoSecureMessage+0x34>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 804910c:	200f      	movs	r0, #15
 804910e:	e7c4      	b.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8049110:	200e      	movs	r0, #14
 8049112:	e7c2      	b.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8049114:	2006      	movs	r0, #6
 8049116:	e7c0      	b.n	804909a <LoRaMacCryptoSecureMessage+0x4e>
 8049118:	20009024 	.word	0x20009024

0804911c <LoRaMacCryptoUnsecureMessage>:
{
 804911c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8049120:	b086      	sub	sp, #24
 8049122:	4604      	mov	r4, r0
 8049124:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8049126:	4689      	mov	r9, r1
 8049128:	4690      	mov	r8, r2
 804912a:	461d      	mov	r5, r3
    if( macMsg == 0 )
 804912c:	2e00      	cmp	r6, #0
 804912e:	d07a      	beq.n	8049226 <LoRaMacCryptoUnsecureMessage+0x10a>
    uint32_t lastDown = 0;
 8049130:	a906      	add	r1, sp, #24
 8049132:	2300      	movs	r3, #0
 8049134:	f841 3d04 	str.w	r3, [r1, #-4]!
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8049138:	4610      	mov	r0, r2
 804913a:	f7ff fdc5 	bl	8048cc8 <GetLastFcntDown>
 804913e:	b120      	cbz	r0, 804914a <LoRaMacCryptoUnsecureMessage+0x2e>
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8049140:	2706      	movs	r7, #6
}
 8049142:	4638      	mov	r0, r7
 8049144:	b006      	add	sp, #24
 8049146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if( ( currentDown > lastDown ) ||
 804914a:	9b05      	ldr	r3, [sp, #20]
 804914c:	429d      	cmp	r5, r3
 804914e:	d801      	bhi.n	8049154 <LoRaMacCryptoUnsecureMessage+0x38>
 8049150:	3301      	adds	r3, #1
 8049152:	d1f5      	bne.n	8049140 <LoRaMacCryptoUnsecureMessage+0x24>
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8049154:	4630      	mov	r0, r6
 8049156:	f000 f9a3 	bl	80494a0 <LoRaMacParserData>
 804915a:	2800      	cmp	r0, #0
 804915c:	d165      	bne.n	804922a <LoRaMacCryptoUnsecureMessage+0x10e>
        if( KeyAddrList[i].AddrID == addrID )
 804915e:	4b34      	ldr	r3, [pc, #208]	; (8049230 <LoRaMacCryptoUnsecureMessage+0x114>)
 8049160:	461a      	mov	r2, r3
 8049162:	f813 1020 	ldrb.w	r1, [r3, r0, lsl #2]
 8049166:	42a1      	cmp	r1, r4
 8049168:	ea4f 0780 	mov.w	r7, r0, lsl #2
 804916c:	d104      	bne.n	8049178 <LoRaMacCryptoUnsecureMessage+0x5c>
    if( address != macMsg->FHDR.DevAddr )
 804916e:	68b3      	ldr	r3, [r6, #8]
 8049170:	454b      	cmp	r3, r9
 8049172:	d006      	beq.n	8049182 <LoRaMacCryptoUnsecureMessage+0x66>
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8049174:	2702      	movs	r7, #2
 8049176:	e7e4      	b.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
 8049178:	3001      	adds	r0, #1
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 804917a:	2805      	cmp	r0, #5
 804917c:	d1f1      	bne.n	8049162 <LoRaMacCryptoUnsecureMessage+0x46>
 804917e:	270c      	movs	r7, #12
 8049180:	e7df      	b.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049182:	4c2c      	ldr	r4, [pc, #176]	; (8049234 <LoRaMacCryptoUnsecureMessage+0x118>)
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8049184:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049186:	6861      	ldr	r1, [r4, #4]
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8049188:	7b33      	ldrb	r3, [r6, #12]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 804918a:	7889      	ldrb	r1, [r1, #2]
    payloadDecryptionKeyID = curItem->AppSkey;
 804918c:	443a      	add	r2, r7
        isAck = false;
 804918e:	2900      	cmp	r1, #0
    payloadDecryptionKeyID = curItem->AppSkey;
 8049190:	f892 a001 	ldrb.w	sl, [r2, #1]
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8049194:	7931      	ldrb	r1, [r6, #4]
 8049196:	7892      	ldrb	r2, [r2, #2]
 8049198:	f8cd 9000 	str.w	r9, [sp]
 804919c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 80491a0:	f1a1 0104 	sub.w	r1, r1, #4
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 80491a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80491a8:	b289      	uxth	r1, r1
 80491aa:	bf08      	it	eq
 80491ac:	2300      	moveq	r3, #0
 80491ae:	6830      	ldr	r0, [r6, #0]
 80491b0:	f7ff fe74 	bl	8048e9c <VerifyCmacB0.constprop.3>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80491b4:	4607      	mov	r7, r0
 80491b6:	2800      	cmp	r0, #0
 80491b8:	d1c3      	bne.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
    if( macMsg->FPort == 0 )
 80491ba:	f896 3020 	ldrb.w	r3, [r6, #32]
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80491be:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80491c2:	9501      	str	r5, [sp, #4]
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
 80491c4:	2b00      	cmp	r3, #0
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80491c6:	f04f 0301 	mov.w	r3, #1
 80491ca:	9300      	str	r3, [sp, #0]
 80491cc:	bf18      	it	ne
 80491ce:	4652      	movne	r2, sl
 80491d0:	464b      	mov	r3, r9
 80491d2:	bf08      	it	eq
 80491d4:	2207      	moveq	r2, #7
 80491d6:	6a70      	ldr	r0, [r6, #36]	; 0x24
 80491d8:	f7ff fdaa 	bl	8048d30 <PayloadEncrypt>
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80491dc:	4607      	mov	r7, r0
 80491de:	2800      	cmp	r0, #0
 80491e0:	d1af      	bne.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
    switch( fCntID )
 80491e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80491e6:	f1b8 0f06 	cmp.w	r8, #6
 80491ea:	d807      	bhi.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
 80491ec:	e8df f008 	tbb	[pc, r8]
 80491f0:	0f0c0904 	.word	0x0f0c0904
 80491f4:	1512      	.short	0x1512
 80491f6:	18          	.byte	0x18
 80491f7:	00          	.byte	0x00
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 80491f8:	6863      	ldr	r3, [r4, #4]
 80491fa:	611d      	str	r5, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80491fc:	68a3      	ldr	r3, [r4, #8]
 80491fe:	4798      	blx	r3
 8049200:	e79f      	b.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8049202:	6863      	ldr	r3, [r4, #4]
 8049204:	615d      	str	r5, [r3, #20]
 8049206:	e7f9      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8049208:	6863      	ldr	r3, [r4, #4]
 804920a:	619d      	str	r5, [r3, #24]
 804920c:	e7f6      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 804920e:	6863      	ldr	r3, [r4, #4]
 8049210:	61dd      	str	r5, [r3, #28]
 8049212:	e7f3      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown1 = currentDown;
 8049214:	6863      	ldr	r3, [r4, #4]
 8049216:	621d      	str	r5, [r3, #32]
 8049218:	e7f0      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown2 = currentDown;
 804921a:	6863      	ldr	r3, [r4, #4]
 804921c:	625d      	str	r5, [r3, #36]	; 0x24
 804921e:	e7ed      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
 8049220:	6863      	ldr	r3, [r4, #4]
 8049222:	629d      	str	r5, [r3, #40]	; 0x28
 8049224:	e7ea      	b.n	80491fc <LoRaMacCryptoUnsecureMessage+0xe0>
        return LORAMAC_CRYPTO_ERROR_NPE;
 8049226:	270a      	movs	r7, #10
 8049228:	e78b      	b.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 804922a:	2710      	movs	r7, #16
 804922c:	e789      	b.n	8049142 <LoRaMacCryptoUnsecureMessage+0x26>
 804922e:	bf00      	nop
 8049230:	2000109c 	.word	0x2000109c
 8049234:	20009024 	.word	0x20009024

08049238 <LoRaMacCryptoDeriveMcRootKey>:
{
 8049238:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 804923a:	4b11      	ldr	r3, [pc, #68]	; (8049280 <LoRaMacCryptoDeriveMcRootKey+0x48>)
 804923c:	685e      	ldr	r6, [r3, #4]
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804923e:	4604      	mov	r4, r0
 8049240:	78b5      	ldrb	r5, [r6, #2]
 8049242:	b910      	cbnz	r0, 804924a <LoRaMacCryptoDeriveMcRootKey+0x12>
 8049244:	b92d      	cbnz	r5, 8049252 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8049246:	200b      	movs	r0, #11
 8049248:	e017      	b.n	804927a <LoRaMacCryptoDeriveMcRootKey+0x42>
    if( ( ( keyID == APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 ) ) ||
 804924a:	2801      	cmp	r0, #1
 804924c:	d101      	bne.n	8049252 <LoRaMacCryptoDeriveMcRootKey+0x1a>
        ( ( keyID == GEN_APP_KEY ) && ( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 ) ) )
 804924e:	2d01      	cmp	r5, #1
 8049250:	d0f9      	beq.n	8049246 <LoRaMacCryptoDeriveMcRootKey+0xe>
    uint8_t compBase[16] = { 0 };
 8049252:	2210      	movs	r2, #16
 8049254:	2100      	movs	r1, #0
 8049256:	4668      	mov	r0, sp
 8049258:	f003 fbaf 	bl	804c9ba <memset>
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 804925c:	2d01      	cmp	r5, #1
        compBase[0] = 0x20;
 804925e:	bf04      	itt	eq
 8049260:	2320      	moveq	r3, #32
 8049262:	f88d 3000 	strbeq.w	r3, [sp]
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8049266:	4622      	mov	r2, r4
 8049268:	2309      	movs	r3, #9
 804926a:	4669      	mov	r1, sp
 804926c:	6830      	ldr	r0, [r6, #0]
 804926e:	f7fe f959 	bl	8047524 <SecureElementDeriveAndStoreKey>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8049272:	2800      	cmp	r0, #0
 8049274:	bf0c      	ite	eq
 8049276:	2000      	moveq	r0, #0
 8049278:	200f      	movne	r0, #15
}
 804927a:	b004      	add	sp, #16
 804927c:	bd70      	pop	{r4, r5, r6, pc}
 804927e:	bf00      	nop
 8049280:	20009024 	.word	0x20009024

08049284 <LoRaMacCryptoHandleJoinAccept>:
{
 8049284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8049288:	4681      	mov	r9, r0
 804928a:	b0c7      	sub	sp, #284	; 0x11c
 804928c:	4688      	mov	r8, r1
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 804928e:	4614      	mov	r4, r2
 8049290:	2a00      	cmp	r2, #0
 8049292:	f000 80af 	beq.w	80493f4 <LoRaMacCryptoHandleJoinAccept+0x170>
 8049296:	2900      	cmp	r1, #0
 8049298:	f000 80ac 	beq.w	80493f4 <LoRaMacCryptoHandleJoinAccept+0x170>
    uint8_t micComputationOffset = 0;
 804929c:	28ff      	cmp	r0, #255	; 0xff
 804929e:	bf0c      	ite	eq
 80492a0:	250c      	moveq	r5, #12
 80492a2:	2500      	movne	r5, #0
    memset1( procBuffer, 0, ( macMsg->BufSize + micComputationOffset ) );
 80492a4:	7912      	ldrb	r2, [r2, #4]
 80492a6:	b2ae      	uxth	r6, r5
 80492a8:	4432      	add	r2, r6
 80492aa:	2100      	movs	r1, #0
 80492ac:	a803      	add	r0, sp, #12
 80492ae:	f001 fc48 	bl	804ab42 <memset1>
    if( SecureElementAesEncrypt( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ), encryptionKeyID, ( procBuffer + micComputationOffset ) ) != SECURE_ELEMENT_SUCCESS )
 80492b2:	7921      	ldrb	r1, [r4, #4]
 80492b4:	6820      	ldr	r0, [r4, #0]
 80492b6:	ab03      	add	r3, sp, #12
 80492b8:	441d      	add	r5, r3
 80492ba:	3901      	subs	r1, #1
 80492bc:	462b      	mov	r3, r5
 80492be:	2202      	movs	r2, #2
 80492c0:	b289      	uxth	r1, r1
 80492c2:	3001      	adds	r0, #1
 80492c4:	f7fe f8b6 	bl	8047434 <SecureElementAesEncrypt>
 80492c8:	b118      	cbz	r0, 80492d2 <LoRaMacCryptoHandleJoinAccept+0x4e>
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80492ca:	200f      	movs	r0, #15
}
 80492cc:	b047      	add	sp, #284	; 0x11c
 80492ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    memcpy1( macMsg->Buffer + LORAMAC_MHDR_FIELD_SIZE, ( procBuffer + micComputationOffset ), ( macMsg->BufSize - LORAMAC_MHDR_FIELD_SIZE ) );
 80492d2:	7922      	ldrb	r2, [r4, #4]
 80492d4:	6820      	ldr	r0, [r4, #0]
 80492d6:	3a01      	subs	r2, #1
 80492d8:	3001      	adds	r0, #1
 80492da:	b292      	uxth	r2, r2
 80492dc:	4629      	mov	r1, r5
 80492de:	f001 fc1c 	bl	804ab1a <memcpy1>
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80492e2:	4620      	mov	r0, r4
 80492e4:	f000 f88e 	bl	8049404 <LoRaMacParserJoinAccept>
 80492e8:	2800      	cmp	r0, #0
 80492ea:	f040 8085 	bne.w	80493f8 <LoRaMacCryptoHandleJoinAccept+0x174>
    if( macMsg->DLSettings.Bits.OptNeg == 1 )
 80492ee:	f994 2010 	ldrsb.w	r2, [r4, #16]
 80492f2:	4d43      	ldr	r5, [pc, #268]	; (8049400 <LoRaMacCryptoHandleJoinAccept+0x17c>)
 80492f4:	2a00      	cmp	r2, #0
 80492f6:	686b      	ldr	r3, [r5, #4]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 80492f8:	bfba      	itte	lt
 80492fa:	2201      	movlt	r2, #1
 80492fc:	709a      	strblt	r2, [r3, #2]
        CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 0;
 80492fe:	7098      	strbge	r0, [r3, #2]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049300:	789b      	ldrb	r3, [r3, #2]
        micComputationKeyID = J_S_INT_KEY;
 8049302:	bfb4      	ite	lt
 8049304:	2703      	movlt	r7, #3
        micComputationKeyID = NWK_KEY;
 8049306:	2702      	movge	r7, #2
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8049308:	2b00      	cmp	r3, #0
 804930a:	d145      	bne.n	8049398 <LoRaMacCryptoHandleJoinAccept+0x114>
        if( SecureElementVerifyAesCmac( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 804930c:	7921      	ldrb	r1, [r4, #4]
 804930e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8049310:	6820      	ldr	r0, [r4, #0]
 8049312:	3904      	subs	r1, #4
 8049314:	463b      	mov	r3, r7
 8049316:	b289      	uxth	r1, r1
 8049318:	f7fe f874 	bl	8047404 <SecureElementVerifyAesCmac>
 804931c:	2800      	cmp	r0, #0
 804931e:	d1d4      	bne.n	80492ca <LoRaMacCryptoHandleJoinAccept+0x46>
        retval = LoRaMacCryptoDeriveMcRootKey( GEN_APP_KEY );
 8049320:	2001      	movs	r0, #1
 8049322:	f7ff ff89 	bl	8049238 <LoRaMacCryptoDeriveMcRootKey>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049326:	2800      	cmp	r0, #0
 8049328:	d1d0      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
 804932a:	f7ff fd9f 	bl	8048e6c <LoRaMacCryptoDeriveMcKEKey.part.2>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804932e:	2800      	cmp	r0, #0
 8049330:	d1cc      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 8049332:	686b      	ldr	r3, [r5, #4]
 8049334:	1da6      	adds	r6, r4, #6
 8049336:	3409      	adds	r4, #9
 8049338:	3304      	adds	r3, #4
 804933a:	4622      	mov	r2, r4
 804933c:	4631      	mov	r1, r6
 804933e:	2008      	movs	r0, #8
 8049340:	f7ff fd5e 	bl	8048e00 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049344:	2800      	cmp	r0, #0
 8049346:	d1c1      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( NWK_S_ENC_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 8049348:	686b      	ldr	r3, [r5, #4]
 804934a:	4622      	mov	r2, r4
 804934c:	3304      	adds	r3, #4
 804934e:	4631      	mov	r1, r6
 8049350:	2007      	movs	r0, #7
 8049352:	f7ff fd55 	bl	8048e00 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049356:	2800      	cmp	r0, #0
 8049358:	d1b8      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( F_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804935a:	686b      	ldr	r3, [r5, #4]
 804935c:	4622      	mov	r2, r4
 804935e:	3304      	adds	r3, #4
 8049360:	4631      	mov	r1, r6
 8049362:	2005      	movs	r0, #5
 8049364:	f7ff fd4c 	bl	8048e00 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8049368:	2800      	cmp	r0, #0
 804936a:	d1af      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* ) &CryptoCtx.NvmCtx->DevNonce );
 804936c:	686b      	ldr	r3, [r5, #4]
 804936e:	4622      	mov	r2, r4
 8049370:	3304      	adds	r3, #4
 8049372:	4631      	mov	r1, r6
 8049374:	2006      	movs	r0, #6
 8049376:	f7ff fd43 	bl	8048e00 <DeriveSessionKey10x>
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 804937a:	2800      	cmp	r0, #0
 804937c:	d1a6      	bne.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 804937e:	686b      	ldr	r3, [r5, #4]
    CryptoCtx.RJcount0 = 0;
 8049380:	8028      	strh	r0, [r5, #0]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8049382:	f04f 32ff 	mov.w	r2, #4294967295
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8049386:	60d8      	str	r0, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8049388:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 804938a:	e9c3 2204 	strd	r2, r2, [r3, #16]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 804938e:	68ab      	ldr	r3, [r5, #8]
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8049390:	9001      	str	r0, [sp, #4]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8049392:	4798      	blx	r3
    return LORAMAC_CRYPTO_SUCCESS;
 8049394:	9801      	ldr	r0, [sp, #4]
 8049396:	e799      	b.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8049398:	2208      	movs	r2, #8
 804939a:	4641      	mov	r1, r8
 804939c:	f10d 000d 	add.w	r0, sp, #13
        procBuffer[bufItr++] = ( uint8_t ) joinReqType;
 80493a0:	f88d 900c 	strb.w	r9, [sp, #12]
        memcpyr( &procBuffer[bufItr], joinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80493a4:	f001 fbc3 	bl	804ab2e <memcpyr>
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 80493a8:	686b      	ldr	r3, [r5, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493aa:	7921      	ldrb	r1, [r4, #4]
        procBuffer[bufItr++] = CryptoCtx.NvmCtx->DevNonce & 0xFF;
 80493ac:	889a      	ldrh	r2, [r3, #4]
 80493ae:	f88d 2015 	strb.w	r2, [sp, #21]
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 80493b2:	889b      	ldrh	r3, [r3, #4]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493b4:	6a62      	ldr	r2, [r4, #36]	; 0x24
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 80493b6:	0a1b      	lsrs	r3, r3, #8
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493b8:	3905      	subs	r1, #5
        procBuffer[bufItr++] = ( CryptoCtx.NvmCtx->DevNonce >> 8 ) & 0xFF;
 80493ba:	f88d 3016 	strb.w	r3, [sp, #22]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493be:	4431      	add	r1, r6
        procBuffer[bufItr++] = macMsg->MHDR.Value;
 80493c0:	7963      	ldrb	r3, [r4, #5]
 80493c2:	f88d 3017 	strb.w	r3, [sp, #23]
        if( SecureElementVerifyAesCmac( procBuffer,  ( macMsg->BufSize + micComputationOffset - LORAMAC_MHDR_FIELD_SIZE - LORAMAC_MIC_FIELD_SIZE ), macMsg->MIC, micComputationKeyID ) != SECURE_ELEMENT_SUCCESS )
 80493c6:	b289      	uxth	r1, r1
 80493c8:	463b      	mov	r3, r7
 80493ca:	a803      	add	r0, sp, #12
 80493cc:	f7fe f81a 	bl	8047404 <SecureElementVerifyAesCmac>
 80493d0:	2800      	cmp	r0, #0
 80493d2:	f47f af7a 	bne.w	80492ca <LoRaMacCryptoHandleJoinAccept+0x46>
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 80493d6:	7a23      	ldrb	r3, [r4, #8]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[1] << 8 );
 80493d8:	79e1      	ldrb	r1, [r4, #7]
        currentJoinNonce = ( uint32_t ) macMsg->JoinNonce[0];
 80493da:	79a2      	ldrb	r2, [r4, #6]
        currentJoinNonce |= ( ( uint32_t ) macMsg->JoinNonce[2] << 16 );
 80493dc:	041b      	lsls	r3, r3, #16
 80493de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80493e2:	4313      	orrs	r3, r2
        if( currentJoinNonce > CryptoCtx.NvmCtx->JoinNonce )
 80493e4:	686a      	ldr	r2, [r5, #4]
 80493e6:	6891      	ldr	r1, [r2, #8]
 80493e8:	4299      	cmp	r1, r3
 80493ea:	d207      	bcs.n	80493fc <LoRaMacCryptoHandleJoinAccept+0x178>
            CryptoCtx.NvmCtx->JoinNonce = currentJoinNonce;
 80493ec:	6093      	str	r3, [r2, #8]
            CryptoCtx.EventCryptoNvmCtxChanged( );
 80493ee:	68ab      	ldr	r3, [r5, #8]
 80493f0:	4798      	blx	r3
 80493f2:	e795      	b.n	8049320 <LoRaMacCryptoHandleJoinAccept+0x9c>
        return LORAMAC_CRYPTO_ERROR_NPE;
 80493f4:	200a      	movs	r0, #10
 80493f6:	e769      	b.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80493f8:	2010      	movs	r0, #16
 80493fa:	e767      	b.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
            return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80493fc:	2003      	movs	r0, #3
 80493fe:	e765      	b.n	80492cc <LoRaMacCryptoHandleJoinAccept+0x48>
 8049400:	20009024 	.word	0x20009024

08049404 <LoRaMacParserJoinAccept>:
*/
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8049404:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8049406:	4604      	mov	r4, r0
 8049408:	2800      	cmp	r0, #0
 804940a:	d045      	beq.n	8049498 <LoRaMacParserJoinAccept+0x94>
 804940c:	6801      	ldr	r1, [r0, #0]
 804940e:	2900      	cmp	r1, #0
 8049410:	d042      	beq.n	8049498 <LoRaMacParserJoinAccept+0x94>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8049412:	f811 3b01 	ldrb.w	r3, [r1], #1
 8049416:	7143      	strb	r3, [r0, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8049418:	2203      	movs	r2, #3
 804941a:	3006      	adds	r0, #6
 804941c:	f001 fb7d 	bl	804ab1a <memcpy1>
    bufItr = bufItr + 3;

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8049420:	4620      	mov	r0, r4
 8049422:	2203      	movs	r2, #3
 8049424:	f850 1b09 	ldr.w	r1, [r0], #9
 8049428:	3104      	adds	r1, #4
 804942a:	f001 fb76 	bl	804ab1a <memcpy1>
    bufItr = bufItr + 3;

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 804942e:	6821      	ldr	r1, [r4, #0]
 8049430:	79cb      	ldrb	r3, [r1, #7]
 8049432:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049434:	7a0a      	ldrb	r2, [r1, #8]
 8049436:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804943a:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804943c:	7a4a      	ldrb	r2, [r1, #9]
 804943e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8049442:	60e3      	str	r3, [r4, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8049444:	7a8a      	ldrb	r2, [r1, #10]
 8049446:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804944a:	60e3      	str	r3, [r4, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 804944c:	7acb      	ldrb	r3, [r1, #11]
 804944e:	7423      	strb	r3, [r4, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8049450:	7b0b      	ldrb	r3, [r1, #12]
 8049452:	7463      	strb	r3, [r4, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_C_FLIST_FIELD_SIZE )
 8049454:	7923      	ldrb	r3, [r4, #4]
 8049456:	2b21      	cmp	r3, #33	; 0x21
 8049458:	d11a      	bne.n	8049490 <LoRaMacParserJoinAccept+0x8c>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_C_FLIST_FIELD_SIZE );
 804945a:	2210      	movs	r2, #16
 804945c:	310d      	adds	r1, #13
 804945e:	f104 0012 	add.w	r0, r4, #18
 8049462:	f001 fb5a 	bl	804ab1a <memcpy1>
        bufItr = bufItr + LORAMAC_C_FLIST_FIELD_SIZE;
 8049466:	221d      	movs	r2, #29
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
    {
        return LORAMAC_PARSER_FAIL;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8049468:	6821      	ldr	r1, [r4, #0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 804946a:	1c50      	adds	r0, r2, #1
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 804946c:	5c8b      	ldrb	r3, [r1, r2]
 804946e:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049470:	5c08      	ldrb	r0, [r1, r0]
 8049472:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8049476:	1c90      	adds	r0, r2, #2
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8049478:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804947a:	5c08      	ldrb	r0, [r1, r0]
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 804947c:	3203      	adds	r2, #3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 804947e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8049482:	6263      	str	r3, [r4, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8049484:	5c8a      	ldrb	r2, [r1, r2]
 8049486:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804948a:	6263      	str	r3, [r4, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 804948c:	2000      	movs	r0, #0
}
 804948e:	bd10      	pop	{r4, pc}
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8049490:	2b11      	cmp	r3, #17
 8049492:	dc03      	bgt.n	804949c <LoRaMacParserJoinAccept+0x98>
    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8049494:	220d      	movs	r2, #13
 8049496:	e7e7      	b.n	8049468 <LoRaMacParserJoinAccept+0x64>
        return LORAMAC_PARSER_ERROR_NPE;
 8049498:	2002      	movs	r0, #2
 804949a:	e7f8      	b.n	804948e <LoRaMacParserJoinAccept+0x8a>
        return LORAMAC_PARSER_FAIL;
 804949c:	2001      	movs	r0, #1
 804949e:	e7f6      	b.n	804948e <LoRaMacParserJoinAccept+0x8a>

080494a0 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80494a0:	b510      	push	{r4, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80494a2:	4604      	mov	r4, r0
 80494a4:	2800      	cmp	r0, #0
 80494a6:	d054      	beq.n	8049552 <LoRaMacParserData+0xb2>
 80494a8:	6801      	ldr	r1, [r0, #0]
 80494aa:	2900      	cmp	r1, #0
 80494ac:	d051      	beq.n	8049552 <LoRaMacParserData+0xb2>
        return LORAMAC_PARSER_ERROR_NPE;
    }

    uint16_t bufItr = 0;

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80494ae:	780b      	ldrb	r3, [r1, #0]
 80494b0:	7143      	strb	r3, [r0, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 80494b2:	784b      	ldrb	r3, [r1, #1]
 80494b4:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80494b6:	788a      	ldrb	r2, [r1, #2]
 80494b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80494bc:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80494be:	78ca      	ldrb	r2, [r1, #3]
 80494c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80494c4:	6083      	str	r3, [r0, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80494c6:	790a      	ldrb	r2, [r1, #4]
 80494c8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80494cc:	6083      	str	r3, [r0, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80494ce:	794b      	ldrb	r3, [r1, #5]
 80494d0:	7303      	strb	r3, [r0, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80494d2:	798b      	ldrb	r3, [r1, #6]
 80494d4:	81c3      	strh	r3, [r0, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80494d6:	79ca      	ldrb	r2, [r1, #7]
 80494d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80494dc:	7b02      	ldrb	r2, [r0, #12]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80494de:	81c3      	strh	r3, [r0, #14]
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80494e0:	f002 020f 	and.w	r2, r2, #15
 80494e4:	3108      	adds	r1, #8
 80494e6:	3010      	adds	r0, #16
 80494e8:	f001 fb17 	bl	804ab1a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80494ec:	7b23      	ldrb	r3, [r4, #12]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80494ee:	2200      	movs	r2, #0
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80494f0:	f003 030f 	and.w	r3, r3, #15
    macMsg->FPort = 0;
 80494f4:	f884 2020 	strb.w	r2, [r4, #32]
    macMsg->FRMPayloadSize = 0;
 80494f8:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80494fc:	7922      	ldrb	r2, [r4, #4]
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80494fe:	f103 0008 	add.w	r0, r3, #8
    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8049502:	1a11      	subs	r1, r2, r0
 8049504:	2904      	cmp	r1, #4
 8049506:	dd0d      	ble.n	8049524 <LoRaMacParserData+0x84>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8049508:	6821      	ldr	r1, [r4, #0]
 804950a:	3309      	adds	r3, #9

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 804950c:	3a04      	subs	r2, #4
 804950e:	1ad2      	subs	r2, r2, r3
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8049510:	5c08      	ldrb	r0, [r1, r0]
 8049512:	f884 0020 	strb.w	r0, [r4, #32]
        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8049516:	b2d2      	uxtb	r2, r2
 8049518:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 804951c:	4419      	add	r1, r3
 804951e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8049520:	f001 fafb 	bl	804ab1a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8049524:	7923      	ldrb	r3, [r4, #4]
 8049526:	6822      	ldr	r2, [r4, #0]
 8049528:	441a      	add	r2, r3
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );

    return LORAMAC_PARSER_SUCCESS;
 804952a:	2000      	movs	r0, #0
    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 804952c:	f812 3c04 	ldrb.w	r3, [r2, #-4]
 8049530:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8049532:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 8049536:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 804953a:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 804953c:	f812 1c02 	ldrb.w	r1, [r2, #-2]
 8049540:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8049544:	62e3      	str	r3, [r4, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8049546:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 804954a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 804954e:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8049550:	bd10      	pop	{r4, pc}
        return LORAMAC_PARSER_ERROR_NPE;
 8049552:	2002      	movs	r0, #2
 8049554:	e7fc      	b.n	8049550 <LoRaMacParserData+0xb0>

08049556 <LoRaMacSerializerJoinRequest>:
*/
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8049556:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8049558:	4604      	mov	r4, r0
 804955a:	b360      	cbz	r0, 80495b6 <LoRaMacSerializerJoinRequest+0x60>
 804955c:	6803      	ldr	r3, [r0, #0]
 804955e:	b353      	cbz	r3, 80495b6 <LoRaMacSerializerJoinRequest+0x60>
    }

    uint16_t bufItr = 0;

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8049560:	7902      	ldrb	r2, [r0, #4]
 8049562:	2a16      	cmp	r2, #22
 8049564:	d929      	bls.n	80495ba <LoRaMacSerializerJoinRequest+0x64>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8049566:	7942      	ldrb	r2, [r0, #5]
 8049568:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 804956a:	4605      	mov	r5, r0
 804956c:	2208      	movs	r2, #8
 804956e:	f855 0b0e 	ldr.w	r0, [r5], #14
 8049572:	1da1      	adds	r1, r4, #6
 8049574:	3001      	adds	r0, #1
 8049576:	f001 fada 	bl	804ab2e <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 804957a:	6820      	ldr	r0, [r4, #0]
 804957c:	2208      	movs	r2, #8
 804957e:	3009      	adds	r0, #9
 8049580:	4629      	mov	r1, r5
 8049582:	f001 fad4 	bl	804ab2e <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8049586:	6823      	ldr	r3, [r4, #0]
 8049588:	8ae2      	ldrh	r2, [r4, #22]
 804958a:	745a      	strb	r2, [r3, #17]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 804958c:	8ae3      	ldrh	r3, [r4, #22]
 804958e:	6822      	ldr	r2, [r4, #0]
 8049590:	0a1b      	lsrs	r3, r3, #8
 8049592:	7493      	strb	r3, [r2, #18]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8049594:	6823      	ldr	r3, [r4, #0]
 8049596:	69a2      	ldr	r2, [r4, #24]
 8049598:	74da      	strb	r2, [r3, #19]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 804959a:	69a3      	ldr	r3, [r4, #24]
 804959c:	6822      	ldr	r2, [r4, #0]
 804959e:	0a1b      	lsrs	r3, r3, #8
 80495a0:	7513      	strb	r3, [r2, #20]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80495a2:	6823      	ldr	r3, [r4, #0]
 80495a4:	8b62      	ldrh	r2, [r4, #26]
 80495a6:	755a      	strb	r2, [r3, #21]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80495a8:	6823      	ldr	r3, [r4, #0]
 80495aa:	7ee2      	ldrb	r2, [r4, #27]
 80495ac:	759a      	strb	r2, [r3, #22]

    macMsg->BufSize = bufItr;
 80495ae:	2317      	movs	r3, #23
 80495b0:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80495b2:	2000      	movs	r0, #0
}
 80495b4:	bd38      	pop	{r3, r4, r5, pc}
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80495b6:	2001      	movs	r0, #1
 80495b8:	e7fc      	b.n	80495b4 <LoRaMacSerializerJoinRequest+0x5e>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80495ba:	2002      	movs	r0, #2
 80495bc:	e7fa      	b.n	80495b4 <LoRaMacSerializerJoinRequest+0x5e>

080495be <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80495be:	b538      	push	{r3, r4, r5, lr}
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80495c0:	4604      	mov	r4, r0
 80495c2:	2800      	cmp	r0, #0
 80495c4:	d063      	beq.n	804968e <LoRaMacSerializerData+0xd0>
 80495c6:	6801      	ldr	r1, [r0, #0]
 80495c8:	2900      	cmp	r1, #0
 80495ca:	d060      	beq.n	804968e <LoRaMacSerializerData+0xd0>
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
                               + LORAMAC_FHDR_DEV_ADD_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495cc:	7b03      	ldrb	r3, [r0, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80495ce:	f890 2028 	ldrb.w	r2, [r0, #40]	; 0x28
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495d2:	f003 030f 	and.w	r3, r3, #15
    if( macMsg->FRMPayloadSize > 0 )
 80495d6:	2a00      	cmp	r2, #0
 80495d8:	d157      	bne.n	804968a <LoRaMacSerializerData+0xcc>
    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80495da:	3308      	adds	r3, #8
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
    }

    computedBufSize += macMsg->FRMPayloadSize;
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80495dc:	3204      	adds	r2, #4

    if( macMsg->BufSize < computedBufSize )
 80495de:	7920      	ldrb	r0, [r4, #4]
 80495e0:	4413      	add	r3, r2
 80495e2:	4298      	cmp	r0, r3
 80495e4:	d355      	bcc.n	8049692 <LoRaMacSerializerData+0xd4>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80495e6:	7963      	ldrb	r3, [r4, #5]
 80495e8:	700b      	strb	r3, [r1, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80495ea:	6823      	ldr	r3, [r4, #0]
 80495ec:	68a2      	ldr	r2, [r4, #8]
 80495ee:	705a      	strb	r2, [r3, #1]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80495f0:	68a3      	ldr	r3, [r4, #8]
 80495f2:	6822      	ldr	r2, [r4, #0]
 80495f4:	0a1b      	lsrs	r3, r3, #8
 80495f6:	7093      	strb	r3, [r2, #2]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80495f8:	6823      	ldr	r3, [r4, #0]
 80495fa:	8962      	ldrh	r2, [r4, #10]
 80495fc:	70da      	strb	r2, [r3, #3]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80495fe:	6823      	ldr	r3, [r4, #0]
 8049600:	7ae2      	ldrb	r2, [r4, #11]
 8049602:	711a      	strb	r2, [r3, #4]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8049604:	6823      	ldr	r3, [r4, #0]
 8049606:	7b22      	ldrb	r2, [r4, #12]
 8049608:	715a      	strb	r2, [r3, #5]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 804960a:	6823      	ldr	r3, [r4, #0]
 804960c:	89e2      	ldrh	r2, [r4, #14]
 804960e:	719a      	strb	r2, [r3, #6]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8049610:	89e3      	ldrh	r3, [r4, #14]
 8049612:	6822      	ldr	r2, [r4, #0]
 8049614:	0a1b      	lsrs	r3, r3, #8
 8049616:	71d3      	strb	r3, [r2, #7]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8049618:	7b22      	ldrb	r2, [r4, #12]
 804961a:	6820      	ldr	r0, [r4, #0]
 804961c:	f002 020f 	and.w	r2, r2, #15
 8049620:	f104 0110 	add.w	r1, r4, #16
 8049624:	3008      	adds	r0, #8
 8049626:	f001 fa78 	bl	804ab1a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 804962a:	7b23      	ldrb	r3, [r4, #12]

    if( macMsg->FRMPayloadSize > 0 )
 804962c:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8049630:	f003 030f 	and.w	r3, r3, #15
 8049634:	f103 0508 	add.w	r5, r3, #8
    if( macMsg->FRMPayloadSize > 0 )
 8049638:	b12a      	cbz	r2, 8049646 <LoRaMacSerializerData+0x88>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 804963a:	6822      	ldr	r2, [r4, #0]
 804963c:	f894 1020 	ldrb.w	r1, [r4, #32]
 8049640:	5551      	strb	r1, [r2, r5]
 8049642:	f103 0509 	add.w	r5, r3, #9
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8049646:	6820      	ldr	r0, [r4, #0]
 8049648:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 804964c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 804964e:	4428      	add	r0, r5
 8049650:	f001 fa63 	bl	804ab1a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8049654:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8049658:	6822      	ldr	r2, [r4, #0]
 804965a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    bufItr = bufItr + macMsg->FRMPayloadSize;
 804965c:	442b      	add	r3, r5
    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 804965e:	54d1      	strb	r1, [r2, r3]
 8049660:	1c5a      	adds	r2, r3, #1
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8049662:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8049664:	6820      	ldr	r0, [r4, #0]
 8049666:	b292      	uxth	r2, r2
 8049668:	0a09      	lsrs	r1, r1, #8
 804966a:	5481      	strb	r1, [r0, r2]
 804966c:	1c9a      	adds	r2, r3, #2
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 804966e:	6821      	ldr	r1, [r4, #0]
 8049670:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8049672:	b292      	uxth	r2, r2
 8049674:	5488      	strb	r0, [r1, r2]
 8049676:	1cda      	adds	r2, r3, #3
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8049678:	b292      	uxth	r2, r2
 804967a:	6821      	ldr	r1, [r4, #0]
 804967c:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 8049680:	5488      	strb	r0, [r1, r2]
 8049682:	3304      	adds	r3, #4

    macMsg->BufSize = bufItr;
 8049684:	7123      	strb	r3, [r4, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8049686:	2000      	movs	r0, #0
}
 8049688:	bd38      	pop	{r3, r4, r5, pc}
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 804968a:	3309      	adds	r3, #9
 804968c:	e7a6      	b.n	80495dc <LoRaMacSerializerData+0x1e>
        return LORAMAC_SERIALIZER_ERROR_NPE;
 804968e:	2001      	movs	r0, #1
 8049690:	e7fa      	b.n	8049688 <LoRaMacSerializerData+0xca>
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8049692:	2002      	movs	r0, #2
 8049694:	e7f8      	b.n	8049688 <LoRaMacSerializerData+0xca>

08049696 <RegionGetPhyParam>:
}

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
    PhyParam_t phyParam = { 0 };
    switch( region )
 8049696:	2801      	cmp	r0, #1
{
 8049698:	b082      	sub	sp, #8
    switch( region )
 804969a:	d103      	bne.n	80496a4 <RegionGetPhyParam+0xe>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 804969c:	4608      	mov	r0, r1
        default:
        {
            return phyParam;
        }
    }
}
 804969e:	b002      	add	sp, #8
        AU915_GET_PHY_PARAM( );
 80496a0:	f000 b8ac 	b.w	80497fc <RegionAU915GetPhyParam>
}
 80496a4:	2000      	movs	r0, #0
 80496a6:	b002      	add	sp, #8
 80496a8:	4770      	bx	lr

080496aa <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
    switch( region )
 80496aa:	2801      	cmp	r0, #1
 80496ac:	d102      	bne.n	80496b4 <RegionSetBandTxDone+0xa>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 80496ae:	4608      	mov	r0, r1
 80496b0:	f000 b950 	b.w	8049954 <RegionAU915SetBandTxDone>
        default:
        {
            return;
        }
    }
}
 80496b4:	4770      	bx	lr

080496b6 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
    switch( region )
 80496b6:	2801      	cmp	r0, #1
 80496b8:	d102      	bne.n	80496c0 <RegionInitDefaults+0xa>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 80496ba:	4608      	mov	r0, r1
 80496bc:	f000 b95a 	b.w	8049974 <RegionAU915InitDefaults>
        default:
        {
            break;
        }
    }
}
 80496c0:	4770      	bx	lr

080496c2 <RegionApplyCFList>:
    }
}

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
    switch( region )
 80496c2:	2801      	cmp	r0, #1
 80496c4:	d102      	bne.n	80496cc <RegionApplyCFList+0xa>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 80496c6:	4608      	mov	r0, r1
 80496c8:	f000 b9d2 	b.w	8049a70 <RegionAU915ApplyCFList>
        default:
        {
            break;
        }
    }
}
 80496cc:	4770      	bx	lr

080496ce <RegionComputeRxWindowParameters>:
        }
    }
}

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80496ce:	b410      	push	{r4}
    switch( region )
 80496d0:	2801      	cmp	r0, #1
{
 80496d2:	460c      	mov	r4, r1
 80496d4:	4611      	mov	r1, r2
 80496d6:	461a      	mov	r2, r3
 80496d8:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 80496da:	d104      	bne.n	80496e6 <RegionComputeRxWindowParameters+0x18>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80496dc:	4620      	mov	r0, r4
        default:
        {
            break;
        }
    }
}
 80496de:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80496e2:	f000 b9eb 	b.w	8049abc <RegionAU915ComputeRxWindowParameters>
}
 80496e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80496ea:	4770      	bx	lr

080496ec <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
    switch( region )
 80496ec:	2801      	cmp	r0, #1
{
 80496ee:	460b      	mov	r3, r1
    switch( region )
 80496f0:	d103      	bne.n	80496fa <RegionRxConfig+0xe>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 80496f2:	4611      	mov	r1, r2
 80496f4:	4618      	mov	r0, r3
 80496f6:	f000 ba23 	b.w	8049b40 <RegionAU915RxConfig>
        default:
        {
            return false;
        }
    }
}
 80496fa:	2000      	movs	r0, #0
 80496fc:	4770      	bx	lr

080496fe <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
    switch( region )
 80496fe:	2801      	cmp	r0, #1
{
 8049700:	b410      	push	{r4}
 8049702:	460c      	mov	r4, r1
 8049704:	4611      	mov	r1, r2
    switch( region )
 8049706:	d105      	bne.n	8049714 <RegionTxConfig+0x16>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8049708:	4620      	mov	r0, r4
 804970a:	461a      	mov	r2, r3
        default:
        {
            return false;
        }
    }
}
 804970c:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_TX_CONFIG( );
 8049710:	f000 ba70 	b.w	8049bf4 <RegionAU915TxConfig>
}
 8049714:	2000      	movs	r0, #0
 8049716:	f85d 4b04 	ldr.w	r4, [sp], #4
 804971a:	4770      	bx	lr

0804971c <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 804971c:	b430      	push	{r4, r5}
    switch( region )
 804971e:	2801      	cmp	r0, #1
{
 8049720:	460c      	mov	r4, r1
 8049722:	4611      	mov	r1, r2
 8049724:	461a      	mov	r2, r3
 8049726:	e9dd 3502 	ldrd	r3, r5, [sp, #8]
    switch( region )
 804972a:	d104      	bne.n	8049736 <RegionLinkAdrReq+0x1a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 804972c:	9502      	str	r5, [sp, #8]
 804972e:	4620      	mov	r0, r4
        default:
        {
            return 0;
        }
    }
}
 8049730:	bc30      	pop	{r4, r5}
        AU915_LINK_ADR_REQ( );
 8049732:	f000 badb 	b.w	8049cec <RegionAU915LinkAdrReq>
}
 8049736:	2000      	movs	r0, #0
 8049738:	bc30      	pop	{r4, r5}
 804973a:	4770      	bx	lr

0804973c <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
    switch( region )
 804973c:	2801      	cmp	r0, #1
 804973e:	d102      	bne.n	8049746 <RegionRxParamSetupReq+0xa>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8049740:	4608      	mov	r0, r1
 8049742:	f000 bbdf 	b.w	8049f04 <RegionAU915RxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 8049746:	2000      	movs	r0, #0
 8049748:	4770      	bx	lr

0804974a <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
    switch( region )
 804974a:	2801      	cmp	r0, #1
 804974c:	d102      	bne.n	8049754 <RegionNewChannelReq+0xa>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 804974e:	4608      	mov	r0, r1
 8049750:	f000 bbfe 	b.w	8049f50 <RegionAU915NewChannelReq>
        default:
        {
            return 0;
        }
    }
}
 8049754:	2000      	movs	r0, #0
 8049756:	4770      	bx	lr

08049758 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
    switch( region )
 8049758:	2801      	cmp	r0, #1
 804975a:	d102      	bne.n	8049762 <RegionTxParamSetupReq+0xa>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 804975c:	4608      	mov	r0, r1
 804975e:	f000 bbf9 	b.w	8049f54 <RegionAU915TxParamSetupReq>
        default:
        {
            return 0;
        }
    }
}
 8049762:	2000      	movs	r0, #0
 8049764:	4770      	bx	lr

08049766 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
    switch( region )
 8049766:	2801      	cmp	r0, #1
 8049768:	d102      	bne.n	8049770 <RegionDlChannelReq+0xa>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 804976a:	4608      	mov	r0, r1
 804976c:	f000 bbf4 	b.w	8049f58 <RegionAU915DlChannelReq>
        default:
        {
            return 0;
        }
    }
}
 8049770:	2000      	movs	r0, #0
 8049772:	4770      	bx	lr

08049774 <RegionCalcBackOff>:
    }
}

void RegionCalcBackOff( LoRaMacRegion_t region, CalcBackOffParams_t* calcBackOff )
{
    switch( region )
 8049774:	2801      	cmp	r0, #1
 8049776:	d102      	bne.n	804977e <RegionCalcBackOff+0xa>
    {
        AS923_CALC_BACKOFF( );
        AU915_CALC_BACKOFF( );
 8049778:	4608      	mov	r0, r1
 804977a:	f000 bbef 	b.w	8049f5c <RegionAU915CalcBackOff>
        default:
        {
            break;
        }
    }
}
 804977e:	4770      	bx	lr

08049780 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8049780:	b410      	push	{r4}
    switch( region )
 8049782:	2801      	cmp	r0, #1
{
 8049784:	460c      	mov	r4, r1
 8049786:	4611      	mov	r1, r2
 8049788:	461a      	mov	r2, r3
 804978a:	9b01      	ldr	r3, [sp, #4]
    switch( region )
 804978c:	d104      	bne.n	8049798 <RegionNextChannel+0x18>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 804978e:	4620      	mov	r0, r4
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
        }
    }
}
 8049790:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_NEXT_CHANNEL( );
 8049794:	f000 bc00 	b.w	8049f98 <RegionAU915NextChannel>
}
 8049798:	2009      	movs	r0, #9
 804979a:	f85d 4b04 	ldr.w	r4, [sp], #4
 804979e:	4770      	bx	lr

080497a0 <RegionApplyDrOffset>:
    }
}

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
    switch( region )
 80497a0:	2801      	cmp	r0, #1
{
 80497a2:	b410      	push	{r4}
 80497a4:	460c      	mov	r4, r1
 80497a6:	4611      	mov	r1, r2
    switch( region )
 80497a8:	d105      	bne.n	80497b6 <RegionApplyDrOffset+0x16>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 80497aa:	4620      	mov	r0, r4
 80497ac:	461a      	mov	r2, r3
        default:
        {
            return dr;
        }
    }
}
 80497ae:	f85d 4b04 	ldr.w	r4, [sp], #4
        AU915_APPLY_DR_OFFSET( );
 80497b2:	f000 bc93 	b.w	804a0dc <RegionAU915ApplyDrOffset>
}
 80497b6:	b2d0      	uxtb	r0, r2
 80497b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80497bc:	4770      	bx	lr
	...

080497c0 <VerifyRfFreq>:
}

static bool VerifyRfFreq( uint32_t freq )
{
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80497c0:	4b0a      	ldr	r3, [pc, #40]	; (80497ec <VerifyRfFreq+0x2c>)
{
 80497c2:	b510      	push	{r4, lr}
    if( Radio.CheckRfFrequency( freq ) == false )
 80497c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
{
 80497c6:	4604      	mov	r4, r0
    if( Radio.CheckRfFrequency( freq ) == false )
 80497c8:	4798      	blx	r3
 80497ca:	b170      	cbz	r0, 80497ea <VerifyRfFreq+0x2a>
    {
        return false;
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 80497cc:	4b08      	ldr	r3, [pc, #32]	; (80497f0 <VerifyRfFreq+0x30>)
 80497ce:	4a09      	ldr	r2, [pc, #36]	; (80497f4 <VerifyRfFreq+0x34>)
 80497d0:	4423      	add	r3, r4
 80497d2:	4293      	cmp	r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80497d4:	bf9f      	itttt	ls
 80497d6:	4a08      	ldrls	r2, [pc, #32]	; (80497f8 <VerifyRfFreq+0x38>)
 80497d8:	fbb3 f0f2 	udivls	r0, r3, r2
 80497dc:	fb02 3010 	mlsls	r0, r2, r0, r3
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 80497e0:	fab0 f080 	clzls	r0, r0
 80497e4:	bf94      	ite	ls
 80497e6:	0940      	lsrls	r0, r0, #5
        return false;
 80497e8:	2000      	movhi	r0, #0
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
    {
        return false;
    }
    return true;
}
 80497ea:	bd10      	pop	{r4, pc}
 80497ec:	0804e1d8 	.word	0x0804e1d8
 80497f0:	c8f78f60 	.word	0xc8f78f60
 80497f4:	00401640 	.word	0x00401640
 80497f8:	000927c0 	.word	0x000927c0

080497fc <RegionAU915GetPhyParam>:
    *delayTx = delayTransmission;
    return nbEnabledChannels;
}

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 80497fc:	b507      	push	{r0, r1, r2, lr}
    PhyParam_t phyParam = { 0 };
 80497fe:	2300      	movs	r3, #0
 8049800:	9300      	str	r3, [sp, #0]

    switch( getPhy->Attribute )
 8049802:	7803      	ldrb	r3, [r0, #0]
 8049804:	3b01      	subs	r3, #1
 8049806:	2b34      	cmp	r3, #52	; 0x34
 8049808:	d832      	bhi.n	8049870 <RegionAU915GetPhyParam+0x74>
 804980a:	e8df f003 	tbb	[pc, r3]
 804980e:	1f1b      	.short	0x1f1b
 8049810:	21313131 	.word	0x21313131
 8049814:	31313131 	.word	0x31313131
 8049818:	4d43413f 	.word	0x4d43413f
 804981c:	5e5b5831 	.word	0x5e5b5831
 8049820:	6a676461 	.word	0x6a676461
 8049824:	751d7331 	.word	0x751d7331
 8049828:	7d7b7977 	.word	0x7d7b7977
 804982c:	24827f31 	.word	0x24827f31
 8049830:	31313131 	.word	0x31313131
 8049834:	31313131 	.word	0x31313131
 8049838:	31313131 	.word	0x31313131
 804983c:	8c843131 	.word	0x8c843131
 8049840:	1d8e      	.short	0x1d8e
 8049842:	8c          	.byte	0x8c
 8049843:	00          	.byte	0x00
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8049844:	78c3      	ldrb	r3, [r0, #3]
 8049846:	b91b      	cbnz	r3, 8049850 <RegionAU915GetPhyParam+0x54>
            phyParam.Value = AU915_RX_WND_2_FREQ;
            break;
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8049848:	2308      	movs	r3, #8
 804984a:	e002      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0)
 804984c:	7883      	ldrb	r3, [r0, #2]
 804984e:	b17b      	cbz	r3, 8049870 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8049850:	2302      	movs	r3, #2
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
            break;
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 8049852:	9300      	str	r3, [sp, #0]
            break;
 8049854:	e00c      	b.n	8049870 <RegionAU915GetPhyParam+0x74>
            if( getPhy->UplinkDwellTime == 0)
 8049856:	7882      	ldrb	r2, [r0, #2]
 8049858:	f990 3001 	ldrsb.w	r3, [r0, #1]
 804985c:	b962      	cbnz	r2, 8049878 <RegionAU915GetPhyParam+0x7c>
    if( dr == minDr )
 804985e:	b12b      	cbz	r3, 804986c <RegionAU915GetPhyParam+0x70>
    else if( dr == DR_8 )
 8049860:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 8049862:	bf1a      	itte	ne
 8049864:	f103 33ff 	addne.w	r3, r3, #4294967295
 8049868:	b2da      	uxtbne	r2, r3
        nextLowerDr = DR_6;
 804986a:	2206      	moveq	r2, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_TX_MIN_DATARATE );
 804986c:	b252      	sxtb	r2, r2
 804986e:	9200      	str	r2, [sp, #0]
            break;
        }
    }

    return phyParam;
}
 8049870:	9800      	ldr	r0, [sp, #0]
 8049872:	b003      	add	sp, #12
 8049874:	f85d fb04 	ldr.w	pc, [sp], #4
    if( dr == minDr )
 8049878:	2b02      	cmp	r3, #2
 804987a:	d005      	beq.n	8049888 <RegionAU915GetPhyParam+0x8c>
    else if( dr == DR_8 )
 804987c:	2b08      	cmp	r3, #8
        nextLowerDr = dr - 1;
 804987e:	bf1a      	itte	ne
 8049880:	f103 33ff 	addne.w	r3, r3, #4294967295
 8049884:	b2db      	uxtbne	r3, r3
        nextLowerDr = DR_6;
 8049886:	2306      	moveq	r3, #6
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AU915_DWELL_LIMIT_DATARATE );
 8049888:	b25b      	sxtb	r3, r3
 804988a:	e7e2      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_LIMIT;
 804988c:	2340      	movs	r3, #64	; 0x40
 804988e:	e7e0      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_ADR_ACK_DELAY;
 8049890:	2320      	movs	r3, #32
 8049892:	e7de      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            if( getPhy->UplinkDwellTime == 0 )
 8049894:	7881      	ldrb	r1, [r0, #2]
 8049896:	f990 2001 	ldrsb.w	r2, [r0, #1]
 804989a:	4b25      	ldr	r3, [pc, #148]	; (8049930 <RegionAU915GetPhyParam+0x134>)
 804989c:	b909      	cbnz	r1, 80498a2 <RegionAU915GetPhyParam+0xa6>
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 804989e:	5c9b      	ldrb	r3, [r3, r2]
 80498a0:	e7d7      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 80498a2:	4413      	add	r3, r2
 80498a4:	7b9b      	ldrb	r3, [r3, #14]
 80498a6:	e7d4      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
 80498a8:	f990 2001 	ldrsb.w	r2, [r0, #1]
 80498ac:	4b20      	ldr	r3, [pc, #128]	; (8049930 <RegionAU915GetPhyParam+0x134>)
            if( getPhy->UplinkDwellTime == 0)
 80498ae:	7881      	ldrb	r1, [r0, #2]
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 80498b0:	4413      	add	r3, r2
            if( getPhy->UplinkDwellTime == 0)
 80498b2:	b909      	cbnz	r1, 80498b8 <RegionAU915GetPhyParam+0xbc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 80498b4:	7f1b      	ldrb	r3, [r3, #28]
 80498b6:	e7cc      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 80498b8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80498bc:	e7c9      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_RX_WINDOW;
 80498be:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80498c2:	e7c6      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY1;
 80498c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80498c8:	e7c3      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_RECEIVE_DELAY2;
 80498ca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80498ce:	e7c0      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY1;
 80498d0:	f241 3388 	movw	r3, #5000	; 0x1388
 80498d4:	e7bd      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_JOIN_ACCEPT_DELAY2;
 80498d6:	f241 7370 	movw	r3, #6000	; 0x1770
 80498da:	e7ba      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_FCNT_GAP;
 80498dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80498e0:	e7b7      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = ( AU915_ACKTIMEOUT + randr( -AU915_ACK_TIMEOUT_RND, AU915_ACK_TIMEOUT_RND ) );
 80498e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80498e6:	4813      	ldr	r0, [pc, #76]	; (8049934 <RegionAU915GetPhyParam+0x138>)
 80498e8:	f001 f90a 	bl	804ab00 <randr>
 80498ec:	f500 60fa 	add.w	r0, r0, #2000	; 0x7d0
 80498f0:	9000      	str	r0, [sp, #0]
            break;
 80498f2:	e7bd      	b.n	8049870 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_RX_WND_2_FREQ;
 80498f4:	4b10      	ldr	r3, [pc, #64]	; (8049938 <RegionAU915GetPhyParam+0x13c>)
 80498f6:	e7ac      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 80498f8:	4b10      	ldr	r3, [pc, #64]	; (804993c <RegionAU915GetPhyParam+0x140>)
 80498fa:	e7aa      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 80498fc:	4b10      	ldr	r3, [pc, #64]	; (8049940 <RegionAU915GetPhyParam+0x144>)
 80498fe:	e7a8      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8049900:	2348      	movs	r3, #72	; 0x48
 8049902:	e7a6      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Channels = NvmCtx.Channels;
 8049904:	4b0f      	ldr	r3, [pc, #60]	; (8049944 <RegionAU915GetPhyParam+0x148>)
 8049906:	e7a4      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8049908:	2301      	movs	r3, #1
 804990a:	e7a2      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 804990c:	4b0e      	ldr	r3, [pc, #56]	; (8049948 <RegionAU915GetPhyParam+0x14c>)
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 804990e:	9300      	str	r3, [sp, #0]
            break;
 8049910:	e7ae      	b.n	8049870 <RegionAU915GetPhyParam+0x74>
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8049912:	4b0e      	ldr	r3, [pc, #56]	; (804994c <RegionAU915GetPhyParam+0x150>)
 8049914:	e7fb      	b.n	804990e <RegionAU915GetPhyParam+0x112>
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8049916:	f240 3313 	movw	r3, #787	; 0x313
 804991a:	f8ad 3000 	strh.w	r3, [sp]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 804991e:	2301      	movs	r3, #1
 8049920:	f88d 3002 	strb.w	r3, [sp, #2]
            break;
 8049924:	e7a4      	b.n	8049870 <RegionAU915GetPhyParam+0x74>
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8049926:	230a      	movs	r3, #10
 8049928:	e793      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
            phyParam.Value = AU915_BEACON_CHANNEL_STEPWIDTH;
 804992a:	4b09      	ldr	r3, [pc, #36]	; (8049950 <RegionAU915GetPhyParam+0x154>)
 804992c:	e791      	b.n	8049852 <RegionAU915GetPhyParam+0x56>
 804992e:	bf00      	nop
 8049930:	0804e590 	.word	0x0804e590
 8049934:	fffffc18 	.word	0xfffffc18
 8049938:	370870a0 	.word	0x370870a0
 804993c:	200093d4 	.word	0x200093d4
 8049940:	200093ec 	.word	0x200093ec
 8049944:	20009064 	.word	0x20009064
 8049948:	41f00000 	.word	0x41f00000
 804994c:	3e19999a 	.word	0x3e19999a
 8049950:	000927c0 	.word	0x000927c0

08049954 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
    RegionCommonSetBandTxDone( txDone->Joined, &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band], txDone->LastTxDoneTime );
 8049954:	4906      	ldr	r1, [pc, #24]	; (8049970 <RegionAU915SetBandTxDone+0x1c>)
 8049956:	7803      	ldrb	r3, [r0, #0]
 8049958:	220c      	movs	r2, #12
 804995a:	fb02 1303 	mla	r3, r2, r3, r1
 804995e:	6842      	ldr	r2, [r0, #4]
 8049960:	7a5b      	ldrb	r3, [r3, #9]
 8049962:	7840      	ldrb	r0, [r0, #1]
 8049964:	3336      	adds	r3, #54	; 0x36
 8049966:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 804996a:	f000 bc5d 	b.w	804a228 <RegionCommonSetBandTxDone>
 804996e:	bf00      	nop
 8049970:	20009064 	.word	0x20009064

08049974 <RegionAU915InitDefaults>:
}

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8049974:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    Band_t bands[AU915_MAX_NB_BANDS] =
 8049976:	2301      	movs	r3, #1
 8049978:	f8ad 3000 	strh.w	r3, [sp]
    {
        AU915_BAND0
    };

    switch( params->Type )
 804997c:	7903      	ldrb	r3, [r0, #4]
    Band_t bands[AU915_MAX_NB_BANDS] =
 804997e:	2400      	movs	r4, #0
    switch( params->Type )
 8049980:	2b01      	cmp	r3, #1
    Band_t bands[AU915_MAX_NB_BANDS] =
 8049982:	f88d 4002 	strb.w	r4, [sp, #2]
 8049986:	e9cd 4401 	strd	r4, r4, [sp, #4]
 804998a:	9403      	str	r4, [sp, #12]
    switch( params->Type )
 804998c:	d04b      	beq.n	8049a26 <RegionAU915InitDefaults+0xb2>
 804998e:	d303      	bcc.n	8049998 <RegionAU915InitDefaults+0x24>
 8049990:	2b02      	cmp	r3, #2
 8049992:	d03f      	beq.n	8049a14 <RegionAU915InitDefaults+0xa0>
        default:
        {
            break;
        }
    }
}
 8049994:	b004      	add	sp, #16
 8049996:	bd70      	pop	{r4, r5, r6, pc}
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8049998:	2210      	movs	r2, #16
 804999a:	4669      	mov	r1, sp
 804999c:	482b      	ldr	r0, [pc, #172]	; (8049a4c <RegionAU915InitDefaults+0xd8>)
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 804999e:	4d2c      	ldr	r5, [pc, #176]	; (8049a50 <RegionAU915InitDefaults+0xdc>)
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 80499a0:	f001 f8bb 	bl	804ab1a <memcpy1>
 80499a4:	4b2b      	ldr	r3, [pc, #172]	; (8049a54 <RegionAU915InitDefaults+0xe0>)
 80499a6:	4a2c      	ldr	r2, [pc, #176]	; (8049a58 <RegionAU915InitDefaults+0xe4>)
 80499a8:	4619      	mov	r1, r3
 80499aa:	4618      	mov	r0, r3
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80499ac:	2650      	movs	r6, #80	; 0x50
                NvmCtx.Channels[i].Frequency = 915200000 + i * 200000;
 80499ae:	600a      	str	r2, [r1, #0]
 80499b0:	f502 3243 	add.w	r2, r2, #199680	; 0x30c00
 80499b4:	f502 72a0 	add.w	r2, r2, #320	; 0x140
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 80499b8:	42aa      	cmp	r2, r5
                NvmCtx.Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80499ba:	720e      	strb	r6, [r1, #8]
                NvmCtx.Channels[i].Band = 0;
 80499bc:	724c      	strb	r4, [r1, #9]
 80499be:	f101 010c 	add.w	r1, r1, #12
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 80499c2:	d1f4      	bne.n	80499ae <RegionAU915InitDefaults+0x3a>
 80499c4:	4a25      	ldr	r2, [pc, #148]	; (8049a5c <RegionAU915InitDefaults+0xe8>)
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 80499c6:	4926      	ldr	r1, [pc, #152]	; (8049a60 <RegionAU915InitDefaults+0xec>)
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 80499c8:	2566      	movs	r5, #102	; 0x66
                NvmCtx.Channels[i].Band = 0;
 80499ca:	2400      	movs	r4, #0
                NvmCtx.Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 80499cc:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
 80499d0:	f502 12c3 	add.w	r2, r2, #1597440	; 0x186000
 80499d4:	f502 6220 	add.w	r2, r2, #2560	; 0xa00
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 80499d8:	428a      	cmp	r2, r1
                NvmCtx.Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 80499da:	f883 5308 	strb.w	r5, [r3, #776]	; 0x308
                NvmCtx.Channels[i].Band = 0;
 80499de:	f883 4309 	strb.w	r4, [r3, #777]	; 0x309
 80499e2:	f103 030c 	add.w	r3, r3, #12
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 80499e6:	d1f1      	bne.n	80499cc <RegionAU915InitDefaults+0x58>
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 80499e8:	f04f 33ff 	mov.w	r3, #4294967295
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80499ec:	491d      	ldr	r1, [pc, #116]	; (8049a64 <RegionAU915InitDefaults+0xf0>)
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 80499ee:	f8c0 3388 	str.w	r3, [r0, #904]	; 0x388
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 80499f2:	f8c0 338c 	str.w	r3, [r0, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 80499f6:	23ff      	movs	r3, #255	; 0xff
 80499f8:	f8c0 3390 	str.w	r3, [r0, #912]	; 0x390
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80499fc:	2206      	movs	r2, #6
 80499fe:	f1a1 0018 	sub.w	r0, r1, #24
 8049a02:	f000 fc02 	bl	804a20a <RegionCommonChanMaskCopy>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 8049a06:	4918      	ldr	r1, [pc, #96]	; (8049a68 <RegionAU915InitDefaults+0xf4>)
 8049a08:	2206      	movs	r2, #6
 8049a0a:	f101 000c 	add.w	r0, r1, #12
 8049a0e:	f000 fbfc 	bl	804a20a <RegionCommonChanMaskCopy>
            break;
 8049a12:	e7bf      	b.n	8049994 <RegionAU915InitDefaults+0x20>
            if( params->NvmCtx != 0 )
 8049a14:	6801      	ldr	r1, [r0, #0]
 8049a16:	2900      	cmp	r1, #0
 8049a18:	d0bc      	beq.n	8049994 <RegionAU915InitDefaults+0x20>
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8049a1a:	f44f 7265 	mov.w	r2, #916	; 0x394
 8049a1e:	480d      	ldr	r0, [pc, #52]	; (8049a54 <RegionAU915InitDefaults+0xe0>)
 8049a20:	f001 f87b 	bl	804ab1a <memcpy1>
 8049a24:	e7b6      	b.n	8049994 <RegionAU915InitDefaults+0x20>
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8049a26:	490f      	ldr	r1, [pc, #60]	; (8049a64 <RegionAU915InitDefaults+0xf0>)
 8049a28:	2206      	movs	r2, #6
 8049a2a:	f1a1 0018 	sub.w	r0, r1, #24
 8049a2e:	f000 fbec 	bl	804a20a <RegionCommonChanMaskCopy>
 8049a32:	4b0e      	ldr	r3, [pc, #56]	; (8049a6c <RegionAU915InitDefaults+0xf8>)
 8049a34:	f103 010c 	add.w	r1, r3, #12
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8049a38:	881a      	ldrh	r2, [r3, #0]
 8049a3a:	f833 0c0c 	ldrh.w	r0, [r3, #-12]
 8049a3e:	4002      	ands	r2, r0
 8049a40:	f823 2b02 	strh.w	r2, [r3], #2
            for( uint8_t i = 0; i < 6; i++ )
 8049a44:	428b      	cmp	r3, r1
 8049a46:	d1f7      	bne.n	8049a38 <RegionAU915InitDefaults+0xc4>
 8049a48:	e7a4      	b.n	8049994 <RegionAU915InitDefaults+0x20>
 8049a4a:	bf00      	nop
 8049a4c:	200093c4 	.word	0x200093c4
 8049a50:	37502800 	.word	0x37502800
 8049a54:	20009064 	.word	0x20009064
 8049a58:	368cd800 	.word	0x368cd800
 8049a5c:	36978660 	.word	0x36978660
 8049a60:	375ad660 	.word	0x375ad660
 8049a64:	200093ec 	.word	0x200093ec
 8049a68:	200093d4 	.word	0x200093d4
 8049a6c:	200093e0 	.word	0x200093e0

08049a70 <RegionAU915ApplyCFList>:
            return false;
    }
}

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8049a70:	b530      	push	{r4, r5, lr}
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8049a72:	7903      	ldrb	r3, [r0, #4]
 8049a74:	2b10      	cmp	r3, #16
 8049a76:	d11d      	bne.n	8049ab4 <RegionAU915ApplyCFList+0x44>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8049a78:	6800      	ldr	r0, [r0, #0]
 8049a7a:	7bc3      	ldrb	r3, [r0, #15]
 8049a7c:	2b01      	cmp	r3, #1
 8049a7e:	d119      	bne.n	8049ab4 <RegionAU915ApplyCFList+0x44>
 8049a80:	4b0d      	ldr	r3, [pc, #52]	; (8049ab8 <RegionAU915ApplyCFList+0x48>)
 8049a82:	2100      	movs	r1, #0
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
        if( chMaskItr == 4 )
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8049a84:	f2a3 356e 	subw	r5, r3, #878	; 0x36e
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8049a88:	f810 2011 	ldrb.w	r2, [r0, r1, lsl #1]
 8049a8c:	805a      	strh	r2, [r3, #2]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8049a8e:	eb00 0441 	add.w	r4, r0, r1, lsl #1
        if( chMaskItr == 4 )
 8049a92:	2904      	cmp	r1, #4
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8049a94:	7864      	ldrb	r4, [r4, #1]
 8049a96:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8049a9a:	f823 2f02 	strh.w	r2, [r3, #2]!
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8049a9e:	bf04      	itt	eq
 8049aa0:	b2d2      	uxtbeq	r2, r2
 8049aa2:	f8a5 2378 	strheq.w	r2, [r5, #888]	; 0x378
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8049aa6:	899a      	ldrh	r2, [r3, #12]
 8049aa8:	881c      	ldrh	r4, [r3, #0]
 8049aaa:	3101      	adds	r1, #1
 8049aac:	4022      	ands	r2, r4
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8049aae:	2905      	cmp	r1, #5
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8049ab0:	819a      	strh	r2, [r3, #12]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8049ab2:	d1e9      	bne.n	8049a88 <RegionAU915ApplyCFList+0x18>
    }
}
 8049ab4:	bd30      	pop	{r4, r5, pc}
 8049ab6:	bf00      	nop
 8049ab8:	200093d2 	.word	0x200093d2

08049abc <RegionAU915ComputeRxWindowParameters>:
    }
    return true;
}

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8049abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    double tSymbol = 0.0;

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8049abe:	280d      	cmp	r0, #13
 8049ac0:	bfa8      	it	ge
 8049ac2:	200d      	movge	r0, #13
{
 8049ac4:	4616      	mov	r6, r2
    switch( BandwidthsAU915[drIndex] )
 8049ac6:	4a1a      	ldr	r2, [pc, #104]	; (8049b30 <RegionAU915ComputeRxWindowParameters+0x74>)
 8049ac8:	4f1a      	ldr	r7, [pc, #104]	; (8049b34 <RegionAU915ComputeRxWindowParameters+0x78>)
{
 8049aca:	ed2d 8b02 	vpush	{d8}
 8049ace:	461c      	mov	r4, r3
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8049ad0:	7058      	strb	r0, [r3, #1]
    switch( BandwidthsAU915[drIndex] )
 8049ad2:	0083      	lsls	r3, r0, #2
{
 8049ad4:	460d      	mov	r5, r1
    switch( BandwidthsAU915[drIndex] )
 8049ad6:	18d1      	adds	r1, r2, r3
{
 8049ad8:	b083      	sub	sp, #12
    switch( BandwidthsAU915[drIndex] )
 8049ada:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8049adc:	42b9      	cmp	r1, r7
 8049ade:	d025      	beq.n	8049b2c <RegionAU915ComputeRxWindowParameters+0x70>
            return 0;
 8049ae0:	4f15      	ldr	r7, [pc, #84]	; (8049b38 <RegionAU915ComputeRxWindowParameters+0x7c>)
 8049ae2:	42b9      	cmp	r1, r7
 8049ae4:	bf0c      	ite	eq
 8049ae6:	2102      	moveq	r1, #2
 8049ae8:	2100      	movne	r1, #0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049aea:	4413      	add	r3, r2
 8049aec:	4402      	add	r2, r0
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8049aee:	70a1      	strb	r1, [r4, #2]
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049af0:	f892 0078 	ldrb.w	r0, [r2, #120]	; 0x78
 8049af4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8049af6:	f000 fc2d 	bl	804a354 <RegionCommonComputeSymbolTimeLoRa>

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8049afa:	4b10      	ldr	r3, [pc, #64]	; (8049b3c <RegionAU915ComputeRxWindowParameters+0x80>)
    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8049afc:	eeb0 8a40 	vmov.f32	s16, s0
 8049b00:	eef0 8a60 	vmov.f32	s17, s1
    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8049b04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8049b06:	4798      	blx	r3
 8049b08:	eeb0 0a48 	vmov.f32	s0, s16
 8049b0c:	eef0 0a68 	vmov.f32	s1, s17
 8049b10:	f104 030c 	add.w	r3, r4, #12
 8049b14:	9300      	str	r3, [sp, #0]
 8049b16:	4602      	mov	r2, r0
 8049b18:	f104 0308 	add.w	r3, r4, #8
 8049b1c:	4631      	mov	r1, r6
 8049b1e:	4628      	mov	r0, r5
 8049b20:	f000 fc34 	bl	804a38c <RegionCommonComputeRxWindowParameters>
}
 8049b24:	b003      	add	sp, #12
 8049b26:	ecbd 8b02 	vpop	{d8}
 8049b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return 1;
 8049b2c:	2101      	movs	r1, #1
 8049b2e:	e7dc      	b.n	8049aea <RegionAU915ComputeRxWindowParameters+0x2e>
 8049b30:	0804e590 	.word	0x0804e590
 8049b34:	0003d090 	.word	0x0003d090
 8049b38:	0007a120 	.word	0x0007a120
 8049b3c:	0804e1d8 	.word	0x0804e1d8

08049b40 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8049b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int8_t dr = rxConfig->Datarate;
    uint8_t maxPayload = 0;
    int8_t phyDr = 0;
    uint32_t frequency = rxConfig->Frequency;

    if( Radio.GetStatus( ) != RF_IDLE )
 8049b44:	4e26      	ldr	r6, [pc, #152]	; (8049be0 <RegionAU915RxConfig+0xa0>)
    int8_t dr = rxConfig->Datarate;
 8049b46:	f990 8001 	ldrsb.w	r8, [r0, #1]
    if( Radio.GetStatus( ) != RF_IDLE )
 8049b4a:	68f3      	ldr	r3, [r6, #12]
    uint32_t frequency = rxConfig->Frequency;
 8049b4c:	6845      	ldr	r5, [r0, #4]
{
 8049b4e:	b08d      	sub	sp, #52	; 0x34
 8049b50:	4604      	mov	r4, r0
 8049b52:	468b      	mov	fp, r1
    if( Radio.GetStatus( ) != RF_IDLE )
 8049b54:	4798      	blx	r3
 8049b56:	2800      	cmp	r0, #0
 8049b58:	d140      	bne.n	8049bdc <RegionAU915RxConfig+0x9c>
    {
        return false;
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8049b5a:	7ce3      	ldrb	r3, [r4, #19]
 8049b5c:	b933      	cbnz	r3, 8049b6c <RegionAU915RxConfig+0x2c>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 8049b5e:	7825      	ldrb	r5, [r4, #0]
 8049b60:	4a20      	ldr	r2, [pc, #128]	; (8049be4 <RegionAU915RxConfig+0xa4>)
 8049b62:	4b21      	ldr	r3, [pc, #132]	; (8049be8 <RegionAU915RxConfig+0xa8>)
 8049b64:	f005 0507 	and.w	r5, r5, #7
 8049b68:	fb02 3505 	mla	r5, r2, r5, r3
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8049b6c:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8049bf0 <RegionAU915RxConfig+0xb0>

    Radio.SetChannel( frequency );
 8049b70:	6973      	ldr	r3, [r6, #20]
    phyDr = DataratesAU915[dr];
 8049b72:	eb09 0a08 	add.w	sl, r9, r8
    Radio.SetChannel( frequency );
 8049b76:	4628      	mov	r0, r5
    phyDr = DataratesAU915[dr];
 8049b78:	f99a 2078 	ldrsb.w	r2, [sl, #120]	; 0x78
 8049b7c:	920b      	str	r2, [sp, #44]	; 0x2c
    Radio.SetChannel( frequency );
 8049b7e:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8049b80:	7ca3      	ldrb	r3, [r4, #18]
 8049b82:	8927      	ldrh	r7, [r4, #8]
 8049b84:	9309      	str	r3, [sp, #36]	; 0x24
 8049b86:	2000      	movs	r0, #0
 8049b88:	2301      	movs	r3, #1
 8049b8a:	9702      	str	r7, [sp, #8]
 8049b8c:	2708      	movs	r7, #8
 8049b8e:	e9cd 0307 	strd	r0, r3, [sp, #28]
 8049b92:	e9cd 0700 	strd	r0, r7, [sp]
 8049b96:	e9cd 0005 	strd	r0, r0, [sp, #20]
 8049b9a:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8049b9e:	78a1      	ldrb	r1, [r4, #2]
 8049ba0:	6a37      	ldr	r7, [r6, #32]
 8049ba2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8049ba4:	4618      	mov	r0, r3
 8049ba6:	47b8      	blx	r7

    if( rxConfig->RepeaterSupport == true )
 8049ba8:	7c63      	ldrb	r3, [r4, #17]
 8049baa:	b1a3      	cbz	r3, 8049bd6 <RegionAU915RxConfig+0x96>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8049bac:	f89a 101c 	ldrb.w	r1, [sl, #28]
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORA_MAC_FRMPAYLOAD_OVERHEAD );
 8049bb0:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8049bb2:	310d      	adds	r1, #13
 8049bb4:	b2c9      	uxtb	r1, r1
 8049bb6:	2001      	movs	r0, #1
 8049bb8:	4798      	blx	r3
    TVL1( PRINTF( "RX on freq %d Hz at DR %d\n\r", frequency, dr );)
    PRINTF( "RX on freq %d Hz at DR %d band %d channel %d \n\r", frequency, dr, rxConfig->Bandwidth, rxConfig->Channel );
 8049bba:	7822      	ldrb	r2, [r4, #0]
 8049bbc:	9200      	str	r2, [sp, #0]
 8049bbe:	78a3      	ldrb	r3, [r4, #2]
 8049bc0:	480a      	ldr	r0, [pc, #40]	; (8049bec <RegionAU915RxConfig+0xac>)
 8049bc2:	4642      	mov	r2, r8
 8049bc4:	4629      	mov	r1, r5
 8049bc6:	f000 ff49 	bl	804aa5c <TraceSend>
    *datarate = (uint8_t) dr;
 8049bca:	f88b 8000 	strb.w	r8, [fp]
    return true;
 8049bce:	2001      	movs	r0, #1
}
 8049bd0:	b00d      	add	sp, #52	; 0x34
 8049bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8049bd6:	f819 1008 	ldrb.w	r1, [r9, r8]
 8049bda:	e7e9      	b.n	8049bb0 <RegionAU915RxConfig+0x70>
        return false;
 8049bdc:	2000      	movs	r0, #0
 8049bde:	e7f7      	b.n	8049bd0 <RegionAU915RxConfig+0x90>
 8049be0:	0804e1d8 	.word	0x0804e1d8
 8049be4:	000927c0 	.word	0x000927c0
 8049be8:	370870a0 	.word	0x370870a0
 8049bec:	0804e8c3 	.word	0x0804e8c3
 8049bf0:	0804e590 	.word	0x0804e590

08049bf4 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8049bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049bf8:	b08f      	sub	sp, #60	; 0x3c
 8049bfa:	e9cd 120b 	strd	r1, r2, [sp, #44]	; 0x2c
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049bfe:	4b35      	ldr	r3, [pc, #212]	; (8049cd4 <RegionAU915TxConfig+0xe0>)
 8049c00:	f990 1001 	ldrsb.w	r1, [r0, #1]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049c04:	4e34      	ldr	r6, [pc, #208]	; (8049cd8 <RegionAU915TxConfig+0xe4>)
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049c06:	185a      	adds	r2, r3, r1
{
 8049c08:	4604      	mov	r4, r0
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8049c0a:	f992 7078 	ldrsb.w	r7, [r2, #120]	; 0x78
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049c0e:	7802      	ldrb	r2, [r0, #0]
 8049c10:	200c      	movs	r0, #12
 8049c12:	fb00 6202 	mla	r2, r0, r2, r6
    switch( BandwidthsAU915[drIndex] )
 8049c16:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049c1a:	7a52      	ldrb	r2, [r2, #9]
    switch( BandwidthsAU915[drIndex] )
 8049c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8049c1e:	eb06 1202 	add.w	r2, r6, r2, lsl #4
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8049c22:	f992 9362 	ldrsb.w	r9, [r2, #866]	; 0x362
 8049c26:	f994 2002 	ldrsb.w	r2, [r4, #2]
 8049c2a:	4591      	cmp	r9, r2
 8049c2c:	bfb8      	it	lt
 8049c2e:	4691      	movlt	r9, r2
    switch( BandwidthsAU915[drIndex] )
 8049c30:	4a2a      	ldr	r2, [pc, #168]	; (8049cdc <RegionAU915TxConfig+0xe8>)
 8049c32:	4293      	cmp	r3, r2
 8049c34:	d04b      	beq.n	8049cce <RegionAU915TxConfig+0xda>
            return 0;
 8049c36:	4a2a      	ldr	r2, [pc, #168]	; (8049ce0 <RegionAU915TxConfig+0xec>)
 8049c38:	4293      	cmp	r3, r2
 8049c3a:	bf0c      	ite	eq
 8049c3c:	f04f 0802 	moveq.w	r8, #2
 8049c40:	f04f 0800 	movne.w	r8, #0
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
    int8_t phyTxPower = 0;

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049c44:	edd4 0a02 	vldr	s1, [r4, #8]
 8049c48:	ed94 0a01 	vldr	s0, [r4, #4]
    //PRINTF( "TX power %d, txPowerLimited %d, txConfig->MaxEirp %d, txConfig->AntennaGain %d \n\r", phyTxPower, txPowerLimited, (int8_t)(txConfig->MaxEirp*100), (int8_t)(txConfig->AntennaGain*100));
    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049c4c:	f8df a098 	ldr.w	sl, [pc, #152]	; 8049ce8 <RegionAU915TxConfig+0xf4>
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049c50:	4648      	mov	r0, r9
 8049c52:	f000 fbfd 	bl	804a450 <RegionCommonComputeTxPower>
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049c56:	7822      	ldrb	r2, [r4, #0]
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8049c58:	900d      	str	r0, [sp, #52]	; 0x34
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8049c5a:	f04f 0b0c 	mov.w	fp, #12
 8049c5e:	fb0b f202 	mul.w	r2, fp, r2
 8049c62:	f8da 3014 	ldr.w	r3, [sl, #20]
 8049c66:	58b0      	ldr	r0, [r6, r2]
 8049c68:	4798      	blx	r3

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8049c6a:	2200      	movs	r2, #0
 8049c6c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8049c70:	2501      	movs	r5, #1
 8049c72:	e9cd 2307 	strd	r2, r3, [sp, #28]
 8049c76:	2308      	movs	r3, #8
 8049c78:	e9cd 2205 	strd	r2, r2, [sp, #20]
 8049c7c:	e9cd 2503 	strd	r2, r5, [sp, #12]
 8049c80:	e9cd 5301 	strd	r5, r3, [sp, #4]
 8049c84:	9700      	str	r7, [sp, #0]
 8049c86:	4643      	mov	r3, r8
 8049c88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8049c8a:	f8da 7024 	ldr.w	r7, [sl, #36]	; 0x24
 8049c8e:	4628      	mov	r0, r5
 8049c90:	47b8      	blx	r7
    PRINTF( "TX on freq %d Hz at DR %d BW %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate, bandwidth );
 8049c92:	7823      	ldrb	r3, [r4, #0]
 8049c94:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8049c98:	4812      	ldr	r0, [pc, #72]	; (8049ce4 <RegionAU915TxConfig+0xf0>)
 8049c9a:	fb0b fb03 	mul.w	fp, fp, r3
 8049c9e:	4643      	mov	r3, r8
 8049ca0:	f856 100b 	ldr.w	r1, [r6, fp]
 8049ca4:	f000 feda 	bl	804aa5c <TraceSend>
    TVL1( PRINTF( "TX on freq %d Hz at DR %d\n\r", NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate );)

    // Setup maximum payload lenght of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8049ca8:	f8da 305c 	ldr.w	r3, [sl, #92]	; 0x5c
 8049cac:	7b21      	ldrb	r1, [r4, #12]
 8049cae:	4628      	mov	r0, r5
 8049cb0:	4798      	blx	r3

    *txTimeOnAir = Radio.TimeOnAir( MODEM_LORA, txConfig->PktLen );
 8049cb2:	f8da 302c 	ldr.w	r3, [sl, #44]	; 0x2c
 8049cb6:	7b21      	ldrb	r1, [r4, #12]
 8049cb8:	4628      	mov	r0, r5
 8049cba:	4798      	blx	r3
 8049cbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8049cbe:	6018      	str	r0, [r3, #0]
    *txPower = txPowerLimited;
 8049cc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c

    return true;
}
 8049cc2:	4628      	mov	r0, r5
    *txPower = txPowerLimited;
 8049cc4:	f883 9000 	strb.w	r9, [r3]
}
 8049cc8:	b00f      	add	sp, #60	; 0x3c
 8049cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return 1;
 8049cce:	f04f 0801 	mov.w	r8, #1
 8049cd2:	e7b7      	b.n	8049c44 <RegionAU915TxConfig+0x50>
 8049cd4:	0804e590 	.word	0x0804e590
 8049cd8:	20009064 	.word	0x20009064
 8049cdc:	0003d090 	.word	0x0003d090
 8049ce0:	0007a120 	.word	0x0007a120
 8049ce4:	0804e8f3 	.word	0x0804e8f3
 8049ce8:	0804e1d8 	.word	0x0804e1d8

08049cec <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8049cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049cf0:	b093      	sub	sp, #76	; 0x4c
    uint8_t status = 0x07;
    RegionCommonLinkAdrParams_t linkAdrParams;
    uint8_t nextIndex = 0;
    uint8_t bytesProcessed = 0;
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8049cf2:	ae07      	add	r6, sp, #28
 8049cf4:	2400      	movs	r4, #0
{
 8049cf6:	4605      	mov	r5, r0
 8049cf8:	4689      	mov	r9, r1
 8049cfa:	4690      	mov	r8, r2
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049cfc:	497f      	ldr	r1, [pc, #508]	; (8049efc <RegionAU915LinkAdrReq+0x210>)
{
 8049cfe:	9301      	str	r3, [sp, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049d00:	2206      	movs	r2, #6
 8049d02:	4630      	mov	r0, r6
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8049d04:	9407      	str	r4, [sp, #28]
 8049d06:	e9c6 4401 	strd	r4, r4, [r6, #4]
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8049d0a:	f000 fa7e 	bl	804a20a <RegionCommonChanMaskCopy>
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8049d0e:	46a2      	mov	sl, r4
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8049d10:	7a2b      	ldrb	r3, [r5, #8]
 8049d12:	42a3      	cmp	r3, r4
 8049d14:	d905      	bls.n	8049d22 <RegionAU915LinkAdrReq+0x36>
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8049d16:	6868      	ldr	r0, [r5, #4]
 8049d18:	a905      	add	r1, sp, #20
 8049d1a:	4420      	add	r0, r4
 8049d1c:	f000 fabf 	bl	804a29e <RegionCommonParseLinkAdrReq>
        if( nextIndex == 0 )
 8049d20:	b968      	cbnz	r0, 8049d3e <RegionAU915LinkAdrReq+0x52>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8049d22:	f99d 3015 	ldrsb.w	r3, [sp, #21]
 8049d26:	2b05      	cmp	r3, #5
 8049d28:	dc69      	bgt.n	8049dfe <RegionAU915LinkAdrReq+0x112>
 8049d2a:	2204      	movs	r2, #4
 8049d2c:	2100      	movs	r1, #0
 8049d2e:	4630      	mov	r0, r6
 8049d30:	f000 fa4b 	bl	804a1ca <RegionCommonCountChannels>
 8049d34:	2801      	cmp	r0, #1
 8049d36:	d862      	bhi.n	8049dfe <RegionAU915LinkAdrReq+0x112>
    {
        status &= 0xFE; // Channel mask KO
 8049d38:	f04f 0a06 	mov.w	sl, #6
 8049d3c:	e061      	b.n	8049e02 <RegionAU915LinkAdrReq+0x116>
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049d3e:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8049d42:	f8bd 3018 	ldrh.w	r3, [sp, #24]
        bytesProcessed += nextIndex;
 8049d46:	4404      	add	r4, r0
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049d48:	2a06      	cmp	r2, #6
        bytesProcessed += nextIndex;
 8049d4a:	b2e4      	uxtb	r4, r4
        if( linkAdrParams.ChMaskCtrl == 6 )
 8049d4c:	d107      	bne.n	8049d5e <RegionAU915LinkAdrReq+0x72>
            channelsMask[0] = 0xFFFF;
 8049d4e:	f04f 32ff 	mov.w	r2, #4294967295
            channelsMask[1] = 0xFFFF;
 8049d52:	e9cd 2207 	strd	r2, r2, [sp, #28]
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8049d56:	b2db      	uxtb	r3, r3
 8049d58:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 8049d5c:	e7d8      	b.n	8049d10 <RegionAU915LinkAdrReq+0x24>
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8049d5e:	2a07      	cmp	r2, #7
 8049d60:	d102      	bne.n	8049d68 <RegionAU915LinkAdrReq+0x7c>
            channelsMask[1] = 0x0000;
 8049d62:	e9cd aa07 	strd	sl, sl, [sp, #28]
 8049d66:	e7f6      	b.n	8049d56 <RegionAU915LinkAdrReq+0x6a>
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8049d68:	2a05      	cmp	r2, #5
 8049d6a:	d142      	bne.n	8049df2 <RegionAU915LinkAdrReq+0x106>
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8049d6c:	b2db      	uxtb	r3, r3
 8049d6e:	2000      	movs	r0, #0
 8049d70:	9300      	str	r3, [sp, #0]
            uint8_t cntChannelMask = 0;
 8049d72:	4602      	mov	r2, r0
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8049d74:	2301      	movs	r3, #1
 8049d76:	fa03 fe00 	lsl.w	lr, r3, r0
 8049d7a:	ea00 0b03 	and.w	fp, r0, r3
 8049d7e:	9f00      	ldr	r7, [sp, #0]
 8049d80:	ab12      	add	r3, sp, #72	; 0x48
 8049d82:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8049d86:	ea17 0f0e 	tst.w	r7, lr
 8049d8a:	fa0f f18e 	sxth.w	r1, lr
 8049d8e:	f83c 3c2c 	ldrh.w	r3, [ip, #-44]
 8049d92:	d01b      	beq.n	8049dcc <RegionAU915LinkAdrReq+0xe0>
                    if( ( i % 2 ) == 0 )
 8049d94:	f1bb 0f00 	cmp.w	fp, #0
 8049d98:	d10c      	bne.n	8049db4 <RegionAU915LinkAdrReq+0xc8>
                        channelsMask[cntChannelMask] |= 0x00FF;
 8049d9a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
 8049d9e:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 8049da2:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049da6:	4319      	orrs	r1, r3
                        channelsMask[4] &= ~( bitMask << i );
 8049da8:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 8049dac:	3001      	adds	r0, #1
            for( uint8_t i = 0; i <= 7; i++ )
 8049dae:	2808      	cmp	r0, #8
 8049db0:	d1e0      	bne.n	8049d74 <RegionAU915LinkAdrReq+0x88>
 8049db2:	e7ad      	b.n	8049d10 <RegionAU915LinkAdrReq+0x24>
                        channelsMask[cntChannelMask] |= 0xFF00;
 8049db4:	f063 03ff 	orn	r3, r3, #255	; 0xff
 8049db8:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] |= ( bitMask << i );
 8049dbc:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049dc0:	4319      	orrs	r1, r3
                        cntChannelMask++;
 8049dc2:	3201      	adds	r2, #1
                        channelsMask[4] &= ~( bitMask << i );
 8049dc4:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
                        cntChannelMask++;
 8049dc8:	b2d2      	uxtb	r2, r2
 8049dca:	e7ef      	b.n	8049dac <RegionAU915LinkAdrReq+0xc0>
 8049dcc:	43c9      	mvns	r1, r1
                    if( ( i % 2 ) == 0 )
 8049dce:	f1bb 0f00 	cmp.w	fp, #0
 8049dd2:	d107      	bne.n	8049de4 <RegionAU915LinkAdrReq+0xf8>
                        channelsMask[cntChannelMask] &= 0xFF00;
 8049dd4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8049dd8:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 8049ddc:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049de0:	4019      	ands	r1, r3
 8049de2:	e7e1      	b.n	8049da8 <RegionAU915LinkAdrReq+0xbc>
                        channelsMask[cntChannelMask] &= 0x00FF;
 8049de4:	b2db      	uxtb	r3, r3
 8049de6:	f82c 3c2c 	strh.w	r3, [ip, #-44]
                        channelsMask[4] &= ~( bitMask << i );
 8049dea:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8049dee:	4019      	ands	r1, r3
 8049df0:	e7e7      	b.n	8049dc2 <RegionAU915LinkAdrReq+0xd6>
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8049df2:	a912      	add	r1, sp, #72	; 0x48
 8049df4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8049df8:	f822 3c2c 	strh.w	r3, [r2, #-44]
 8049dfc:	e788      	b.n	8049d10 <RegionAU915LinkAdrReq+0x24>
    uint8_t bytesProcessed = 0;
 8049dfe:	f04f 0a07 	mov.w	sl, #7
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8049e02:	2302      	movs	r3, #2
 8049e04:	f88d 300c 	strb.w	r3, [sp, #12]
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8049e08:	a803      	add	r0, sp, #12
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8049e0a:	7a6b      	ldrb	r3, [r5, #9]
 8049e0c:	f88d 300e 	strb.w	r3, [sp, #14]
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8049e10:	f7ff fcf4 	bl	80497fc <RegionAU915GetPhyParam>

    linkAdrVerifyParams.Status = status;
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8049e14:	7aab      	ldrb	r3, [r5, #10]
 8049e16:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8049e1a:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8049e1e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8049e22:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8049e26:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8049e2a:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8049e2e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8049e32:	7aeb      	ldrb	r3, [r5, #11]
 8049e34:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8049e38:	7b2b      	ldrb	r3, [r5, #12]
 8049e3a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8049e3e:	7b6b      	ldrb	r3, [r5, #13]
 8049e40:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8049e44:	2348      	movs	r3, #72	; 0x48
 8049e46:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    linkAdrVerifyParams.ChannelsMask = channelsMask;
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8049e4a:	230d      	movs	r3, #13
 8049e4c:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8049e50:	230e      	movs	r3, #14
 8049e52:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8049e56:	682b      	ldr	r3, [r5, #0]
    linkAdrVerifyParams.Status = status;
 8049e58:	f88d a02c 	strb.w	sl, [sp, #44]	; 0x2c
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8049e5c:	f88d 003c 	strb.w	r0, [sp, #60]	; 0x3c
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8049e60:	930a      	str	r3, [sp, #40]	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8049e62:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8049f00 <RegionAU915LinkAdrReq+0x214>
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8049e66:	960e      	str	r6, [sp, #56]	; 0x38

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049e68:	ab05      	add	r3, sp, #20
 8049e6a:	f10d 0216 	add.w	r2, sp, #22
 8049e6e:	f10d 0115 	add.w	r1, sp, #21
 8049e72:	a80a      	add	r0, sp, #40	; 0x28
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8049e74:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049e78:	f000 fa2b 	bl	804a2d2 <RegionCommonLinkAdrReqVerifyParams>

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8049e7c:	2807      	cmp	r0, #7
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8049e7e:	4605      	mov	r5, r0
    if( status == 0x07 )
 8049e80:	d129      	bne.n	8049ed6 <RegionAU915LinkAdrReq+0x1ea>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8049e82:	2206      	movs	r2, #6
 8049e84:	4631      	mov	r1, r6
 8049e86:	f50a 705c 	add.w	r0, sl, #880	; 0x370
 8049e8a:	f000 f9be 	bl	804a20a <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8049e8e:	f8ba 337c 	ldrh.w	r3, [sl, #892]	; 0x37c
 8049e92:	f8ba 2370 	ldrh.w	r2, [sl, #880]	; 0x370
 8049e96:	4013      	ands	r3, r2
 8049e98:	f8aa 337c 	strh.w	r3, [sl, #892]	; 0x37c
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8049e9c:	f8ba 2372 	ldrh.w	r2, [sl, #882]	; 0x372
 8049ea0:	f8ba 337e 	ldrh.w	r3, [sl, #894]	; 0x37e
 8049ea4:	4013      	ands	r3, r2
 8049ea6:	f8aa 337e 	strh.w	r3, [sl, #894]	; 0x37e
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 8049eaa:	f8ba 2374 	ldrh.w	r2, [sl, #884]	; 0x374
 8049eae:	f8ba 3380 	ldrh.w	r3, [sl, #896]	; 0x380
 8049eb2:	4013      	ands	r3, r2
 8049eb4:	f8aa 3380 	strh.w	r3, [sl, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8049eb8:	f8ba 2376 	ldrh.w	r2, [sl, #886]	; 0x376
 8049ebc:	f8ba 3382 	ldrh.w	r3, [sl, #898]	; 0x382
 8049ec0:	4013      	ands	r3, r2
 8049ec2:	f8aa 3382 	strh.w	r3, [sl, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8049ec6:	f8ba 3378 	ldrh.w	r3, [sl, #888]	; 0x378
 8049eca:	f8aa 3384 	strh.w	r3, [sl, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8049ece:	f8ba 337a 	ldrh.w	r3, [sl, #890]	; 0x37a
 8049ed2:	f8aa 3386 	strh.w	r3, [sl, #902]	; 0x386
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8049ed6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8049eda:	f889 3000 	strb.w	r3, [r9]
    *txPowOut = linkAdrParams.TxPower;
    *nbRepOut = linkAdrParams.NbRep;
 8049ede:	9a01      	ldr	r2, [sp, #4]
    *txPowOut = linkAdrParams.TxPower;
 8049ee0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8049ee4:	f888 3000 	strb.w	r3, [r8]
    *nbRepOut = linkAdrParams.NbRep;
 8049ee8:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8049eec:	7013      	strb	r3, [r2, #0]
    *nbBytesParsed = bytesProcessed;
 8049eee:	9b1c      	ldr	r3, [sp, #112]	; 0x70

    return status;
}
 8049ef0:	4628      	mov	r0, r5
    *nbBytesParsed = bytesProcessed;
 8049ef2:	701c      	strb	r4, [r3, #0]
}
 8049ef4:	b013      	add	sp, #76	; 0x4c
 8049ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8049efa:	bf00      	nop
 8049efc:	200093d4 	.word	0x200093d4
 8049f00:	20009064 	.word	0x20009064

08049f04 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8049f04:	b538      	push	{r3, r4, r5, lr}
 8049f06:	4605      	mov	r5, r0
    uint8_t status = 0x07;

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8049f08:	6840      	ldr	r0, [r0, #4]
 8049f0a:	f7ff fc59 	bl	80497c0 <VerifyRfFreq>
    {
        status &= 0xFE; // Channel frequency KO
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8049f0e:	220d      	movs	r2, #13
        status &= 0xFE; // Channel frequency KO
 8049f10:	2800      	cmp	r0, #0
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8049f12:	f04f 0108 	mov.w	r1, #8
 8049f16:	f995 0000 	ldrsb.w	r0, [r5]
        status &= 0xFE; // Channel frequency KO
 8049f1a:	bf14      	ite	ne
 8049f1c:	2407      	movne	r4, #7
 8049f1e:	2406      	moveq	r4, #6
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8049f20:	f000 f933 	bl	804a18a <RegionCommonValueInRange>
 8049f24:	b908      	cbnz	r0, 8049f2a <RegionAU915RxParamSetupReq+0x26>
    {
        status &= 0xFD; // Datarate KO
 8049f26:	f004 0405 	and.w	r4, r4, #5
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8049f2a:	f995 3000 	ldrsb.w	r3, [r5]
 8049f2e:	2b07      	cmp	r3, #7
 8049f30:	d001      	beq.n	8049f36 <RegionAU915RxParamSetupReq+0x32>
 8049f32:	2b0d      	cmp	r3, #13
 8049f34:	dd01      	ble.n	8049f3a <RegionAU915RxParamSetupReq+0x36>
        ( rxParamSetupReq->Datarate > DR_13 ) )
    {
        status &= 0xFD; // Datarate KO
 8049f36:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8049f3a:	2206      	movs	r2, #6
 8049f3c:	2100      	movs	r1, #0
 8049f3e:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8049f42:	f000 f922 	bl	804a18a <RegionCommonValueInRange>
 8049f46:	b908      	cbnz	r0, 8049f4c <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8049f48:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    }

    return status;
}
 8049f4c:	4620      	mov	r0, r4
 8049f4e:	bd38      	pop	{r3, r4, r5, pc}

08049f50 <RegionAU915NewChannelReq>:

uint8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
    // Datarate and frequency KO
    return 0;
}
 8049f50:	2000      	movs	r0, #0
 8049f52:	4770      	bx	lr

08049f54 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
    // Accept the request
    return 0;
}
 8049f54:	2000      	movs	r0, #0
 8049f56:	4770      	bx	lr

08049f58 <RegionAU915DlChannelReq>:
 8049f58:	2000      	movs	r0, #0
 8049f5a:	4770      	bx	lr

08049f5c <RegionAU915CalcBackOff>:
    trialsCount++;
    return currentDr;
}

void RegionAU915CalcBackOff( CalcBackOffParams_t* calcBackOff )
{
 8049f5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    RegionCommonCalcBackOffParams_t calcBackOffParams;

    calcBackOffParams.Channels = NvmCtx.Channels;
 8049f5e:	4b0d      	ldr	r3, [pc, #52]	; (8049f94 <RegionAU915CalcBackOff+0x38>)
 8049f60:	9301      	str	r3, [sp, #4]
    calcBackOffParams.Bands = NvmCtx.Bands;
 8049f62:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8049f66:	9302      	str	r3, [sp, #8]
    calcBackOffParams.LastTxIsJoinRequest = calcBackOff->LastTxIsJoinRequest;
 8049f68:	7843      	ldrb	r3, [r0, #1]
 8049f6a:	f88d 300c 	strb.w	r3, [sp, #12]
    calcBackOffParams.Joined = calcBackOff->Joined;
 8049f6e:	7803      	ldrb	r3, [r0, #0]
 8049f70:	f88d 300d 	strb.w	r3, [sp, #13]
    calcBackOffParams.DutyCycleEnabled = calcBackOff->DutyCycleEnabled;
 8049f74:	7883      	ldrb	r3, [r0, #2]
 8049f76:	f88d 300e 	strb.w	r3, [sp, #14]
    calcBackOffParams.Channel = calcBackOff->Channel;
 8049f7a:	78c3      	ldrb	r3, [r0, #3]
 8049f7c:	f88d 300f 	strb.w	r3, [sp, #15]
    calcBackOffParams.ElapsedTime = calcBackOff->ElapsedTime;
 8049f80:	6843      	ldr	r3, [r0, #4]
 8049f82:	9304      	str	r3, [sp, #16]
    calcBackOffParams.TxTimeOnAir = calcBackOff->TxTimeOnAir;
 8049f84:	6883      	ldr	r3, [r0, #8]
 8049f86:	9305      	str	r3, [sp, #20]

    RegionCommonCalcBackOff( &calcBackOffParams );
 8049f88:	a801      	add	r0, sp, #4
 8049f8a:	f000 fa79 	bl	804a480 <RegionCommonCalcBackOff>
}
 8049f8e:	b007      	add	sp, #28
 8049f90:	f85d fb04 	ldr.w	pc, [sp], #4
 8049f94:	20009064 	.word	0x20009064

08049f98 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8049f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8049f9c:	b099      	sub	sp, #100	; 0x64
 8049f9e:	4605      	mov	r5, r0
 8049fa0:	9104      	str	r1, [sp, #16]
 8049fa2:	4693      	mov	fp, r2
    uint8_t nbEnabledChannels = 0;
    uint8_t delayTx = 0;
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8049fa4:	2100      	movs	r1, #0
 8049fa6:	2248      	movs	r2, #72	; 0x48
 8049fa8:	a806      	add	r0, sp, #24
{
 8049faa:	461e      	mov	r6, r3
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8049fac:	f002 fd05 	bl	804c9ba <memset>
    TimerTime_t nextTxDelay = 0;

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 8049fb0:	2204      	movs	r2, #4
 8049fb2:	2100      	movs	r1, #0
 8049fb4:	4846      	ldr	r0, [pc, #280]	; (804a0d0 <RegionAU915NextChannel+0x138>)
 8049fb6:	f8df 9120 	ldr.w	r9, [pc, #288]	; 804a0d8 <RegionAU915NextChannel+0x140>
 8049fba:	f000 f906 	bl	804a1ca <RegionCommonCountChannels>
 8049fbe:	b930      	cbnz	r0, 8049fce <RegionAU915NextChannel+0x36>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 8049fc0:	f509 715c 	add.w	r1, r9, #880	; 0x370
 8049fc4:	2204      	movs	r2, #4
 8049fc6:	f101 000c 	add.w	r0, r1, #12
 8049fca:	f000 f91e 	bl	804a20a <RegionCommonChanMaskCopy>
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8049fce:	f995 3008 	ldrsb.w	r3, [r5, #8]
 8049fd2:	2b05      	cmp	r3, #5
 8049fd4:	dd06      	ble.n	8049fe4 <RegionAU915NextChannel+0x4c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8049fd6:	f899 3384 	ldrb.w	r3, [r9, #900]	; 0x384
 8049fda:	b91b      	cbnz	r3, 8049fe4 <RegionAU915NextChannel+0x4c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8049fdc:	f8b9 3378 	ldrh.w	r3, [r9, #888]	; 0x378
 8049fe0:	f8a9 3384 	strh.w	r3, [r9, #900]	; 0x384
        }
    }

    TimerTime_t elapsed = TimerGetElapsedTime( nextChanParams->LastAggrTx );
 8049fe4:	6868      	ldr	r0, [r5, #4]
 8049fe6:	f000 fcef 	bl	804a9c8 <TimerGetElapsedTime>
    if( ( nextChanParams->LastAggrTx == 0 ) || ( nextChanParams->AggrTimeOff <= elapsed ) )
 8049fea:	686b      	ldr	r3, [r5, #4]
 8049fec:	b113      	cbz	r3, 8049ff4 <RegionAU915NextChannel+0x5c>
 8049fee:	682b      	ldr	r3, [r5, #0]
 8049ff0:	4283      	cmp	r3, r0
 8049ff2:	d860      	bhi.n	804a0b6 <RegionAU915NextChannel+0x11e>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8049ff4:	2400      	movs	r4, #0

        // Update bands Time OFF
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 8049ff6:	2301      	movs	r3, #1
 8049ff8:	7aa9      	ldrb	r1, [r5, #10]
 8049ffa:	7a68      	ldrb	r0, [r5, #9]
        *aggregatedTimeOff = 0;
 8049ffc:	6034      	str	r4, [r6, #0]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 8049ffe:	4a35      	ldr	r2, [pc, #212]	; (804a0d4 <RegionAU915NextChannel+0x13c>)
 804a000:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 804a0d0 <RegionAU915NextChannel+0x138>
 804a004:	f000 f915 	bl	804a232 <RegionCommonUpdateBandTimeOff>

        // Search how many channels are enabled
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804a008:	f995 3008 	ldrsb.w	r3, [r5, #8]
        nextTxDelay = RegionCommonUpdateBandTimeOff( nextChanParams->Joined, nextChanParams->DutyCycleEnabled, NvmCtx.Bands, AU915_MAX_NB_BANDS );
 804a00c:	9001      	str	r0, [sp, #4]
        nbEnabledChannels = CountNbOfEnabledChannels( nextChanParams->Datarate,
 804a00e:	9302      	str	r3, [sp, #8]
 804a010:	f5aa 785f 	sub.w	r8, sl, #892	; 0x37c
    uint8_t delayTransmission = 0;
 804a014:	4627      	mov	r7, r4
    uint8_t nbEnabledChannels = 0;
 804a016:	4625      	mov	r5, r4
 804a018:	b2e3      	uxtb	r3, r4
 804a01a:	9303      	str	r3, [sp, #12]
{
 804a01c:	2600      	movs	r6, #0
            if( ( channelsMask[k] & ( 1 << j ) ) != 0 )
 804a01e:	f8ba 3000 	ldrh.w	r3, [sl]
 804a022:	4133      	asrs	r3, r6
 804a024:	07db      	lsls	r3, r3, #31
 804a026:	d51e      	bpl.n	804a066 <RegionAU915NextChannel+0xce>
 804a028:	230c      	movs	r3, #12
 804a02a:	19a2      	adds	r2, r4, r6
 804a02c:	fb03 9202 	mla	r2, r3, r2, r9
 804a030:	4373      	muls	r3, r6
                if( channels[i + j].Frequency == 0 )
 804a032:	9305      	str	r3, [sp, #20]
 804a034:	f858 1003 	ldr.w	r1, [r8, r3]
 804a038:	b1a9      	cbz	r1, 804a066 <RegionAU915NextChannel+0xce>
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804a03a:	7a11      	ldrb	r1, [r2, #8]
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804a03c:	9802      	ldr	r0, [sp, #8]
                                              channels[i + j].DrRange.Fields.Max ) == false )
 804a03e:	f341 1203 	sbfx	r2, r1, #4, #4
                if( RegionCommonValueInRange( datarate, channels[i + j].DrRange.Fields.Min,
 804a042:	f341 0103 	sbfx	r1, r1, #0, #4
 804a046:	b252      	sxtb	r2, r2
 804a048:	b249      	sxtb	r1, r1
 804a04a:	f000 f89e 	bl	804a18a <RegionCommonValueInRange>
 804a04e:	b150      	cbz	r0, 804a066 <RegionAU915NextChannel+0xce>
                if( bands[channels[i + j].Band].TimeOff > 0 )
 804a050:	9b05      	ldr	r3, [sp, #20]
 804a052:	4a21      	ldr	r2, [pc, #132]	; (804a0d8 <RegionAU915NextChannel+0x140>)
 804a054:	4443      	add	r3, r8
 804a056:	7a5b      	ldrb	r3, [r3, #9]
 804a058:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 804a05c:	f8d3 336c 	ldr.w	r3, [r3, #876]	; 0x36c
 804a060:	b303      	cbz	r3, 804a0a4 <RegionAU915NextChannel+0x10c>
                    delayTransmission++;
 804a062:	3701      	adds	r7, #1
 804a064:	b2ff      	uxtb	r7, r7
 804a066:	3601      	adds	r6, #1
        for( uint8_t j = 0; j < 16; j++ )
 804a068:	2e10      	cmp	r6, #16
 804a06a:	d1d8      	bne.n	804a01e <RegionAU915NextChannel+0x86>
 804a06c:	3410      	adds	r4, #16
    for( uint8_t i = 0, k = 0; i < AU915_MAX_NB_CHANNELS; i += 16, k++ )
 804a06e:	2c50      	cmp	r4, #80	; 0x50
 804a070:	f10a 0a02 	add.w	sl, sl, #2
 804a074:	f108 08c0 	add.w	r8, r8, #192	; 0xc0
 804a078:	d1ce      	bne.n	804a018 <RegionAU915NextChannel+0x80>
    {
        delayTx++;
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
    }

    if( nbEnabledChannels > 0 )
 804a07a:	b31d      	cbz	r5, 804a0c4 <RegionAU915NextChannel+0x12c>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 804a07c:	1e69      	subs	r1, r5, #1
 804a07e:	2000      	movs	r0, #0
 804a080:	f000 fd3e 	bl	804ab00 <randr>
 804a084:	ab18      	add	r3, sp, #96	; 0x60
 804a086:	4418      	add	r0, r3
 804a088:	9b04      	ldr	r3, [sp, #16]
 804a08a:	f810 1c48 	ldrb.w	r1, [r0, #-72]
 804a08e:	7019      	strb	r1, [r3, #0]
        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS - 8 );
 804a090:	2240      	movs	r2, #64	; 0x40
 804a092:	480f      	ldr	r0, [pc, #60]	; (804a0d0 <RegionAU915NextChannel+0x138>)
 804a094:	f000 f882 	bl	804a19c <RegionCommonChanDisable>

        *time = 0;
 804a098:	2000      	movs	r0, #0
 804a09a:	f8cb 0000 	str.w	r0, [fp]
        }
        // Datarate not supported by any channel
        *time = 0;
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
    }
}
 804a09e:	b019      	add	sp, #100	; 0x64
 804a0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                enabledChannels[nbEnabledChannels++] = i + j;
 804a0a4:	aa18      	add	r2, sp, #96	; 0x60
 804a0a6:	1c6b      	adds	r3, r5, #1
 804a0a8:	4415      	add	r5, r2
 804a0aa:	9a03      	ldr	r2, [sp, #12]
 804a0ac:	4432      	add	r2, r6
 804a0ae:	f805 2c48 	strb.w	r2, [r5, #-72]
 804a0b2:	b2dd      	uxtb	r5, r3
 804a0b4:	e7d7      	b.n	804a066 <RegionAU915NextChannel+0xce>
        nextTxDelay = nextChanParams->AggrTimeOff - elapsed;
 804a0b6:	1a1b      	subs	r3, r3, r0
 804a0b8:	9301      	str	r3, [sp, #4]
            *time = nextTxDelay;
 804a0ba:	9b01      	ldr	r3, [sp, #4]
 804a0bc:	f8cb 3000 	str.w	r3, [fp]
            return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 804a0c0:	200b      	movs	r0, #11
 804a0c2:	e7ec      	b.n	804a09e <RegionAU915NextChannel+0x106>
        if( delayTx > 0 )
 804a0c4:	2f00      	cmp	r7, #0
 804a0c6:	d1f8      	bne.n	804a0ba <RegionAU915NextChannel+0x122>
        *time = 0;
 804a0c8:	f8cb 7000 	str.w	r7, [fp]
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 804a0cc:	200c      	movs	r0, #12
 804a0ce:	e7e6      	b.n	804a09e <RegionAU915NextChannel+0x106>
 804a0d0:	200093e0 	.word	0x200093e0
 804a0d4:	200093c4 	.word	0x200093c4
 804a0d8:	20009064 	.word	0x20009064

0804a0dc <RegionAU915ApplyDrOffset>:

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
}

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 804a0dc:	b510      	push	{r4, lr}
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 804a0de:	4c07      	ldr	r4, [pc, #28]	; (804a0fc <RegionAU915ApplyDrOffset+0x20>)
 804a0e0:	2306      	movs	r3, #6
 804a0e2:	fb03 4101 	mla	r1, r3, r1, r4
 804a0e6:	4411      	add	r1, r2
 804a0e8:	f991 3088 	ldrsb.w	r3, [r1, #136]	; 0x88

    if( datarate < 0 )
 804a0ec:	2b00      	cmp	r3, #0
 804a0ee:	da03      	bge.n	804a0f8 <RegionAU915ApplyDrOffset+0x1c>
    {
        if( downlinkDwellTime == 0 )
 804a0f0:	2800      	cmp	r0, #0
        {
            datarate = AU915_TX_MIN_DATARATE;
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 804a0f2:	bf0c      	ite	eq
 804a0f4:	2300      	moveq	r3, #0
 804a0f6:	2302      	movne	r3, #2
        }
    }
    return datarate;
}
 804a0f8:	b2d8      	uxtb	r0, r3
 804a0fa:	bd10      	pop	{r4, pc}
 804a0fc:	0804e590 	.word	0x0804e590

0804a100 <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( TimerTime_t elapsedTime )
{
    uint16_t dutyCycle = 0;

    if( elapsedTime < 3600000 )
 804a100:	4b06      	ldr	r3, [pc, #24]	; (804a11c <RegionCommonGetJoinDc+0x1c>)
 804a102:	4298      	cmp	r0, r3
 804a104:	d908      	bls.n	804a118 <RegionCommonGetJoinDc+0x18>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 804a106:	4a06      	ldr	r2, [pc, #24]	; (804a120 <RegionCommonGetJoinDc+0x20>)
 804a108:	f242 7310 	movw	r3, #10000	; 0x2710
 804a10c:	4290      	cmp	r0, r2
 804a10e:	bf8c      	ite	hi
 804a110:	4618      	movhi	r0, r3
 804a112:	f44f 707a 	movls.w	r0, #1000	; 0x3e8
 804a116:	4770      	bx	lr
        dutyCycle = BACKOFF_DC_1_HOUR;
 804a118:	2064      	movs	r0, #100	; 0x64
    }
    return dutyCycle;
}
 804a11a:	4770      	bx	lr
 804a11c:	0036ee7f 	.word	0x0036ee7f
 804a120:	025c3f7f 	.word	0x025c3f7f

0804a124 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 804a124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return false;
}

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
    if( ( value >= min ) && ( value <= max ) )
 804a128:	429a      	cmp	r2, r3
{
 804a12a:	9f07      	ldr	r7, [sp, #28]
    if( ( value >= min ) && ( value <= max ) )
 804a12c:	db03      	blt.n	804a136 <RegionCommonChanVerifyDr+0x12>
 804a12e:	f99d 3018 	ldrsb.w	r3, [sp, #24]
 804a132:	429a      	cmp	r2, r3
 804a134:	dd23      	ble.n	804a17e <RegionCommonChanVerifyDr+0x5a>
        return false;
 804a136:	2000      	movs	r0, #0
}
 804a138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 804a13c:	f831 8013 	ldrh.w	r8, [r1, r3, lsl #1]
 804a140:	2400      	movs	r4, #0
 804a142:	fa48 f504 	asr.w	r5, r8, r4
 804a146:	07ed      	lsls	r5, r5, #31
 804a148:	d50f      	bpl.n	804a16a <RegionCommonChanVerifyDr+0x46>
 804a14a:	1935      	adds	r5, r6, r4
 804a14c:	fb0e 7505 	mla	r5, lr, r5, r7
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804a150:	f895 c008 	ldrb.w	ip, [r5, #8]
 804a154:	f34c 1503 	sbfx	r5, ip, #4, #4
    if( ( value >= min ) && ( value <= max ) )
 804a158:	f00c 0c0f 	and.w	ip, ip, #15
 804a15c:	4562      	cmp	r2, ip
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 804a15e:	b26d      	sxtb	r5, r5
    if( ( value >= min ) && ( value <= max ) )
 804a160:	db03      	blt.n	804a16a <RegionCommonChanVerifyDr+0x46>
 804a162:	f005 050f 	and.w	r5, r5, #15
 804a166:	42aa      	cmp	r2, r5
 804a168:	dd0d      	ble.n	804a186 <RegionCommonChanVerifyDr+0x62>
 804a16a:	3401      	adds	r4, #1
        for( uint8_t j = 0; j < 16; j++ )
 804a16c:	2c10      	cmp	r4, #16
 804a16e:	d1e8      	bne.n	804a142 <RegionCommonChanVerifyDr+0x1e>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 804a170:	3301      	adds	r3, #1
 804a172:	b2db      	uxtb	r3, r3
 804a174:	011e      	lsls	r6, r3, #4
 804a176:	b2f6      	uxtb	r6, r6
 804a178:	42b0      	cmp	r0, r6
 804a17a:	d8df      	bhi.n	804a13c <RegionCommonChanVerifyDr+0x18>
 804a17c:	e7db      	b.n	804a136 <RegionCommonChanVerifyDr+0x12>
 804a17e:	2300      	movs	r3, #0
 804a180:	f04f 0e0c 	mov.w	lr, #12
 804a184:	e7f6      	b.n	804a174 <RegionCommonChanVerifyDr+0x50>
                    return true;
 804a186:	2001      	movs	r0, #1
 804a188:	e7d6      	b.n	804a138 <RegionCommonChanVerifyDr+0x14>

0804a18a <RegionCommonValueInRange>:
    if( ( value >= min ) && ( value <= max ) )
 804a18a:	4288      	cmp	r0, r1
 804a18c:	db04      	blt.n	804a198 <RegionCommonValueInRange+0xe>
    {
        return 1;
 804a18e:	4290      	cmp	r0, r2
 804a190:	bfcc      	ite	gt
 804a192:	2000      	movgt	r0, #0
 804a194:	2001      	movle	r0, #1
 804a196:	4770      	bx	lr
    }
    return 0;
 804a198:	2000      	movs	r0, #0
}
 804a19a:	4770      	bx	lr

0804a19c <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
    uint8_t index = id / 16;
 804a19c:	090b      	lsrs	r3, r1, #4

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804a19e:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
{
 804a1a2:	b510      	push	{r4, lr}
    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 804a1a4:	d80f      	bhi.n	804a1c6 <RegionCommonChanDisable+0x2a>
 804a1a6:	4291      	cmp	r1, r2
 804a1a8:	d20d      	bcs.n	804a1c6 <RegionCommonChanDisable+0x2a>
    {
        return false;
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 804a1aa:	b21a      	sxth	r2, r3
 804a1ac:	f001 010f 	and.w	r1, r1, #15
 804a1b0:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
 804a1b4:	2301      	movs	r3, #1
 804a1b6:	fa03 f101 	lsl.w	r1, r3, r1
 804a1ba:	ea24 0101 	bic.w	r1, r4, r1
 804a1be:	f820 1012 	strh.w	r1, [r0, r2, lsl #1]

    return true;
 804a1c2:	4618      	mov	r0, r3
}
 804a1c4:	bd10      	pop	{r4, pc}
        return false;
 804a1c6:	2000      	movs	r0, #0
 804a1c8:	e7fc      	b.n	804a1c4 <RegionCommonChanDisable+0x28>

0804a1ca <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 804a1ca:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t nbChannels = 0;

    if( channelsMask == NULL )
 804a1cc:	b140      	cbz	r0, 804a1e0 <RegionCommonCountChannels+0x16>
 804a1ce:	2300      	movs	r3, #0
 804a1d0:	eb00 0641 	add.w	r6, r0, r1, lsl #1
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804a1d4:	2701      	movs	r7, #1
    uint8_t nbChannels = 0;
 804a1d6:	4618      	mov	r0, r3
    {
        return 0;
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 804a1d8:	18cc      	adds	r4, r1, r3
 804a1da:	b2e4      	uxtb	r4, r4
 804a1dc:	42a2      	cmp	r2, r4
 804a1de:	d800      	bhi.n	804a1e2 <RegionCommonCountChannels+0x18>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
    }

    return nbChannels;
}
 804a1e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nbChannels += CountChannels( channelsMask[i], 16 );
 804a1e2:	2500      	movs	r5, #0
 804a1e4:	f836 c013 	ldrh.w	ip, [r6, r3, lsl #1]
    uint8_t nbActiveBits = 0;
 804a1e8:	462c      	mov	r4, r5
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 804a1ea:	fa07 fe05 	lsl.w	lr, r7, r5
 804a1ee:	ea3e 0e0c 	bics.w	lr, lr, ip
            nbActiveBits++;
 804a1f2:	bf08      	it	eq
 804a1f4:	3401      	addeq	r4, #1
 804a1f6:	f105 0501 	add.w	r5, r5, #1
 804a1fa:	bf08      	it	eq
 804a1fc:	b2e4      	uxtbeq	r4, r4
    for( uint8_t j = 0; j < nbBits; j++ )
 804a1fe:	2d10      	cmp	r5, #16
 804a200:	d1f3      	bne.n	804a1ea <RegionCommonCountChannels+0x20>
        nbChannels += CountChannels( channelsMask[i], 16 );
 804a202:	4420      	add	r0, r4
 804a204:	b2c0      	uxtb	r0, r0
 804a206:	3301      	adds	r3, #1
 804a208:	e7e6      	b.n	804a1d8 <RegionCommonCountChannels+0xe>

0804a20a <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 804a20a:	b510      	push	{r4, lr}
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 804a20c:	b100      	cbz	r0, 804a210 <RegionCommonChanMaskCopy+0x6>
 804a20e:	b949      	cbnz	r1, 804a224 <RegionCommonChanMaskCopy+0x1a>
        for( uint8_t i = 0; i < len; i++ )
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
        }
    }
}
 804a210:	bd10      	pop	{r4, pc}
            channelsMaskDest[i] = channelsMaskSrc[i];
 804a212:	f831 4013 	ldrh.w	r4, [r1, r3, lsl #1]
 804a216:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 804a21a:	3301      	adds	r3, #1
        for( uint8_t i = 0; i < len; i++ )
 804a21c:	b2dc      	uxtb	r4, r3
 804a21e:	42a2      	cmp	r2, r4
 804a220:	d8f7      	bhi.n	804a212 <RegionCommonChanMaskCopy+0x8>
 804a222:	e7f5      	b.n	804a210 <RegionCommonChanMaskCopy+0x6>
 804a224:	2300      	movs	r3, #0
 804a226:	e7f9      	b.n	804a21c <RegionCommonChanMaskCopy+0x12>

0804a228 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( bool joined, Band_t* band, TimerTime_t lastTxDone )
{
    if( joined == true )
    {
        band->LastTxDoneTime = lastTxDone;
 804a228:	608a      	str	r2, [r1, #8]
    if( joined == true )
 804a22a:	b100      	cbz	r0, 804a22e <RegionCommonSetBandTxDone+0x6>
 804a22c:	4770      	bx	lr
    }
    else
    {
        band->LastTxDoneTime = lastTxDone;
        band->LastJoinTxDoneTime = lastTxDone;
 804a22e:	604a      	str	r2, [r1, #4]
    }
}
 804a230:	4770      	bx	lr

0804a232 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, bool dutyCycle, Band_t* bands, uint8_t nbBands )
{
 804a232:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804a236:	4681      	mov	r9, r0
 804a238:	460e      	mov	r6, r1
 804a23a:	4614      	mov	r4, r2
 804a23c:	eb02 1803 	add.w	r8, r2, r3, lsl #4
    TimerTime_t nextTxDelay = TIMERTIME_T_MAX;
 804a240:	f04f 35ff 	mov.w	r5, #4294967295
            if( dutyCycle == true )
            {
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
                if( bands[i].TimeOff <= elapsed )
                {
                    bands[i].TimeOff = 0;
 804a244:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < nbBands; i++ )
 804a246:	45a0      	cmp	r8, r4
 804a248:	d105      	bne.n	804a256 <RegionCommonUpdateBandTimeOff+0x24>
                bands[i].TimeOff = 0;
            }
        }
    }

    return ( nextTxDelay == TIMERTIME_T_MAX ) ? 0 : nextTxDelay;
 804a24a:	1c6b      	adds	r3, r5, #1
}
 804a24c:	bf14      	ite	ne
 804a24e:	4628      	movne	r0, r5
 804a250:	2000      	moveq	r0, #0
 804a252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if( joined == false )
 804a256:	f1b9 0f00 	cmp.w	r9, #0
 804a25a:	d118      	bne.n	804a28e <RegionCommonUpdateBandTimeOff+0x5c>
            TimerTime_t elapsedJoin = TimerGetElapsedTime( bands[i].LastJoinTxDoneTime );
 804a25c:	6860      	ldr	r0, [r4, #4]
 804a25e:	f000 fbb3 	bl	804a9c8 <TimerGetElapsedTime>
 804a262:	4682      	mov	sl, r0
            TimerTime_t elapsedTx = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804a264:	68a0      	ldr	r0, [r4, #8]
 804a266:	f000 fbaf 	bl	804a9c8 <TimerGetElapsedTime>
            TimerTime_t txDoneTime =  MAX( elapsedJoin,
 804a26a:	2e00      	cmp	r6, #0
 804a26c:	bf08      	it	eq
 804a26e:	2000      	moveq	r0, #0
 804a270:	4550      	cmp	r0, sl
 804a272:	bf38      	it	cc
 804a274:	4650      	movcc	r0, sl
                if( bands[i].TimeOff <= elapsed )
 804a276:	68e3      	ldr	r3, [r4, #12]
 804a278:	4283      	cmp	r3, r0
                    bands[i].TimeOff = 0;
 804a27a:	bf98      	it	ls
 804a27c:	60e7      	strls	r7, [r4, #12]
                if( bands[i].TimeOff != 0 )
 804a27e:	68e3      	ldr	r3, [r4, #12]
 804a280:	b11b      	cbz	r3, 804a28a <RegionCommonUpdateBandTimeOff+0x58>
                    nextTxDelay = MIN( bands[i].TimeOff - elapsed, nextTxDelay );
 804a282:	1a1b      	subs	r3, r3, r0
 804a284:	429d      	cmp	r5, r3
 804a286:	bf28      	it	cs
 804a288:	461d      	movcs	r5, r3
 804a28a:	3410      	adds	r4, #16
 804a28c:	e7db      	b.n	804a246 <RegionCommonUpdateBandTimeOff+0x14>
            if( dutyCycle == true )
 804a28e:	b11e      	cbz	r6, 804a298 <RegionCommonUpdateBandTimeOff+0x66>
                TimerTime_t elapsed = TimerGetElapsedTime( bands[i].LastTxDoneTime );
 804a290:	68a0      	ldr	r0, [r4, #8]
 804a292:	f000 fb99 	bl	804a9c8 <TimerGetElapsedTime>
 804a296:	e7ee      	b.n	804a276 <RegionCommonUpdateBandTimeOff+0x44>
                bands[i].TimeOff = 0;
 804a298:	60e6      	str	r6, [r4, #12]
                nextTxDelay = 0;
 804a29a:	4635      	mov	r5, r6
 804a29c:	e7f5      	b.n	804a28a <RegionCommonUpdateBandTimeOff+0x58>

0804a29e <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
    uint8_t retIndex = 0;

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 804a29e:	7803      	ldrb	r3, [r0, #0]
 804a2a0:	2b03      	cmp	r3, #3
 804a2a2:	d114      	bne.n	804a2ce <RegionCommonParseLinkAdrReq+0x30>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 804a2a4:	7843      	ldrb	r3, [r0, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804a2a6:	f003 020f 	and.w	r2, r3, #15
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804a2aa:	091b      	lsrs	r3, r3, #4
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 804a2ac:	708a      	strb	r2, [r1, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 804a2ae:	704b      	strb	r3, [r1, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 804a2b0:	7883      	ldrb	r3, [r0, #2]
 804a2b2:	808b      	strh	r3, [r1, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 804a2b4:	78c2      	ldrb	r2, [r0, #3]
 804a2b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 804a2ba:	808b      	strh	r3, [r1, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 804a2bc:	7903      	ldrb	r3, [r0, #4]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804a2be:	f3c3 1202 	ubfx	r2, r3, #4, #3
        linkAdrParams->NbRep &= 0x0F;
 804a2c2:	f003 030f 	and.w	r3, r3, #15
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 804a2c6:	70ca      	strb	r2, [r1, #3]
        linkAdrParams->NbRep &= 0x0F;
 804a2c8:	700b      	strb	r3, [r1, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 804a2ca:	2005      	movs	r0, #5
 804a2cc:	4770      	bx	lr
    uint8_t retIndex = 0;
 804a2ce:	2000      	movs	r0, #0
    }
    return retIndex;
}
 804a2d0:	4770      	bx	lr

0804a2d2 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 804a2d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a2d6:	4699      	mov	r9, r3
    int8_t datarate = verifyParams->Datarate;
    int8_t txPower = verifyParams->TxPower;
    int8_t nbRepetitions = verifyParams->NbRep;

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 804a2d8:	7943      	ldrb	r3, [r0, #5]
    uint8_t status = verifyParams->Status;
 804a2da:	7905      	ldrb	r5, [r0, #4]
    int8_t datarate = verifyParams->Datarate;
 804a2dc:	f990 8006 	ldrsb.w	r8, [r0, #6]
    int8_t txPower = verifyParams->TxPower;
 804a2e0:	f990 7007 	ldrsb.w	r7, [r0, #7]
    int8_t nbRepetitions = verifyParams->NbRep;
 804a2e4:	7a06      	ldrb	r6, [r0, #8]
{
 804a2e6:	4604      	mov	r4, r0
 804a2e8:	468b      	mov	fp, r1
 804a2ea:	4692      	mov	sl, r2
    if( verifyParams->AdrEnabled == false )
 804a2ec:	b34b      	cbz	r3, 804a342 <RegionCommonLinkAdrReqVerifyParams+0x70>
    int8_t nbRepetitions = verifyParams->NbRep;
 804a2ee:	b276      	sxtb	r6, r6
        nbRepetitions = verifyParams->CurrentNbRep;
        datarate =  verifyParams->CurrentDatarate;
        txPower =  verifyParams->CurrentTxPower;
    }

    if( status != 0 )
 804a2f0:	b1ed      	cbz	r5, 804a32e <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 804a2f2:	69a2      	ldr	r2, [r4, #24]
 804a2f4:	9201      	str	r2, [sp, #4]
 804a2f6:	f994 2015 	ldrsb.w	r2, [r4, #21]
 804a2fa:	9200      	str	r2, [sp, #0]
 804a2fc:	f994 3014 	ldrsb.w	r3, [r4, #20]
 804a300:	7b20      	ldrb	r0, [r4, #12]
 804a302:	6921      	ldr	r1, [r4, #16]
 804a304:	4642      	mov	r2, r8
 804a306:	f7ff ff0d 	bl	804a124 <RegionCommonChanVerifyDr>
 804a30a:	b908      	cbnz	r0, 804a310 <RegionCommonLinkAdrReqVerifyParams+0x3e>
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
        {
            status &= 0xFD; // Datarate KO
 804a30c:	f005 05fd 	and.w	r5, r5, #253	; 0xfd
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 804a310:	f994 301d 	ldrsb.w	r3, [r4, #29]
 804a314:	f994 201c 	ldrsb.w	r2, [r4, #28]
    if( ( value >= min ) && ( value <= max ) )
 804a318:	42bb      	cmp	r3, r7
 804a31a:	dc19      	bgt.n	804a350 <RegionCommonLinkAdrReqVerifyParams+0x7e>
 804a31c:	42ba      	cmp	r2, r7
 804a31e:	da01      	bge.n	804a324 <RegionCommonLinkAdrReqVerifyParams+0x52>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
            }
            else
            {
                status &= 0xFB; // TxPower KO
 804a320:	f005 05fb 	and.w	r5, r5, #251	; 0xfb
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 804a324:	2d07      	cmp	r5, #7
 804a326:	d102      	bne.n	804a32e <RegionCommonLinkAdrReqVerifyParams+0x5c>
    {
        if( nbRepetitions == 0 )
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 804a328:	2e00      	cmp	r6, #0
 804a32a:	bf08      	it	eq
 804a32c:	2601      	moveq	r6, #1
    *dr = datarate;
    *txPow = txPower;
    *nbRep = nbRepetitions;

    return status;
}
 804a32e:	4628      	mov	r0, r5
    *dr = datarate;
 804a330:	f88b 8000 	strb.w	r8, [fp]
    *txPow = txPower;
 804a334:	f88a 7000 	strb.w	r7, [sl]
    *nbRep = nbRepetitions;
 804a338:	f889 6000 	strb.w	r6, [r9]
}
 804a33c:	b003      	add	sp, #12
 804a33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        nbRepetitions = verifyParams->CurrentNbRep;
 804a342:	f990 600b 	ldrsb.w	r6, [r0, #11]
        datarate =  verifyParams->CurrentDatarate;
 804a346:	f990 8009 	ldrsb.w	r8, [r0, #9]
        txPower =  verifyParams->CurrentTxPower;
 804a34a:	f990 700a 	ldrsb.w	r7, [r0, #10]
 804a34e:	e7cf      	b.n	804a2f0 <RegionCommonLinkAdrReqVerifyParams+0x1e>
    if( ( value >= min ) && ( value <= max ) )
 804a350:	461f      	mov	r7, r3
 804a352:	e7e7      	b.n	804a324 <RegionCommonLinkAdrReqVerifyParams+0x52>

0804a354 <RegionCommonComputeSymbolTimeLoRa>:

double RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a354:	2301      	movs	r3, #1
{
 804a356:	b570      	push	{r4, r5, r6, lr}
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a358:	fa03 f000 	lsl.w	r0, r3, r0
{
 804a35c:	460e      	mov	r6, r1
    return ( ( double )( 1 << phyDr ) / ( double )bandwidth ) * 1000;
 804a35e:	f7f6 fa11 	bl	8040784 <__aeabi_i2d>
 804a362:	4604      	mov	r4, r0
 804a364:	4630      	mov	r0, r6
 804a366:	460d      	mov	r5, r1
 804a368:	f7f6 f9fc 	bl	8040764 <__aeabi_ui2d>
 804a36c:	4602      	mov	r2, r0
 804a36e:	460b      	mov	r3, r1
 804a370:	4620      	mov	r0, r4
 804a372:	4629      	mov	r1, r5
 804a374:	f7f6 fb9a 	bl	8040aac <__aeabi_ddiv>
 804a378:	2200      	movs	r2, #0
 804a37a:	4b03      	ldr	r3, [pc, #12]	; (804a388 <RegionCommonComputeSymbolTimeLoRa+0x34>)
 804a37c:	f7f6 fa6c 	bl	8040858 <__aeabi_dmul>
}
 804a380:	ec41 0b10 	vmov	d0, r0, r1
 804a384:	bd70      	pop	{r4, r5, r6, pc}
 804a386:	bf00      	nop
 804a388:	408f4000 	.word	0x408f4000

0804a38c <RegionCommonComputeRxWindowParameters>:
{
    return ( 8.0 / ( double )phyDr ); // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( double tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 804a38c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804a390:	ec57 6b10 	vmov	r6, r7, d0
 804a394:	4604      	mov	r4, r0
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a396:	3804      	subs	r0, #4
 804a398:	0040      	lsls	r0, r0, #1
{
 804a39a:	4615      	mov	r5, r2
 804a39c:	469a      	mov	sl, r3
 804a39e:	468b      	mov	fp, r1
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a3a0:	f7f6 f9f0 	bl	8040784 <__aeabi_i2d>
 804a3a4:	4632      	mov	r2, r6
 804a3a6:	463b      	mov	r3, r7
 804a3a8:	f7f6 fa56 	bl	8040858 <__aeabi_dmul>
 804a3ac:	4680      	mov	r8, r0
 804a3ae:	ea4f 004b 	mov.w	r0, fp, lsl #1
 804a3b2:	4689      	mov	r9, r1
 804a3b4:	f7f6 f9d6 	bl	8040764 <__aeabi_ui2d>
 804a3b8:	4602      	mov	r2, r0
 804a3ba:	460b      	mov	r3, r1
 804a3bc:	4640      	mov	r0, r8
 804a3be:	4649      	mov	r1, r9
 804a3c0:	f7f6 f894 	bl	80404ec <__adddf3>
 804a3c4:	4632      	mov	r2, r6
 804a3c6:	463b      	mov	r3, r7
 804a3c8:	f7f6 fb70 	bl	8040aac <__aeabi_ddiv>
 804a3cc:	ec41 0b10 	vmov	d0, r0, r1
 804a3d0:	f003 fcee 	bl	804ddb0 <ceil>
 804a3d4:	ec51 0b10 	vmov	r0, r1, d0
 804a3d8:	f7f6 fd00 	bl	8040ddc <__aeabi_d2uiz>
 804a3dc:	4284      	cmp	r4, r0
 804a3de:	bf38      	it	cc
 804a3e0:	4604      	movcc	r4, r0
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804a3e2:	2200      	movs	r2, #0
 804a3e4:	4b18      	ldr	r3, [pc, #96]	; (804a448 <RegionCommonComputeRxWindowParameters+0xbc>)
    *windowTimeout = MAX( ( uint32_t )ceil( ( ( 2 * minRxSymbols - 8 ) * tSymbol + 2 * rxError ) / tSymbol ), minRxSymbols ); // Computed number of symbols
 804a3e6:	f8ca 4000 	str.w	r4, [sl]
    *windowOffset = ( int32_t )ceil( ( 4.0 * tSymbol ) - ( ( *windowTimeout * tSymbol ) / 2.0 ) - wakeUpTime );
 804a3ea:	4630      	mov	r0, r6
 804a3ec:	4639      	mov	r1, r7
 804a3ee:	f7f6 fa33 	bl	8040858 <__aeabi_dmul>
 804a3f2:	4680      	mov	r8, r0
 804a3f4:	4620      	mov	r0, r4
 804a3f6:	4689      	mov	r9, r1
 804a3f8:	f7f6 f9b4 	bl	8040764 <__aeabi_ui2d>
 804a3fc:	4632      	mov	r2, r6
 804a3fe:	463b      	mov	r3, r7
 804a400:	f7f6 fa2a 	bl	8040858 <__aeabi_dmul>
 804a404:	2200      	movs	r2, #0
 804a406:	4b11      	ldr	r3, [pc, #68]	; (804a44c <RegionCommonComputeRxWindowParameters+0xc0>)
 804a408:	f7f6 fa26 	bl	8040858 <__aeabi_dmul>
 804a40c:	4602      	mov	r2, r0
 804a40e:	460b      	mov	r3, r1
 804a410:	4640      	mov	r0, r8
 804a412:	4649      	mov	r1, r9
 804a414:	f7f6 f868 	bl	80404e8 <__aeabi_dsub>
 804a418:	4606      	mov	r6, r0
 804a41a:	4628      	mov	r0, r5
 804a41c:	460f      	mov	r7, r1
 804a41e:	f7f6 f9a1 	bl	8040764 <__aeabi_ui2d>
 804a422:	460b      	mov	r3, r1
 804a424:	4602      	mov	r2, r0
 804a426:	4639      	mov	r1, r7
 804a428:	4630      	mov	r0, r6
 804a42a:	f7f6 f85d 	bl	80404e8 <__aeabi_dsub>
 804a42e:	ec41 0b10 	vmov	d0, r0, r1
 804a432:	f003 fcbd 	bl	804ddb0 <ceil>
 804a436:	ec51 0b10 	vmov	r0, r1, d0
 804a43a:	f7f6 fca7 	bl	8040d8c <__aeabi_d2iz>
 804a43e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 804a440:	6018      	str	r0, [r3, #0]
}
 804a442:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804a446:	bf00      	nop
 804a448:	40100000 	.word	0x40100000
 804a44c:	3fe00000 	.word	0x3fe00000

0804a450 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
    int8_t phyTxPower = 0;

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804a450:	0040      	lsls	r0, r0, #1
 804a452:	ee07 0a90 	vmov	s15, r0
 804a456:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 804a45a:	b508      	push	{r3, lr}
    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 804a45c:	ee30 0a67 	vsub.f32	s0, s0, s15
 804a460:	ee70 7a60 	vsub.f32	s15, s0, s1
 804a464:	ee17 0a90 	vmov	r0, s15
 804a468:	f7f6 f99e 	bl	80407a8 <__aeabi_f2d>
 804a46c:	ec41 0b10 	vmov	d0, r0, r1
 804a470:	f003 fd1e 	bl	804deb0 <floor>
 804a474:	ec51 0b10 	vmov	r0, r1, d0
 804a478:	f7f6 fc88 	bl	8040d8c <__aeabi_d2iz>

    return phyTxPower;
}
 804a47c:	b240      	sxtb	r0, r0
 804a47e:	bd08      	pop	{r3, pc}

0804a480 <RegionCommonCalcBackOff>:

void RegionCommonCalcBackOff( RegionCommonCalcBackOffParams_t* calcBackOffParams )
{
 804a480:	b570      	push	{r4, r5, r6, lr}
    uint8_t bandIdx = calcBackOffParams->Channels[calcBackOffParams->Channel].Band;
 804a482:	7ac3      	ldrb	r3, [r0, #11]
 804a484:	6802      	ldr	r2, [r0, #0]
 804a486:	7a86      	ldrb	r6, [r0, #10]
 804a488:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 804a48c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    uint16_t dutyCycle = calcBackOffParams->Bands[bandIdx].DCycle;
 804a490:	6842      	ldr	r2, [r0, #4]
 804a492:	7a5b      	ldrb	r3, [r3, #9]
 804a494:	011b      	lsls	r3, r3, #4
 804a496:	18d5      	adds	r5, r2, r3
 804a498:	5ad1      	ldrh	r1, [r2, r3]
    uint16_t joinDutyCycle = 0;

    // Reset time-off to initial value.
    calcBackOffParams->Bands[bandIdx].TimeOff = 0;
 804a49a:	2300      	movs	r3, #0
 804a49c:	60eb      	str	r3, [r5, #12]

    if( calcBackOffParams->Joined == false )
 804a49e:	7a43      	ldrb	r3, [r0, #9]
{
 804a4a0:	4604      	mov	r4, r0
    if( calcBackOffParams->Joined == false )
 804a4a2:	b973      	cbnz	r3, 804a4c2 <RegionCommonCalcBackOff+0x42>
    {
        // Get the join duty cycle
        joinDutyCycle = RegionCommonGetJoinDc( calcBackOffParams->ElapsedTime );
 804a4a4:	68c0      	ldr	r0, [r0, #12]
 804a4a6:	f7ff fe2b 	bl	804a100 <RegionCommonGetJoinDc>
        // Apply the most restricting duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
        // Reset the timeoff if the last frame was not a join request and when the duty cycle is not enabled
        if( ( calcBackOffParams->DutyCycleEnabled == false ) && ( calcBackOffParams->LastTxIsJoinRequest == false ) )
 804a4aa:	b90e      	cbnz	r6, 804a4b0 <RegionCommonCalcBackOff+0x30>
 804a4ac:	7a23      	ldrb	r3, [r4, #8]
 804a4ae:	b153      	cbz	r3, 804a4c6 <RegionCommonCalcBackOff+0x46>
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 804a4b0:	4281      	cmp	r1, r0
 804a4b2:	bf38      	it	cc
 804a4b4:	4601      	movcc	r1, r0
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
        else
        {
            // Apply band time-off.
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804a4b6:	b289      	uxth	r1, r1
    }
    else
    {
        if( calcBackOffParams->DutyCycleEnabled == true )
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = calcBackOffParams->TxTimeOnAir * dutyCycle - calcBackOffParams->TxTimeOnAir;
 804a4b8:	6923      	ldr	r3, [r4, #16]
 804a4ba:	3901      	subs	r1, #1
 804a4bc:	4359      	muls	r1, r3
 804a4be:	60e9      	str	r1, [r5, #12]
        else
        {
            calcBackOffParams->Bands[bandIdx].TimeOff = 0;
        }
    }
}
 804a4c0:	e001      	b.n	804a4c6 <RegionCommonCalcBackOff+0x46>
        if( calcBackOffParams->DutyCycleEnabled == true )
 804a4c2:	2e00      	cmp	r6, #0
 804a4c4:	d1f8      	bne.n	804a4b8 <RegionCommonCalcBackOff+0x38>
}
 804a4c6:	bd70      	pop	{r4, r5, r6, pc}

0804a4c8 <LPM_SetOffMode>:

/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void LPM_SetOffMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804a4c8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a4ca:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a4ce:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804a4d0:	b141      	cbz	r1, 804a4e4 <LPM_SetOffMode+0x1c>
 804a4d2:	2901      	cmp	r1, #1
 804a4d4:	d103      	bne.n	804a4de <LPM_SetOffMode+0x16>
  {
    case LPM_Disable:
    {
      OffModeDisable |= (uint32_t)id;
 804a4d6:	4b06      	ldr	r3, [pc, #24]	; (804a4f0 <LPM_SetOffMode+0x28>)
 804a4d8:	681a      	ldr	r2, [r3, #0]
 804a4da:	4302      	orrs	r2, r0
 804a4dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a4de:	f384 8810 	msr	PRIMASK, r4
  }
  
  RESTORE_PRIMASK( );

  return;
}
 804a4e2:	bd10      	pop	{r4, pc}
      OffModeDisable &= ~(uint32_t)id;
 804a4e4:	4902      	ldr	r1, [pc, #8]	; (804a4f0 <LPM_SetOffMode+0x28>)
 804a4e6:	680b      	ldr	r3, [r1, #0]
 804a4e8:	ea23 0300 	bic.w	r3, r3, r0
 804a4ec:	600b      	str	r3, [r1, #0]
      break;
 804a4ee:	e7f6      	b.n	804a4de <LPM_SetOffMode+0x16>
 804a4f0:	200093fc 	.word	0x200093fc

0804a4f4 <LPM_SetStopMode>:

void LPM_SetStopMode(LPM_Id_t id, LPM_SetMode_t mode)
{
 804a4f4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a4f6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a4fa:	b672      	cpsid	i
  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );
  
  
  switch(mode)
 804a4fc:	b141      	cbz	r1, 804a510 <LPM_SetStopMode+0x1c>
 804a4fe:	2901      	cmp	r1, #1
 804a500:	d103      	bne.n	804a50a <LPM_SetStopMode+0x16>
  {
    case LPM_Disable:
    {
      StopModeDisable |= (uint32_t)id;
 804a502:	4b06      	ldr	r3, [pc, #24]	; (804a51c <LPM_SetStopMode+0x28>)
 804a504:	685a      	ldr	r2, [r3, #4]
 804a506:	4302      	orrs	r2, r0
 804a508:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a50a:	f384 8810 	msr	PRIMASK, r4
      break;
  }
  RESTORE_PRIMASK( );

  return;
}
 804a50e:	bd10      	pop	{r4, pc}
      StopModeDisable &= ~(uint32_t)id;
 804a510:	4902      	ldr	r1, [pc, #8]	; (804a51c <LPM_SetStopMode+0x28>)
 804a512:	684b      	ldr	r3, [r1, #4]
 804a514:	ea23 0300 	bic.w	r3, r3, r0
 804a518:	604b      	str	r3, [r1, #4]
      break;
 804a51a:	e7f6      	b.n	804a50a <LPM_SetStopMode+0x16>
 804a51c:	200093fc 	.word	0x200093fc

0804a520 <LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a520:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a524:	b672      	cpsid	i

  BACKUP_PRIMASK();
  
  DISABLE_IRQ( );

  if(StopModeDisable )
 804a526:	4b06      	ldr	r3, [pc, #24]	; (804a540 <LPM_GetMode+0x20>)
 804a528:	6859      	ldr	r1, [r3, #4]
 804a52a:	b939      	cbnz	r1, 804a53c <LPM_GetMode+0x1c>
  {
    mode_selected = LPM_SleepMode;
  }
  else
  {
    if(OffModeDisable)
 804a52c:	681b      	ldr	r3, [r3, #0]
 804a52e:	2b00      	cmp	r3, #0
    {
      mode_selected = LPM_StopMode;
    }
    else
    {
      mode_selected = LPM_OffMode;
 804a530:	bf14      	ite	ne
 804a532:	2001      	movne	r0, #1
 804a534:	2002      	moveq	r0, #2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a536:	f382 8810 	msr	PRIMASK, r2
  }

  RESTORE_PRIMASK( );

  return mode_selected;
}
 804a53a:	4770      	bx	lr
    mode_selected = LPM_SleepMode;
 804a53c:	2000      	movs	r0, #0
 804a53e:	e7fa      	b.n	804a536 <LPM_GetMode+0x16>
 804a540:	200093fc 	.word	0x200093fc

0804a544 <add_elementSize_and_inc_writeIdx>:
  }
}

static void add_elementSize_and_inc_writeIdx(queue_param_t* queue,uint16_t element_size)
{
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804a544:	8843      	ldrh	r3, [r0, #2]
 804a546:	6882      	ldr	r2, [r0, #8]
{
 804a548:	b510      	push	{r4, lr}
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size>>8);
 804a54a:	1c5c      	adds	r4, r3, #1
 804a54c:	8044      	strh	r4, [r0, #2]
 804a54e:	0a0c      	lsrs	r4, r1, #8
 804a550:	54d4      	strb	r4, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804a552:	8842      	ldrh	r2, [r0, #2]
 804a554:	88c3      	ldrh	r3, [r0, #6]
 804a556:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804a558:	bf04      	itt	eq
 804a55a:	2300      	moveq	r3, #0
 804a55c:	8043      	strheq	r3, [r0, #2]
  }
  queue->queue_buff[queue->queue_write_idx++]=(uint8_t) (element_size);
 804a55e:	8843      	ldrh	r3, [r0, #2]
 804a560:	6882      	ldr	r2, [r0, #8]
 804a562:	1c5c      	adds	r4, r3, #1
 804a564:	8044      	strh	r4, [r0, #2]
 804a566:	54d1      	strb	r1, [r2, r3]
  /*wrap if needed*/
  if ( queue->queue_write_idx == queue->queue_size)
 804a568:	88c3      	ldrh	r3, [r0, #6]
 804a56a:	8842      	ldrh	r2, [r0, #2]
 804a56c:	429a      	cmp	r2, r3
  {
    queue->queue_write_idx=0;
 804a56e:	bf04      	itt	eq
 804a570:	2300      	moveq	r3, #0
 804a572:	8043      	strheq	r3, [r0, #2]
  }
}
 804a574:	bd10      	pop	{r4, pc}

0804a576 <circular_queue_init>:
  queue->queue_read_idx=0;
 804a576:	2300      	movs	r3, #0
 804a578:	6003      	str	r3, [r0, #0]
  queue->queue_write_idx=0;
 804a57a:	8083      	strh	r3, [r0, #4]
  queue->queue_buff=queue_buff;
 804a57c:	6081      	str	r1, [r0, #8]
  queue->queue_size=queue_size;
 804a57e:	80c2      	strh	r2, [r0, #6]
  queue->queue_full=0;
 804a580:	7303      	strb	r3, [r0, #12]
}
 804a582:	4770      	bx	lr

0804a584 <circular_queue_add>:
{
 804a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804a586:	8803      	ldrh	r3, [r0, #0]
{
 804a588:	4615      	mov	r5, r2
  if (queue->queue_write_idx>=queue->queue_read_idx)
 804a58a:	8842      	ldrh	r2, [r0, #2]
 804a58c:	429a      	cmp	r2, r3
{
 804a58e:	460e      	mov	r6, r1
    free_size=queue->queue_size-(queue->queue_write_idx-queue->queue_read_idx); 
 804a590:	bf24      	itt	cs
 804a592:	88c1      	ldrhcs	r1, [r0, #6]
 804a594:	185b      	addcs	r3, r3, r1
  if ( queue->queue_full==1)
 804a596:	7b01      	ldrb	r1, [r0, #12]
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804a598:	1a9b      	subs	r3, r3, r2
    free_size=0;
 804a59a:	2901      	cmp	r1, #1
    free_size=(queue->queue_read_idx-queue->queue_write_idx); 
 804a59c:	b21b      	sxth	r3, r3
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a59e:	f105 0101 	add.w	r1, r5, #1
    free_size=0;
 804a5a2:	bf08      	it	eq
 804a5a4:	2300      	moveq	r3, #0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a5a6:	4299      	cmp	r1, r3
{
 804a5a8:	4604      	mov	r4, r0
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a5aa:	da2c      	bge.n	804a606 <circular_queue_add+0x82>
      ((queue->queue_write_idx+buff_size+ELEMENT_SIZE_LEN<=queue->queue_size) 
 804a5ac:	88c1      	ldrh	r1, [r0, #6]
 804a5ae:	18a8      	adds	r0, r5, r2
 804a5b0:	3001      	adds	r0, #1
  if ((buff_size+ELEMENT_SIZE_LEN<=free_buff_len)&& 
 804a5b2:	4288      	cmp	r0, r1
 804a5b4:	db02      	blt.n	804a5bc <circular_queue_add+0x38>
        || (queue->queue_write_idx>=queue->queue_size-ELEMENT_SIZE_LEN))) /*elementSize cut in 2 or elementSize at Top*/
 804a5b6:	3902      	subs	r1, #2
 804a5b8:	428a      	cmp	r2, r1
 804a5ba:	db24      	blt.n	804a606 <circular_queue_add+0x82>
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804a5bc:	4629      	mov	r1, r5
 804a5be:	4620      	mov	r0, r4
 804a5c0:	f7ff ffc0 	bl	804a544 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,buff_size);
 804a5c4:	8863      	ldrh	r3, [r4, #2]
 804a5c6:	1e5a      	subs	r2, r3, #1
 804a5c8:	68a3      	ldr	r3, [r4, #8]
 804a5ca:	4413      	add	r3, r2
 804a5cc:	1972      	adds	r2, r6, r5
  while(size--)
 804a5ce:	42b2      	cmp	r2, r6
 804a5d0:	d114      	bne.n	804a5fc <circular_queue_add+0x78>
    queue->queue_write_idx+=buff_size;
 804a5d2:	8862      	ldrh	r2, [r4, #2]
    if (queue->queue_write_idx==queue->queue_size)
 804a5d4:	88e3      	ldrh	r3, [r4, #6]
    queue->queue_write_idx+=buff_size;
 804a5d6:	4415      	add	r5, r2
 804a5d8:	b2ad      	uxth	r5, r5
    if (queue->queue_write_idx==queue->queue_size)
 804a5da:	42ab      	cmp	r3, r5
        queue->queue_write_idx=0;
 804a5dc:	bf08      	it	eq
 804a5de:	2300      	moveq	r3, #0
    queue->queue_write_idx+=buff_size;
 804a5e0:	8065      	strh	r5, [r4, #2]
        queue->queue_write_idx=0;
 804a5e2:	bf08      	it	eq
 804a5e4:	8063      	strheq	r3, [r4, #2]
    queue->queue_nb_element++; 
 804a5e6:	88a3      	ldrh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a5e8:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element++; 
 804a5ea:	3301      	adds	r3, #1
 804a5ec:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a5ee:	8823      	ldrh	r3, [r4, #0]
 804a5f0:	429a      	cmp	r2, r3
      queue->queue_full=1;
 804a5f2:	bf04      	itt	eq
 804a5f4:	2301      	moveq	r3, #1
 804a5f6:	7323      	strbeq	r3, [r4, #12]
    status=0;
 804a5f8:	2000      	movs	r0, #0
}
 804a5fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    *out++= *in++;
 804a5fc:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a600:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a604:	e7e3      	b.n	804a5ce <circular_queue_add+0x4a>
  else if (buff_size+2*ELEMENT_SIZE_LEN<=free_buff_len)
 804a606:	1ce9      	adds	r1, r5, #3
 804a608:	428b      	cmp	r3, r1
 804a60a:	dd31      	ble.n	804a670 <circular_queue_add+0xec>
    uint16_t top_size = queue->queue_size-(queue->queue_write_idx+ELEMENT_SIZE_LEN);
 804a60c:	88e7      	ldrh	r7, [r4, #6]
 804a60e:	3f02      	subs	r7, #2
 804a610:	1abf      	subs	r7, r7, r2
 804a612:	b2bf      	uxth	r7, r7
    add_elementSize_and_inc_writeIdx(queue,top_size);
 804a614:	4639      	mov	r1, r7
 804a616:	4620      	mov	r0, r4
 804a618:	f7ff ff94 	bl	804a544 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff,top_size);
 804a61c:	8863      	ldrh	r3, [r4, #2]
 804a61e:	1e5a      	subs	r2, r3, #1
 804a620:	68a3      	ldr	r3, [r4, #8]
 804a622:	4413      	add	r3, r2
 804a624:	19f2      	adds	r2, r6, r7
  while(size--)
 804a626:	4296      	cmp	r6, r2
 804a628:	d118      	bne.n	804a65c <circular_queue_add+0xd8>
    buff_size-=top_size;
 804a62a:	1bed      	subs	r5, r5, r7
    queue->queue_write_idx=0;
 804a62c:	2300      	movs	r3, #0
    buff_size-=top_size;
 804a62e:	b2ad      	uxth	r5, r5
    queue->queue_write_idx=0;
 804a630:	8063      	strh	r3, [r4, #2]
    add_elementSize_and_inc_writeIdx(queue, buff_size);
 804a632:	4629      	mov	r1, r5
 804a634:	4620      	mov	r0, r4
 804a636:	f7ff ff85 	bl	804a544 <add_elementSize_and_inc_writeIdx>
    queue_copy(queue->queue_buff+queue->queue_write_idx,buff+top_size,buff_size);
 804a63a:	8863      	ldrh	r3, [r4, #2]
 804a63c:	1e5a      	subs	r2, r3, #1
 804a63e:	68a3      	ldr	r3, [r4, #8]
 804a640:	4413      	add	r3, r2
 804a642:	1972      	adds	r2, r6, r5
  while(size--)
 804a644:	42b2      	cmp	r2, r6
 804a646:	d10e      	bne.n	804a666 <circular_queue_add+0xe2>
    queue->queue_nb_element+=2;
 804a648:	88a3      	ldrh	r3, [r4, #4]
    queue->queue_write_idx+=buff_size;
 804a64a:	8862      	ldrh	r2, [r4, #2]
    queue->queue_nb_element+=2;
 804a64c:	3302      	adds	r3, #2
    queue->queue_write_idx+=buff_size;
 804a64e:	4415      	add	r5, r2
    queue->queue_nb_element+=2;
 804a650:	80a3      	strh	r3, [r4, #4]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a652:	8823      	ldrh	r3, [r4, #0]
    queue->queue_write_idx+=buff_size;
 804a654:	b2ad      	uxth	r5, r5
 804a656:	8065      	strh	r5, [r4, #2]
    if (queue->queue_write_idx== queue->queue_read_idx)
 804a658:	42ab      	cmp	r3, r5
 804a65a:	e7ca      	b.n	804a5f2 <circular_queue_add+0x6e>
    *out++= *in++;
 804a65c:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a660:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a664:	e7df      	b.n	804a626 <circular_queue_add+0xa2>
 804a666:	f816 1b01 	ldrb.w	r1, [r6], #1
 804a66a:	f803 1f01 	strb.w	r1, [r3, #1]!
 804a66e:	e7e9      	b.n	804a644 <circular_queue_add+0xc0>
    status=-1;
 804a670:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a674:	e7c1      	b.n	804a5fa <circular_queue_add+0x76>

0804a676 <circular_queue_get>:
  if (queue->queue_nb_element==0)
 804a676:	8883      	ldrh	r3, [r0, #4]
{
 804a678:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804a67a:	b1ab      	cbz	r3, 804a6a8 <circular_queue_get+0x32>
    uint16_t read_idx=queue->queue_read_idx;
 804a67c:	8805      	ldrh	r5, [r0, #0]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804a67e:	6884      	ldr	r4, [r0, #8]
 804a680:	1c6b      	adds	r3, r5, #1
 804a682:	5d66      	ldrb	r6, [r4, r5]
    if (read_idx==queue->queue_size)
 804a684:	88c5      	ldrh	r5, [r0, #6]
    size=(uint16_t) queue->queue_buff[read_idx++]<<8;
 804a686:	b29b      	uxth	r3, r3
      read_idx=0;
 804a688:	429d      	cmp	r5, r3
 804a68a:	bf08      	it	eq
 804a68c:	2300      	moveq	r3, #0
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804a68e:	1c58      	adds	r0, r3, #1
 804a690:	b280      	uxth	r0, r0
 804a692:	5ce3      	ldrb	r3, [r4, r3]
      read_idx=0;
 804a694:	4285      	cmp	r5, r0
 804a696:	bf08      	it	eq
 804a698:	2000      	moveq	r0, #0
    *buff= queue->queue_buff+read_idx;
 804a69a:	4420      	add	r0, r4
    size|=(uint16_t) queue->queue_buff[read_idx++];
 804a69c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    *buff= queue->queue_buff+read_idx;
 804a6a0:	6008      	str	r0, [r1, #0]
    * buff_size=size;
 804a6a2:	8013      	strh	r3, [r2, #0]
    status=0;
 804a6a4:	2000      	movs	r0, #0
}
 804a6a6:	bd70      	pop	{r4, r5, r6, pc}
    status=-1;
 804a6a8:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a6ac:	e7fb      	b.n	804a6a6 <circular_queue_get+0x30>

0804a6ae <circular_queue_remove>:
  if (queue->queue_nb_element==0)
 804a6ae:	8882      	ldrh	r2, [r0, #4]
{
 804a6b0:	b570      	push	{r4, r5, r6, lr}
  if (queue->queue_nb_element==0)
 804a6b2:	b322      	cbz	r2, 804a6fe <circular_queue_remove+0x50>
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a6b4:	8803      	ldrh	r3, [r0, #0]
    if (queue->queue_read_idx==queue->queue_size)
 804a6b6:	88c4      	ldrh	r4, [r0, #6]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a6b8:	6886      	ldr	r6, [r0, #8]
 804a6ba:	1c59      	adds	r1, r3, #1
 804a6bc:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804a6be:	42a1      	cmp	r1, r4
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a6c0:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804a6c2:	bf08      	it	eq
 804a6c4:	2100      	moveq	r1, #0
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a6c6:	5cf3      	ldrb	r3, [r6, r3]
      queue->queue_read_idx=0;
 804a6c8:	bf08      	it	eq
 804a6ca:	8001      	strheq	r1, [r0, #0]
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a6cc:	8805      	ldrh	r5, [r0, #0]
 804a6ce:	1c69      	adds	r1, r5, #1
 804a6d0:	b289      	uxth	r1, r1
    if (queue->queue_read_idx==queue->queue_size)
 804a6d2:	428c      	cmp	r4, r1
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a6d4:	8001      	strh	r1, [r0, #0]
      queue->queue_read_idx=0;
 804a6d6:	bf08      	it	eq
 804a6d8:	2100      	moveq	r1, #0
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a6da:	5d75      	ldrb	r5, [r6, r5]
      queue->queue_read_idx=0;
 804a6dc:	bf08      	it	eq
 804a6de:	8001      	strheq	r1, [r0, #0]
    queue->queue_read_idx+=size;
 804a6e0:	8801      	ldrh	r1, [r0, #0]
    size=(uint16_t) queue->queue_buff[queue->queue_read_idx++]<<8;
 804a6e2:	021b      	lsls	r3, r3, #8
    size|=(uint16_t) queue->queue_buff[queue->queue_read_idx++];
 804a6e4:	432b      	orrs	r3, r5
    queue->queue_read_idx+=size;
 804a6e6:	440b      	add	r3, r1
 804a6e8:	b29b      	uxth	r3, r3
    if (queue->queue_read_idx==queue->queue_size)
 804a6ea:	429c      	cmp	r4, r3
        queue->queue_read_idx=0;
 804a6ec:	bf08      	it	eq
 804a6ee:	2300      	moveq	r3, #0
 804a6f0:	8003      	strh	r3, [r0, #0]
    queue->queue_nb_element--;
 804a6f2:	3a01      	subs	r2, #1
    queue->queue_full=0;
 804a6f4:	2300      	movs	r3, #0
    queue->queue_nb_element--;
 804a6f6:	8082      	strh	r2, [r0, #4]
    queue->queue_full=0;
 804a6f8:	7303      	strb	r3, [r0, #12]
    status=0;
 804a6fa:	4618      	mov	r0, r3
}
 804a6fc:	bd70      	pop	{r4, r5, r6, pc}
      status=-1;
 804a6fe:	f04f 30ff 	mov.w	r0, #4294967295
  return status;
 804a702:	e7fb      	b.n	804a6fc <circular_queue_remove+0x4e>

0804a704 <circular_queue_sense>:
  if (queue->queue_nb_element==0)
 804a704:	8880      	ldrh	r0, [r0, #4]
 804a706:	fab0 f080 	clz	r0, r0
 804a70a:	0940      	lsrs	r0, r0, #5
}
 804a70c:	4240      	negs	r0, r0
 804a70e:	4770      	bx	lr

0804a710 <SysTimeAdd>:
static void CalendarDiv60( uint32_t in, uint32_t* out, uint32_t* remainder );

const char *WeekDayString[]={ "Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat" };

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 804a710:	b082      	sub	sp, #8
 804a712:	b082      	sub	sp, #8
 804a714:	f10d 0c08 	add.w	ip, sp, #8
 804a718:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds + b.Seconds;
 804a71c:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a71e:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804a722:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds + b.Seconds;
 804a724:	4413      	add	r3, r2
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a726:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804a72a:	440a      	add	r2, r1
 804a72c:	b292      	uxth	r2, r2
 804a72e:	b211      	sxth	r1, r2
    if( c.SubSeconds >= 1000 )
 804a730:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
    {
        c.Seconds++;
        c.SubSeconds -= 1000;
 804a734:	bfa2      	ittt	ge
 804a736:	f5a2 727a 	subge.w	r2, r2, #1000	; 0x3e8
        c.Seconds++;
 804a73a:	3301      	addge	r3, #1
        c.SubSeconds -= 1000;
 804a73c:	b211      	sxthge	r1, r2
    }
    return c;
 804a73e:	6003      	str	r3, [r0, #0]
 804a740:	8081      	strh	r1, [r0, #4]
}
 804a742:	b002      	add	sp, #8
 804a744:	b002      	add	sp, #8
 804a746:	4770      	bx	lr

0804a748 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 804a748:	b082      	sub	sp, #8
 804a74a:	b082      	sub	sp, #8
 804a74c:	f10d 0c08 	add.w	ip, sp, #8
 804a750:	e90c 0006 	stmdb	ip, {r1, r2}
    SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };

    c.Seconds = a.Seconds - b.Seconds;
 804a754:	9a00      	ldr	r2, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a756:	f8bd 1010 	ldrh.w	r1, [sp, #16]
{
 804a75a:	9303      	str	r3, [sp, #12]
    c.Seconds = a.Seconds - b.Seconds;
 804a75c:	1ad3      	subs	r3, r2, r3
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a75e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 804a762:	1a52      	subs	r2, r2, r1
 804a764:	b292      	uxth	r2, r2
 804a766:	b211      	sxth	r1, r2
    if( c.SubSeconds < 0 )
 804a768:	2900      	cmp	r1, #0
    {
        c.Seconds--;
        c.SubSeconds += 1000;
 804a76a:	bfbe      	ittt	lt
 804a76c:	f502 727a 	addlt.w	r2, r2, #1000	; 0x3e8
        c.Seconds--;
 804a770:	f103 33ff 	addlt.w	r3, r3, #4294967295
        c.SubSeconds += 1000;
 804a774:	b211      	sxthlt	r1, r2
    }
    return c;
 804a776:	6003      	str	r3, [r0, #0]
 804a778:	8081      	strh	r1, [r0, #4]
}
 804a77a:	b002      	add	sp, #8
 804a77c:	b002      	add	sp, #8
 804a77e:	4770      	bx	lr

0804a780 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 804a780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804a782:	466b      	mov	r3, sp
 804a784:	e883 0003 	stmia.w	r3, {r0, r1}
    SysTime_t DeltaTime;
  
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804a788:	a804      	add	r0, sp, #16
 804a78a:	2300      	movs	r3, #0
 804a78c:	f820 3d04 	strh.w	r3, [r0, #-4]!
 804a790:	9302      	str	r3, [sp, #8]

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a792:	f000 fe95 	bl	804b4c0 <HW_RTC_GetCalendarTime>
    c.Seconds = a.Seconds - b.Seconds;
 804a796:	9b00      	ldr	r3, [sp, #0]
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a798:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a79c:	9002      	str	r0, [sp, #8]
    c.Seconds = a.Seconds - b.Seconds;
 804a79e:	1a18      	subs	r0, r3, r0
    c.SubSeconds = a.SubSeconds - b.SubSeconds;
 804a7a0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 804a7a4:	1a5b      	subs	r3, r3, r1
 804a7a6:	b29b      	uxth	r3, r3
 804a7a8:	b219      	sxth	r1, r3
    if( c.SubSeconds < 0 )
 804a7aa:	2900      	cmp	r1, #0
        c.SubSeconds += 1000;
 804a7ac:	bfbe      	ittt	lt
 804a7ae:	f503 737a 	addlt.w	r3, r3, #1000	; 0x3e8
        c.Seconds--;
 804a7b2:	f100 30ff 	addlt.w	r0, r0, #4294967295
        c.SubSeconds += 1000;
 804a7b6:	b219      	sxthlt	r1, r3

    // sysTime is epoch
    DeltaTime = SysTimeSub( sysTime, calendarTime );

    HW_RTC_BKUPWrite( DeltaTime.Seconds, ( uint32_t )DeltaTime.SubSeconds );
 804a7b8:	f000 fe94 	bl	804b4e4 <HW_RTC_BKUPWrite>
}
 804a7bc:	b005      	add	sp, #20
 804a7be:	f85d fb04 	ldr.w	pc, [sp], #4

0804a7c2 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 804a7c2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 804a7c4:	4604      	mov	r4, r0
    SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 804a7c6:	a804      	add	r0, sp, #16
 804a7c8:	2300      	movs	r3, #0
 804a7ca:	f820 3d0c 	strh.w	r3, [r0, #-12]!
 804a7ce:	9300      	str	r3, [sp, #0]
    SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
    SysTime_t DeltaTime;

    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a7d0:	f000 fe76 	bl	804b4c0 <HW_RTC_GetCalendarTime>

    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804a7d4:	a903      	add	r1, sp, #12
    calendarTime.Seconds = HW_RTC_GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 804a7d6:	9000      	str	r0, [sp, #0]
    HW_RTC_BKUPRead( &DeltaTime.Seconds, ( uint32_t* )&DeltaTime.SubSeconds );
 804a7d8:	a802      	add	r0, sp, #8
 804a7da:	f000 fe95 	bl	804b508 <HW_RTC_BKUPRead>
    c.Seconds = a.Seconds + b.Seconds;
 804a7de:	9b00      	ldr	r3, [sp, #0]
 804a7e0:	9a02      	ldr	r2, [sp, #8]
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a7e2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    c.Seconds = a.Seconds + b.Seconds;
 804a7e6:	441a      	add	r2, r3
    c.SubSeconds = a.SubSeconds + b.SubSeconds;
 804a7e8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 804a7ec:	440b      	add	r3, r1
 804a7ee:	b29b      	uxth	r3, r3
 804a7f0:	b219      	sxth	r1, r3
    if( c.SubSeconds >= 1000 )
 804a7f2:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
        c.SubSeconds -= 1000;
 804a7f6:	bfa2      	ittt	ge
 804a7f8:	f5a3 737a 	subge.w	r3, r3, #1000	; 0x3e8
        c.Seconds++;
 804a7fc:	3201      	addge	r2, #1
        c.SubSeconds -= 1000;
 804a7fe:	b219      	sxthge	r1, r3

    sysTime = SysTimeAdd( DeltaTime, calendarTime );

    return sysTime;
}
 804a800:	4620      	mov	r0, r4
    return sysTime;
 804a802:	6022      	str	r2, [r4, #0]
 804a804:	80a1      	strh	r1, [r4, #4]
}
 804a806:	b004      	add	sp, #16
 804a808:	bd10      	pop	{r4, pc}

0804a80a <TimerSetTimeout>:
    cur = cur->Next;
  }
  return false;
}
static void TimerSetTimeout( TimerEvent_t *obj )
{
 804a80a:	b570      	push	{r4, r5, r6, lr}
 804a80c:	4604      	mov	r4, r0
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804a80e:	f000 fce3 	bl	804b1d8 <HW_RTC_GetMinimumTimeout>
  obj->IsNext2Expire = true; 
 804a812:	2301      	movs	r3, #1
 804a814:	7263      	strb	r3, [r4, #9]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 804a816:	4605      	mov	r5, r0

  // In case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 804a818:	6826      	ldr	r6, [r4, #0]
 804a81a:	f000 fcf3 	bl	804b204 <HW_RTC_GetTimerElapsedTime>
 804a81e:	4428      	add	r0, r5
 804a820:	4286      	cmp	r6, r0
 804a822:	d203      	bcs.n	804a82c <TimerSetTimeout+0x22>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 804a824:	f000 fcee 	bl	804b204 <HW_RTC_GetTimerElapsedTime>
 804a828:	4428      	add	r0, r5
 804a82a:	6020      	str	r0, [r4, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 804a82c:	6820      	ldr	r0, [r4, #0]
}
 804a82e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_RTC_SetAlarm( obj->Timestamp );
 804a832:	f000 bd13 	b.w	804b25c <HW_RTC_SetAlarm>
	...

0804a838 <TimerInsertNewHeadTimer>:
  obj->Next = NULL;
}

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;
 804a838:	4b04      	ldr	r3, [pc, #16]	; (804a84c <TimerInsertNewHeadTimer+0x14>)
 804a83a:	681a      	ldr	r2, [r3, #0]

  if( cur != NULL )
 804a83c:	b10a      	cbz	r2, 804a842 <TimerInsertNewHeadTimer+0xa>
  {
    cur->IsNext2Expire = false;
 804a83e:	2100      	movs	r1, #0
 804a840:	7251      	strb	r1, [r2, #9]
  }

  obj->Next = cur;
 804a842:	6142      	str	r2, [r0, #20]
  TimerListHead = obj;
 804a844:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 804a846:	f7ff bfe0 	b.w	804a80a <TimerSetTimeout>
 804a84a:	bf00      	nop
 804a84c:	20009404 	.word	0x20009404

0804a850 <TimerInit>:
  obj->Timestamp = 0;
 804a850:	2300      	movs	r3, #0
  obj->ReloadValue = 0;
 804a852:	e9c0 3300 	strd	r3, r3, [r0]
  obj->IsStarted = false;
 804a856:	7203      	strb	r3, [r0, #8]
  obj->IsNext2Expire = false;
 804a858:	7243      	strb	r3, [r0, #9]
  obj->Context = NULL;
 804a85a:	e9c0 1303 	strd	r1, r3, [r0, #12]
  obj->Next = NULL;
 804a85e:	6143      	str	r3, [r0, #20]
}
 804a860:	4770      	bx	lr
	...

0804a864 <TimerStart>:
{
 804a864:	b570      	push	{r4, r5, r6, lr}
 804a866:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a868:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a86c:	b672      	cpsid	i
  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 804a86e:	b170      	cbz	r0, 804a88e <TimerStart+0x2a>
  TimerEvent_t* cur = TimerListHead;
 804a870:	4e16      	ldr	r6, [pc, #88]	; (804a8cc <TimerStart+0x68>)
 804a872:	6831      	ldr	r1, [r6, #0]
 804a874:	460b      	mov	r3, r1
  while( cur != NULL )
 804a876:	b96b      	cbnz	r3, 804a894 <TimerStart+0x30>
  obj->Timestamp = obj->ReloadValue;
 804a878:	6862      	ldr	r2, [r4, #4]
 804a87a:	6022      	str	r2, [r4, #0]
  obj->IsStarted = true;
 804a87c:	2201      	movs	r2, #1
 804a87e:	7222      	strb	r2, [r4, #8]
  obj->IsNext2Expire = false;
 804a880:	7263      	strb	r3, [r4, #9]
  if( TimerListHead == NULL )
 804a882:	b959      	cbnz	r1, 804a89c <TimerStart+0x38>
    HW_RTC_SetTimerContext( );
 804a884:	f000 fdd2 	bl	804b42c <HW_RTC_SetTimerContext>
      TimerInsertNewHeadTimer( obj);
 804a888:	4620      	mov	r0, r4
 804a88a:	f7ff ffd5 	bl	804a838 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a88e:	f385 8810 	msr	PRIMASK, r5
}
 804a892:	bd70      	pop	{r4, r5, r6, pc}
    if( cur == obj )
 804a894:	429c      	cmp	r4, r3
 804a896:	d0fa      	beq.n	804a88e <TimerStart+0x2a>
    cur = cur->Next;
 804a898:	695b      	ldr	r3, [r3, #20]
 804a89a:	e7ec      	b.n	804a876 <TimerStart+0x12>
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 804a89c:	f000 fcb2 	bl	804b204 <HW_RTC_GetTimerElapsedTime>
    obj->Timestamp += elapsedTime;
 804a8a0:	6823      	ldr	r3, [r4, #0]
 804a8a2:	4418      	add	r0, r3
    if( obj->Timestamp < TimerListHead->Timestamp )
 804a8a4:	6833      	ldr	r3, [r6, #0]
    obj->Timestamp += elapsedTime;
 804a8a6:	6020      	str	r0, [r4, #0]
    if( obj->Timestamp < TimerListHead->Timestamp )
 804a8a8:	681a      	ldr	r2, [r3, #0]
 804a8aa:	4290      	cmp	r0, r2
 804a8ac:	d3ec      	bcc.n	804a888 <TimerStart+0x24>
  TimerEvent_t* next = TimerListHead->Next;
 804a8ae:	695a      	ldr	r2, [r3, #20]
  while (cur->Next != NULL )
 804a8b0:	6959      	ldr	r1, [r3, #20]
 804a8b2:	b911      	cbnz	r1, 804a8ba <TimerStart+0x56>
  cur->Next = obj;
 804a8b4:	615c      	str	r4, [r3, #20]
  obj->Next = NULL;
 804a8b6:	6161      	str	r1, [r4, #20]
 804a8b8:	e7e9      	b.n	804a88e <TimerStart+0x2a>
    if( obj->Timestamp  > next->Timestamp )
 804a8ba:	6811      	ldr	r1, [r2, #0]
 804a8bc:	4288      	cmp	r0, r1
 804a8be:	d902      	bls.n	804a8c6 <TimerStart+0x62>
        next = next->Next;
 804a8c0:	4613      	mov	r3, r2
 804a8c2:	6952      	ldr	r2, [r2, #20]
 804a8c4:	e7f4      	b.n	804a8b0 <TimerStart+0x4c>
        cur->Next = obj;
 804a8c6:	615c      	str	r4, [r3, #20]
        obj->Next = next;
 804a8c8:	6162      	str	r2, [r4, #20]
 804a8ca:	e7e0      	b.n	804a88e <TimerStart+0x2a>
 804a8cc:	20009404 	.word	0x20009404

0804a8d0 <TimerIrqHandler>:
{
 804a8d0:	b570      	push	{r4, r5, r6, lr}
  uint32_t old =  HW_RTC_GetTimerContext( );
 804a8d2:	f000 fdef 	bl	804b4b4 <HW_RTC_GetTimerContext>
  if ( TimerListHead != NULL )
 804a8d6:	4c1b      	ldr	r4, [pc, #108]	; (804a944 <TimerIrqHandler+0x74>)
  uint32_t old =  HW_RTC_GetTimerContext( );
 804a8d8:	4605      	mov	r5, r0
  uint32_t now =  HW_RTC_SetTimerContext( );
 804a8da:	f000 fda7 	bl	804b42c <HW_RTC_SetTimerContext>
  if ( TimerListHead != NULL )
 804a8de:	6822      	ldr	r2, [r4, #0]
 804a8e0:	b19a      	cbz	r2, 804a90a <TimerIrqHandler+0x3a>
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 804a8e2:	1b40      	subs	r0, r0, r5
 804a8e4:	4613      	mov	r3, r2
        next->Timestamp = 0 ;
 804a8e6:	2500      	movs	r5, #0
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 804a8e8:	695b      	ldr	r3, [r3, #20]
 804a8ea:	b92b      	cbnz	r3, 804a8f8 <TimerIrqHandler+0x28>
    cur->IsStarted = false;
 804a8ec:	7213      	strb	r3, [r2, #8]
    exec_cb( cur->Callback, cur->Context );
 804a8ee:	68d3      	ldr	r3, [r2, #12]
    TimerListHead = TimerListHead->Next;
 804a8f0:	6951      	ldr	r1, [r2, #20]
 804a8f2:	6021      	str	r1, [r4, #0]
    exec_cb( cur->Callback, cur->Context );
 804a8f4:	b93b      	cbnz	r3, 804a906 <TimerIrqHandler+0x36>
 804a8f6:	e7fe      	b.n	804a8f6 <TimerIrqHandler+0x26>
      if (next->Timestamp > DeltaContext)
 804a8f8:	6819      	ldr	r1, [r3, #0]
 804a8fa:	4281      	cmp	r1, r0
        next->Timestamp -= DeltaContext;
 804a8fc:	bf86      	itte	hi
 804a8fe:	1a09      	subhi	r1, r1, r0
 804a900:	6019      	strhi	r1, [r3, #0]
        next->Timestamp = 0 ;
 804a902:	601d      	strls	r5, [r3, #0]
 804a904:	e7f0      	b.n	804a8e8 <TimerIrqHandler+0x18>
    exec_cb( cur->Callback, cur->Context );
 804a906:	6910      	ldr	r0, [r2, #16]
 804a908:	4798      	blx	r3
   cur->IsStarted = false;
 804a90a:	2600      	movs	r6, #0
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804a90c:	6823      	ldr	r3, [r4, #0]
 804a90e:	b92b      	cbnz	r3, 804a91c <TimerIrqHandler+0x4c>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804a910:	6820      	ldr	r0, [r4, #0]
 804a912:	b980      	cbnz	r0, 804a936 <TimerIrqHandler+0x66>
}
 804a914:	bd70      	pop	{r4, r5, r6, pc}
   exec_cb( cur->Callback, cur->Context );
 804a916:	6918      	ldr	r0, [r3, #16]
 804a918:	4790      	blx	r2
 804a91a:	e7f7      	b.n	804a90c <TimerIrqHandler+0x3c>
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 804a91c:	681d      	ldr	r5, [r3, #0]
 804a91e:	f000 fc71 	bl	804b204 <HW_RTC_GetTimerElapsedTime>
 804a922:	4285      	cmp	r5, r0
 804a924:	d2f4      	bcs.n	804a910 <TimerIrqHandler+0x40>
   cur = TimerListHead;
 804a926:	6823      	ldr	r3, [r4, #0]
   TimerListHead = TimerListHead->Next;
 804a928:	695a      	ldr	r2, [r3, #20]
 804a92a:	6022      	str	r2, [r4, #0]
   exec_cb( cur->Callback, cur->Context );
 804a92c:	68da      	ldr	r2, [r3, #12]
   cur->IsStarted = false;
 804a92e:	721e      	strb	r6, [r3, #8]
   exec_cb( cur->Callback, cur->Context );
 804a930:	2a00      	cmp	r2, #0
 804a932:	d1f0      	bne.n	804a916 <TimerIrqHandler+0x46>
 804a934:	e7fe      	b.n	804a934 <TimerIrqHandler+0x64>
  if( ( TimerListHead != NULL ) && ( TimerListHead->IsNext2Expire == false ) )
 804a936:	7a43      	ldrb	r3, [r0, #9]
 804a938:	2b00      	cmp	r3, #0
 804a93a:	d1eb      	bne.n	804a914 <TimerIrqHandler+0x44>
}
 804a93c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    TimerSetTimeout( TimerListHead );
 804a940:	f7ff bf63 	b.w	804a80a <TimerSetTimeout>
 804a944:	20009404 	.word	0x20009404

0804a948 <TimerStop>:
{
 804a948:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a94a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a94e:	b672      	cpsid	i
  TimerEvent_t* prev = TimerListHead;
 804a950:	4d10      	ldr	r5, [pc, #64]	; (804a994 <TimerStop+0x4c>)
 804a952:	682b      	ldr	r3, [r5, #0]
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 804a954:	b103      	cbz	r3, 804a958 <TimerStop+0x10>
 804a956:	b910      	cbnz	r0, 804a95e <TimerStop+0x16>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804a958:	f386 8810 	msr	PRIMASK, r6
}  
 804a95c:	bd70      	pop	{r4, r5, r6, pc}
  obj->IsStarted = false;
 804a95e:	2200      	movs	r2, #0
  if( TimerListHead == obj ) // Stop the Head                  
 804a960:	4283      	cmp	r3, r0
  obj->IsStarted = false;
 804a962:	7202      	strb	r2, [r0, #8]
  if( TimerListHead == obj ) // Stop the Head                  
 804a964:	d10e      	bne.n	804a984 <TimerStop+0x3c>
    if( TimerListHead->IsNext2Expire == true ) // The head is already running 
 804a966:	7a59      	ldrb	r1, [r3, #9]
 804a968:	695c      	ldr	r4, [r3, #20]
 804a96a:	b141      	cbz	r1, 804a97e <TimerStop+0x36>
      TimerListHead->IsNext2Expire = false;
 804a96c:	725a      	strb	r2, [r3, #9]
      if( TimerListHead->Next != NULL )
 804a96e:	b124      	cbz	r4, 804a97a <TimerStop+0x32>
        TimerSetTimeout( TimerListHead );
 804a970:	4620      	mov	r0, r4
        TimerListHead = TimerListHead->Next;
 804a972:	602c      	str	r4, [r5, #0]
        TimerSetTimeout( TimerListHead );
 804a974:	f7ff ff49 	bl	804a80a <TimerSetTimeout>
 804a978:	e7ee      	b.n	804a958 <TimerStop+0x10>
        HW_RTC_StopAlarm( );
 804a97a:	f000 fc59 	bl	804b230 <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 804a97e:	602c      	str	r4, [r5, #0]
 804a980:	e7ea      	b.n	804a958 <TimerStop+0x10>
 804a982:	4613      	mov	r3, r2
        cur = cur->Next;
 804a984:	695a      	ldr	r2, [r3, #20]
    while( cur != NULL )
 804a986:	2a00      	cmp	r2, #0
 804a988:	d0e6      	beq.n	804a958 <TimerStop+0x10>
      if( cur == obj )
 804a98a:	4290      	cmp	r0, r2
 804a98c:	d1f9      	bne.n	804a982 <TimerStop+0x3a>
        if( cur->Next != NULL )
 804a98e:	6942      	ldr	r2, [r0, #20]
          prev->Next = cur;
 804a990:	615a      	str	r2, [r3, #20]
 804a992:	e7e1      	b.n	804a958 <TimerStop+0x10>
 804a994:	20009404 	.word	0x20009404

0804a998 <TimerSetValue>:
{
 804a998:	b538      	push	{r3, r4, r5, lr}
 804a99a:	4605      	mov	r5, r0
  uint32_t ticks = HW_RTC_ms2Tick( value );
 804a99c:	4608      	mov	r0, r1
 804a99e:	f000 fc1d 	bl	804b1dc <HW_RTC_ms2Tick>
 804a9a2:	4604      	mov	r4, r0
  TimerStop( obj );
 804a9a4:	4628      	mov	r0, r5
 804a9a6:	f7ff ffcf 	bl	804a948 <TimerStop>
  minValue = HW_RTC_GetMinimumTimeout( );
 804a9aa:	f000 fc15 	bl	804b1d8 <HW_RTC_GetMinimumTimeout>
 804a9ae:	42a0      	cmp	r0, r4
 804a9b0:	bf38      	it	cc
 804a9b2:	4620      	movcc	r0, r4
  obj->ReloadValue = ticks;
 804a9b4:	e9c5 0000 	strd	r0, r0, [r5]
}
 804a9b8:	bd38      	pop	{r3, r4, r5, pc}

0804a9ba <TimerGetCurrentTime>:
{
 804a9ba:	b508      	push	{r3, lr}
  uint32_t now = HW_RTC_GetTimerValue( );
 804a9bc:	f000 fc30 	bl	804b220 <HW_RTC_GetTimerValue>
}
 804a9c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return  HW_RTC_Tick2ms(now);
 804a9c4:	f000 bc13 	b.w	804b1ee <HW_RTC_Tick2ms>

0804a9c8 <TimerGetElapsedTime>:
{
 804a9c8:	b538      	push	{r3, r4, r5, lr}
  if ( past == 0 )
 804a9ca:	4605      	mov	r5, r0
 804a9cc:	b150      	cbz	r0, 804a9e4 <TimerGetElapsedTime+0x1c>
  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
 804a9ce:	f000 fc27 	bl	804b220 <HW_RTC_GetTimerValue>
 804a9d2:	4604      	mov	r4, r0
  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
 804a9d4:	4628      	mov	r0, r5
 804a9d6:	f000 fc01 	bl	804b1dc <HW_RTC_ms2Tick>
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804a9da:	1a20      	subs	r0, r4, r0
}
 804a9dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
 804a9e0:	f000 bc05 	b.w	804b1ee <HW_RTC_Tick2ms>
}
 804a9e4:	bd38      	pop	{r3, r4, r5, pc}
	...

0804a9e8 <Trace_TxCpltCallback>:
}

/* Private Functions Definition ------------------------------------------------------*/

static void Trace_TxCpltCallback(void)
{
 804a9e8:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804a9ea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804a9ee:	b672      	cpsid	i

  BACKUP_PRIMASK();

  DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  circular_queue_remove(&MsgTraceQueue);
 804a9f0:	480f      	ldr	r0, [pc, #60]	; (804aa30 <Trace_TxCpltCallback+0x48>)
 804a9f2:	f7ff fe5c 	bl	804a6ae <circular_queue_remove>
  //DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  //DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
  /* Sense if new data to be sent */
  status=circular_queue_sense(&MsgTraceQueue);
 804a9f6:	480e      	ldr	r0, [pc, #56]	; (804aa30 <Trace_TxCpltCallback+0x48>)
 804a9f8:	f7ff fe84 	bl	804a704 <circular_queue_sense>

  if ( status == 0) 
 804a9fc:	b970      	cbnz	r0, 804aa1c <Trace_TxCpltCallback+0x34>
  {
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804a9fe:	f10d 0202 	add.w	r2, sp, #2
 804aa02:	a901      	add	r1, sp, #4
 804aa04:	480a      	ldr	r0, [pc, #40]	; (804aa30 <Trace_TxCpltCallback+0x48>)
 804aa06:	f7ff fe36 	bl	804a676 <circular_queue_get>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804aa0a:	f384 8810 	msr	PRIMASK, r4
    RESTORE_PRIMASK();
    //DBG_GPIO_SET(GPIOB, GPIO_PIN_14);
    //DBG_GPIO_RST(GPIOB, GPIO_PIN_14);
    OutputTrace(buffer, bufSize);
 804aa0e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 804aa12:	9801      	ldr	r0, [sp, #4]
 804aa14:	f001 fc94 	bl	804c340 <vcom_Trace>

    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
    TracePeripheralReady = SET;
    RESTORE_PRIMASK();
  }
}
 804aa18:	b002      	add	sp, #8
 804aa1a:	bd10      	pop	{r4, pc}
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Enable );
 804aa1c:	2100      	movs	r1, #0
 804aa1e:	2020      	movs	r0, #32
 804aa20:	f7ff fd68 	bl	804a4f4 <LPM_SetStopMode>
    TracePeripheralReady = SET;
 804aa24:	4b03      	ldr	r3, [pc, #12]	; (804aa34 <Trace_TxCpltCallback+0x4c>)
 804aa26:	2201      	movs	r2, #1
 804aa28:	701a      	strb	r2, [r3, #0]
 804aa2a:	f384 8810 	msr	PRIMASK, r4
}
 804aa2e:	e7f3      	b.n	804aa18 <Trace_TxCpltCallback+0x30>
 804aa30:	20009408 	.word	0x20009408
 804aa34:	200010b0 	.word	0x200010b0

0804aa38 <TraceInit>:
{
 804aa38:	b508      	push	{r3, lr}
  OutputInit(Trace_TxCpltCallback);
 804aa3a:	4806      	ldr	r0, [pc, #24]	; (804aa54 <TraceInit+0x1c>)
 804aa3c:	f001 fc64 	bl	804c308 <vcom_Init>
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804aa40:	4805      	ldr	r0, [pc, #20]	; (804aa58 <TraceInit+0x20>)
 804aa42:	f44f 7280 	mov.w	r2, #256	; 0x100
 804aa46:	f100 0110 	add.w	r1, r0, #16
}
 804aa4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  circular_queue_init(&MsgTraceQueue, MsgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE);
 804aa4e:	f7ff bd92 	b.w	804a576 <circular_queue_init>
 804aa52:	bf00      	nop
 804aa54:	0804a9e9 	.word	0x0804a9e9
 804aa58:	20009408 	.word	0x20009408

0804aa5c <TraceSend>:
{
 804aa5c:	b40f      	push	{r0, r1, r2, r3}
 804aa5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 804aa60:	b0c5      	sub	sp, #276	; 0x114
 804aa62:	ab4a      	add	r3, sp, #296	; 0x128
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804aa64:	f44f 7180 	mov.w	r1, #256	; 0x100
{
 804aa68:	f853 2b04 	ldr.w	r2, [r3], #4
  va_start( vaArgs, strFormat);
 804aa6c:	9302      	str	r3, [sp, #8]
  uint16_t bufSize=vsnprintf(buf,TEMPBUFSIZE,strFormat, vaArgs);
 804aa6e:	a804      	add	r0, sp, #16
 804aa70:	f002 f922 	bl	804ccb8 <vsniprintf>
 804aa74:	f8ad 0006 	strh.w	r0, [sp, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 804aa78:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 804aa7c:	b672      	cpsid	i
  status =circular_queue_add(&MsgTraceQueue,(uint8_t*)buf, bufSize);
 804aa7e:	4814      	ldr	r0, [pc, #80]	; (804aad0 <TraceSend+0x74>)
 804aa80:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 804aa84:	a904      	add	r1, sp, #16
 804aa86:	f7ff fd7d 	bl	804a584 <circular_queue_add>
  if ((status==0 ) && (TracePeripheralReady==SET))
 804aa8a:	4605      	mov	r5, r0
 804aa8c:	b9e0      	cbnz	r0, 804aac8 <TraceSend+0x6c>
 804aa8e:	4f11      	ldr	r7, [pc, #68]	; (804aad4 <TraceSend+0x78>)
 804aa90:	783c      	ldrb	r4, [r7, #0]
 804aa92:	b2e4      	uxtb	r4, r4
 804aa94:	2c01      	cmp	r4, #1
 804aa96:	d117      	bne.n	804aac8 <TraceSend+0x6c>
    circular_queue_get(&MsgTraceQueue,&buffer,&bufSize);
 804aa98:	f10d 0206 	add.w	r2, sp, #6
 804aa9c:	a903      	add	r1, sp, #12
 804aa9e:	480c      	ldr	r0, [pc, #48]	; (804aad0 <TraceSend+0x74>)
 804aaa0:	f7ff fde9 	bl	804a676 <circular_queue_get>
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804aaa4:	4621      	mov	r1, r4
 804aaa6:	2020      	movs	r0, #32
    TracePeripheralReady = RESET;
 804aaa8:	703d      	strb	r5, [r7, #0]
    LPM_SetStopMode(LPM_UART_TX_Id , LPM_Disable );
 804aaaa:	f7ff fd23 	bl	804a4f4 <LPM_SetStopMode>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 804aaae:	f386 8810 	msr	PRIMASK, r6
    OutputTrace(buffer, bufSize);
 804aab2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 804aab6:	9803      	ldr	r0, [sp, #12]
 804aab8:	f001 fc42 	bl	804c340 <vcom_Trace>
}
 804aabc:	4628      	mov	r0, r5
 804aabe:	b045      	add	sp, #276	; 0x114
 804aac0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 804aac4:	b004      	add	sp, #16
 804aac6:	4770      	bx	lr
 804aac8:	f386 8810 	msr	PRIMASK, r6
  return status;
 804aacc:	e7f6      	b.n	804aabc <TraceSend+0x60>
 804aace:	bf00      	nop
 804aad0:	20009408 	.word	0x20009408
 804aad4:	200010b0 	.word	0x200010b0

0804aad8 <rand1>:

static uint32_t next = 1;

int32_t rand1( void )
{
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 804aad8:	4b07      	ldr	r3, [pc, #28]	; (804aaf8 <rand1+0x20>)
 804aada:	4908      	ldr	r1, [pc, #32]	; (804aafc <rand1+0x24>)
 804aadc:	6818      	ldr	r0, [r3, #0]
 804aade:	f243 0239 	movw	r2, #12345	; 0x3039
 804aae2:	fb01 2000 	mla	r0, r1, r0, r2
 804aae6:	6018      	str	r0, [r3, #0]
 804aae8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 804aaec:	fbb0 f3f3 	udiv	r3, r0, r3
 804aaf0:	ebc3 73c3 	rsb	r3, r3, r3, lsl #31
}
 804aaf4:	1ac0      	subs	r0, r0, r3
 804aaf6:	4770      	bx	lr
 804aaf8:	200010b4 	.word	0x200010b4
 804aafc:	41c64e6d 	.word	0x41c64e6d

0804ab00 <randr>:
    next = seed;
}
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 804ab00:	b538      	push	{r3, r4, r5, lr}
 804ab02:	4605      	mov	r5, r0
 804ab04:	460c      	mov	r4, r1
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 804ab06:	f7ff ffe7 	bl	804aad8 <rand1>
 804ab0a:	1b61      	subs	r1, r4, r5
 804ab0c:	3101      	adds	r1, #1
 804ab0e:	fb90 f3f1 	sdiv	r3, r0, r1
 804ab12:	fb03 0011 	mls	r0, r3, r1, r0
}
 804ab16:	4428      	add	r0, r5
 804ab18:	bd38      	pop	{r3, r4, r5, pc}

0804ab1a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804ab1a:	3801      	subs	r0, #1
 804ab1c:	440a      	add	r2, r1
    while( size-- )
 804ab1e:	4291      	cmp	r1, r2
 804ab20:	d100      	bne.n	804ab24 <memcpy1+0xa>
    {
        *dst++ = *src++;
    }
}
 804ab22:	4770      	bx	lr
        *dst++ = *src++;
 804ab24:	f811 3b01 	ldrb.w	r3, [r1], #1
 804ab28:	f800 3f01 	strb.w	r3, [r0, #1]!
 804ab2c:	e7f7      	b.n	804ab1e <memcpy1+0x4>

0804ab2e <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 804ab2e:	4410      	add	r0, r2
 804ab30:	440a      	add	r2, r1
    dst = dst + ( size - 1 );
    while( size-- )
 804ab32:	4291      	cmp	r1, r2
 804ab34:	d100      	bne.n	804ab38 <memcpyr+0xa>
    {
        *dst-- = *src++;
    }
}
 804ab36:	4770      	bx	lr
        *dst-- = *src++;
 804ab38:	f811 3b01 	ldrb.w	r3, [r1], #1
 804ab3c:	f800 3d01 	strb.w	r3, [r0, #-1]!
 804ab40:	e7f7      	b.n	804ab32 <memcpyr+0x4>

0804ab42 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 804ab42:	4402      	add	r2, r0
    while( size-- )
 804ab44:	4290      	cmp	r0, r2
 804ab46:	d100      	bne.n	804ab4a <memset1+0x8>
    {
        *dst++ = value;
    }
}
 804ab48:	4770      	bx	lr
        *dst++ = value;
 804ab4a:	f800 1b01 	strb.w	r1, [r0], #1
 804ab4e:	e7f9      	b.n	804ab44 <memset1+0x2>

0804ab50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 804ab50:	f8df d034 	ldr.w	sp, [pc, #52]	; 804ab88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 804ab54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 804ab56:	e003      	b.n	804ab60 <LoopCopyDataInit>

0804ab58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 804ab58:	4b0c      	ldr	r3, [pc, #48]	; (804ab8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 804ab5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 804ab5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 804ab5e:	3104      	adds	r1, #4

0804ab60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 804ab60:	480b      	ldr	r0, [pc, #44]	; (804ab90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 804ab62:	4b0c      	ldr	r3, [pc, #48]	; (804ab94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 804ab64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 804ab66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 804ab68:	d3f6      	bcc.n	804ab58 <CopyDataInit>
  ldr  r2, =_sbss
 804ab6a:	4a0b      	ldr	r2, [pc, #44]	; (804ab98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 804ab6c:	e002      	b.n	804ab74 <LoopFillZerobss>

0804ab6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 804ab6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 804ab70:	f842 3b04 	str.w	r3, [r2], #4

0804ab74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 804ab74:	4b09      	ldr	r3, [pc, #36]	; (804ab9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 804ab76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 804ab78:	d3f9      	bcc.n	804ab6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 804ab7a:	f7f8 f825 	bl	8042bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 804ab7e:	f001 feed 	bl	804c95c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 804ab82:	f000 fe2d 	bl	804b7e0 <main>
  bx  lr    
 804ab86:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 804ab88:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 804ab8c:	0804ee40 	.word	0x0804ee40
  ldr  r0, =_sdata
 804ab90:	20001000 	.word	0x20001000
  ldr  r3, =_edata
 804ab94:	20001150 	.word	0x20001150
  ldr  r2, =_sbss
 804ab98:	20001150 	.word	0x20001150
  ldr  r3, = _ebss
 804ab9c:	2000c38c 	.word	0x2000c38c

0804aba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 804aba0:	e7fe      	b.n	804aba0 <ADC_IRQHandler>

0804aba2 <Str2Int>:
  * @param  pIntNum: The integer value
  * @retval 1: Correct
  *         0: Error
  */
uint32_t Str2Int(uint8_t *pInputStr, uint32_t *pIntNum)
{
 804aba2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  uint32_t res = 0U;
  uint32_t val = 0U;

  if ((pInputStr[0U] == '0') && ((pInputStr[1U] == 'x') || (pInputStr[1U] == 'X')))
 804aba4:	7803      	ldrb	r3, [r0, #0]
 804aba6:	2b30      	cmp	r3, #48	; 0x30
 804aba8:	d127      	bne.n	804abfa <Str2Int+0x58>
 804abaa:	7843      	ldrb	r3, [r0, #1]
 804abac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 804abb0:	2b58      	cmp	r3, #88	; 0x58
 804abb2:	d122      	bne.n	804abfa <Str2Int+0x58>
 804abb4:	2400      	movs	r4, #0
 804abb6:	2502      	movs	r5, #2
  {
    i = 2U;
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804abb8:	5d43      	ldrb	r3, [r0, r5]
 804abba:	b193      	cbz	r3, 804abe2 <Str2Int+0x40>
    {
      if (ISVALIDHEX(pInputStr[i]))
 804abbc:	f023 0620 	bic.w	r6, r3, #32
 804abc0:	3e41      	subs	r6, #65	; 0x41
 804abc2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 804abc6:	2e05      	cmp	r6, #5
 804abc8:	b2d7      	uxtb	r7, r2
 804abca:	d901      	bls.n	804abd0 <Str2Int+0x2e>
 804abcc:	2f09      	cmp	r7, #9
 804abce:	d808      	bhi.n	804abe2 <Str2Int+0x40>
      {
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804abd0:	2f09      	cmp	r7, #9
 804abd2:	ea4f 1404 	mov.w	r4, r4, lsl #4
 804abd6:	d809      	bhi.n	804abec <Str2Int+0x4a>
 804abd8:	4613      	mov	r3, r2
      {
        /* Return 0, Invalid input */
        res = 0U;
        break;
      }
      i++;
 804abda:	3501      	adds	r5, #1
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804abdc:	2d0b      	cmp	r5, #11
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804abde:	441c      	add	r4, r3
    while ((i < 11U) && (pInputStr[i] != '\0'))
 804abe0:	d1ea      	bne.n	804abb8 <Str2Int+0x16>
    }

    /* valid result */
    if (pInputStr[i] == '\0')
 804abe2:	5d43      	ldrb	r3, [r0, r5]
 804abe4:	bb4b      	cbnz	r3, 804ac3a <Str2Int+0x98>
    {
      *pIntNum = val;
 804abe6:	600c      	str	r4, [r1, #0]
      res = 1U;
 804abe8:	2001      	movs	r0, #1
 804abea:	e027      	b.n	804ac3c <Str2Int+0x9a>
        val = (val << 4U) + CONVERTHEX(pInputStr[i]);
 804abec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 804abf0:	2a05      	cmp	r2, #5
 804abf2:	bf94      	ite	ls
 804abf4:	3b37      	subls	r3, #55	; 0x37
 804abf6:	3b57      	subhi	r3, #87	; 0x57
 804abf8:	e7ef      	b.n	804abda <Str2Int+0x38>
 804abfa:	1e44      	subs	r4, r0, #1
 804abfc:	f100 060a 	add.w	r6, r0, #10
 804ac00:	2300      	movs	r3, #0
        *pIntNum = val;
        res = 1U;
      }
      else if (ISVALIDDEC(pInputStr[i]))
      {
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ac02:	270a      	movs	r7, #10
      if (pInputStr[i] == '\0')
 804ac04:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 804ac08:	b90a      	cbnz	r2, 804ac0e <Str2Int+0x6c>
        *pIntNum = val;
 804ac0a:	600b      	str	r3, [r1, #0]
        res = 1U;
 804ac0c:	e7ec      	b.n	804abe8 <Str2Int+0x46>
      else if (((pInputStr[i] == 'k') || (pInputStr[i] == 'K')) && (i > 0U))
 804ac0e:	f002 05df 	and.w	r5, r2, #223	; 0xdf
 804ac12:	2d4b      	cmp	r5, #75	; 0x4b
 804ac14:	d103      	bne.n	804ac1e <Str2Int+0x7c>
 804ac16:	4284      	cmp	r4, r0
 804ac18:	d007      	beq.n	804ac2a <Str2Int+0x88>
        val = val << 10U;
 804ac1a:	029b      	lsls	r3, r3, #10
 804ac1c:	e7f5      	b.n	804ac0a <Str2Int+0x68>
      else if (((pInputStr[i] == 'm') || (pInputStr[i] == 'M')) && (i > 0U))
 804ac1e:	2d4d      	cmp	r5, #77	; 0x4d
 804ac20:	d103      	bne.n	804ac2a <Str2Int+0x88>
 804ac22:	4284      	cmp	r4, r0
 804ac24:	d009      	beq.n	804ac3a <Str2Int+0x98>
        val = val << 20U;
 804ac26:	051b      	lsls	r3, r3, #20
 804ac28:	e7ef      	b.n	804ac0a <Str2Int+0x68>
      else if (ISVALIDDEC(pInputStr[i]))
 804ac2a:	3a30      	subs	r2, #48	; 0x30
 804ac2c:	b2d5      	uxtb	r5, r2
 804ac2e:	2d09      	cmp	r5, #9
 804ac30:	d803      	bhi.n	804ac3a <Str2Int+0x98>
    while ((i < 11U) && (res != 1U))
 804ac32:	42b4      	cmp	r4, r6
        val = val * 10U + CONVERTDEC(pInputStr[i]);
 804ac34:	fb07 2303 	mla	r3, r7, r3, r2
    while ((i < 11U) && (res != 1U))
 804ac38:	d1e4      	bne.n	804ac04 <Str2Int+0x62>
      res = 1U;
 804ac3a:	2000      	movs	r0, #0
      i++;
    }
  }

  return res;
}
 804ac3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0804ac3e <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte(uint8_t uParam)
{
 804ac3e:	b507      	push	{r0, r1, r2, lr}
 804ac40:	ab02      	add	r3, sp, #8
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ac42:	2264      	movs	r2, #100	; 0x64
{
 804ac44:	f803 0d01 	strb.w	r0, [r3, #-1]!
  return COM_Transmit(&uParam, 1U, TX_TIMEOUT);
 804ac48:	2101      	movs	r1, #1
 804ac4a:	4618      	mov	r0, r3
 804ac4c:	f001 fd18 	bl	804c680 <COM_Transmit>
}
 804ac50:	b003      	add	sp, #12
 804ac52:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0804ac58 <Error_Handler>:
  __HAL_RCC_DBGMCU_CLK_DISABLE();
#endif
}

void Error_Handler(void)
{
 804ac58:	b508      	push	{r3, lr}
	PRINTF("Erro Handler");
 804ac5a:	4802      	ldr	r0, [pc, #8]	; (804ac64 <Error_Handler+0xc>)
 804ac5c:	f7ff fefe 	bl	804aa5c <TraceSend>
 804ac60:	e7fe      	b.n	804ac60 <Error_Handler+0x8>
 804ac62:	bf00      	nop
 804ac64:	0804e915 	.word	0x0804e915

0804ac68 <FLASH_INT_If_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None
  * @retval HAL Status.
  */
HAL_StatusTypeDef FLASH_INT_If_Clear_Error(void)
{
 804ac68:	b508      	push	{r3, lr}
  HAL_StatusTypeDef ret = HAL_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 804ac6a:	f7f8 fc11 	bl	8043490 <HAL_FLASH_Unlock>
 804ac6e:	b950      	cbnz	r0, 804ac86 <FLASH_INT_If_Clear_Error+0x1e>
  {

    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PGPERR | FLASH_SR_PGSERR);
 804ac70:	4b06      	ldr	r3, [pc, #24]	; (804ac8c <FLASH_INT_If_Clear_Error+0x24>)
 804ac72:	22f0      	movs	r2, #240	; 0xf0
 804ac74:	60da      	str	r2, [r3, #12]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 804ac76:	f7f8 fc1d 	bl	80434b4 <HAL_FLASH_Lock>
 804ac7a:	b118      	cbz	r0, 804ac84 <FLASH_INT_If_Clear_Error+0x1c>
      ret = HAL_OK;
    }
#ifdef FLASH_IF_DBG
    else
    {
      FLASH_IF_TRACE("[FLASH_IF] Lock failure\r\n");
 804ac7c:	4804      	ldr	r0, [pc, #16]	; (804ac90 <FLASH_INT_If_Clear_Error+0x28>)
#endif /* FLASH_IF_DBG */
  }
#ifdef FLASH_IF_DBG
  else
  {
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ac7e:	f001 ff19 	bl	804cab4 <puts>
  HAL_StatusTypeDef ret = HAL_ERROR;
 804ac82:	2001      	movs	r0, #1
  }
#endif /* FLASH_IF_DBG */
  return ret;
}
 804ac84:	bd08      	pop	{r3, pc}
    FLASH_IF_TRACE("[FLASH_IF] Unlock failure\r\n");
 804ac86:	4803      	ldr	r0, [pc, #12]	; (804ac94 <FLASH_INT_If_Clear_Error+0x2c>)
 804ac88:	e7f9      	b.n	804ac7e <FLASH_INT_If_Clear_Error+0x16>
 804ac8a:	bf00      	nop
 804ac8c:	40023c00 	.word	0x40023c00
 804ac90:	0804e922 	.word	0x0804e922
 804ac94:	0804e93b 	.word	0x0804e93b

0804ac98 <FLASH_If_Read>:
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804ac98:	f1b1 4f10 	cmp.w	r1, #2415919104	; 0x90000000
{
 804ac9c:	b508      	push	{r3, lr}
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 804ac9e:	d203      	bcs.n	804aca8 <FLASH_If_Read+0x10>
  memcpy(pDestination, pSource, uLength);
 804aca0:	f001 fe80 	bl	804c9a4 <memcpy>
    return FLASH_INT_If_Read(pDestination, pSource, uLength);
 804aca4:	2000      	movs	r0, #0
}
 804aca6:	bd08      	pop	{r3, pc}
    return FLASH_EXT_If_Read(pDestination, pSource, uLength);
 804aca8:	2001      	movs	r0, #1
 804acaa:	e7fc      	b.n	804aca6 <FLASH_If_Read+0xe>

0804acac <FLASH_INT_If_Erase_Size>:
{
 804acac:	b5f0      	push	{r4, r5, r6, r7, lr}
 804acae:	b087      	sub	sp, #28
  uint32_t sector_error = 0U;
 804acb0:	2300      	movs	r3, #0
{
 804acb2:	4605      	mov	r5, r0
 804acb4:	460f      	mov	r7, r1
  uint32_t sector_error = 0U;
 804acb6:	9300      	str	r3, [sp, #0]
  e_ret_status = FLASH_INT_If_Clear_Error();
 804acb8:	f7ff ffd6 	bl	804ac68 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804acbc:	4604      	mov	r4, r0
 804acbe:	bb90      	cbnz	r0, 804ad26 <FLASH_INT_If_Erase_Size+0x7a>
    if (HAL_FLASH_Unlock() == HAL_OK)
 804acc0:	f7f8 fbe6 	bl	8043490 <HAL_FLASH_Unlock>
 804acc4:	4604      	mov	r4, r0
 804acc6:	bba8      	cbnz	r0, 804ad34 <FLASH_INT_If_Erase_Size+0x88>

static uint32_t GetSector(uint32_t Add)
{
  uint32_t sector = 0;

  while (Add >= FlashSectorsAddress[sector + 1])
 804acc8:	4b1b      	ldr	r3, [pc, #108]	; (804ad38 <FLASH_INT_If_Erase_Size+0x8c>)
  uint32_t sector = 0;
 804acca:	4606      	mov	r6, r0
 804accc:	4618      	mov	r0, r3
  while (Add >= FlashSectorsAddress[sector + 1])
 804acce:	1c72      	adds	r2, r6, #1
 804acd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 804acd4:	428d      	cmp	r5, r1
 804acd6:	d229      	bcs.n	804ad2c <FLASH_INT_If_Erase_Size+0x80>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804acd8:	3f01      	subs	r7, #1
 804acda:	443d      	add	r5, r7
  uint32_t sector = 0;
 804acdc:	2300      	movs	r3, #0
  while (Add >= FlashSectorsAddress[sector + 1])
 804acde:	1c5a      	adds	r2, r3, #1
 804ace0:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 804ace4:	428d      	cmp	r5, r1
 804ace6:	d223      	bcs.n	804ad30 <FLASH_INT_If_Erase_Size+0x84>
      nb_sectors = GetSector(uStart + uLength - 1U) - first_sector + 1U;
 804ace8:	f1c6 0501 	rsb	r5, r6, #1
 804acec:	441d      	add	r5, r3
      p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804acee:	2300      	movs	r3, #0
 804acf0:	9301      	str	r3, [sp, #4]
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804acf2:	4f12      	ldr	r7, [pc, #72]	; (804ad3c <FLASH_INT_If_Erase_Size+0x90>)
      p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 804acf4:	2302      	movs	r3, #2
 804acf6:	9305      	str	r3, [sp, #20]
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804acf8:	2d02      	cmp	r5, #2
 804acfa:	462b      	mov	r3, r5
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804acfc:	4669      	mov	r1, sp
        chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 804acfe:	bf28      	it	cs
 804ad00:	2302      	movcs	r3, #2
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ad02:	a801      	add	r0, sp, #4
        p_erase_init.NbSectors = chunk_nb_sectors;
 804ad04:	e9cd 6303 	strd	r6, r3, [sp, #12]
        nb_sectors -= chunk_nb_sectors;
 804ad08:	1aed      	subs	r5, r5, r3
        first_sector += chunk_nb_sectors;
 804ad0a:	441e      	add	r6, r3
        if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 804ad0c:	f7f8 fcb6 	bl	804367c <HAL_FLASHEx_Erase>
 804ad10:	b110      	cbz	r0, 804ad18 <FLASH_INT_If_Erase_Size+0x6c>
          HAL_FLASH_GetError();
 804ad12:	f7f8 fbd9 	bl	80434c8 <HAL_FLASH_GetError>
          e_ret_status = HAL_ERROR;
 804ad16:	2401      	movs	r4, #1
        WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804ad18:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 804ad1c:	603b      	str	r3, [r7, #0]
      } while (nb_sectors > 0);
 804ad1e:	2d00      	cmp	r5, #0
 804ad20:	d1ea      	bne.n	804acf8 <FLASH_INT_If_Erase_Size+0x4c>
      HAL_FLASH_Lock();
 804ad22:	f7f8 fbc7 	bl	80434b4 <HAL_FLASH_Lock>
}
 804ad26:	4620      	mov	r0, r4
 804ad28:	b007      	add	sp, #28
 804ad2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    sector++;
 804ad2c:	4616      	mov	r6, r2
 804ad2e:	e7ce      	b.n	804acce <FLASH_INT_If_Erase_Size+0x22>
 804ad30:	4613      	mov	r3, r2
 804ad32:	e7d4      	b.n	804acde <FLASH_INT_If_Erase_Size+0x32>
      e_ret_status = HAL_ERROR;
 804ad34:	2401      	movs	r4, #1
 804ad36:	e7f6      	b.n	804ad26 <FLASH_INT_If_Erase_Size+0x7a>
 804ad38:	200010b8 	.word	0x200010b8
 804ad3c:	40003000 	.word	0x40003000

0804ad40 <FLASH_If_Erase_Size>:
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 804ad40:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804ad44:	d201      	bcs.n	804ad4a <FLASH_If_Erase_Size+0xa>
    return FLASH_INT_If_Erase_Size(pStart, uLength);
 804ad46:	f7ff bfb1 	b.w	804acac <FLASH_INT_If_Erase_Size>
}
 804ad4a:	2001      	movs	r0, #1
 804ad4c:	4770      	bx	lr

0804ad4e <FLASH_INT_If_Write>:
{
 804ad4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ad52:	4605      	mov	r5, r0
 804ad54:	460e      	mov	r6, r1
 804ad56:	4617      	mov	r7, r2
  e_ret_status = FLASH_INT_If_Clear_Error();
 804ad58:	f7ff ff86 	bl	804ac68 <FLASH_INT_If_Clear_Error>
  if (e_ret_status == HAL_OK)
 804ad5c:	4604      	mov	r4, r0
 804ad5e:	b940      	cbnz	r0, 804ad72 <FLASH_INT_If_Write+0x24>
    if (HAL_FLASH_Unlock() != HAL_OK)
 804ad60:	f7f8 fb96 	bl	8043490 <HAL_FLASH_Unlock>
 804ad64:	4604      	mov	r4, r0
 804ad66:	b9c8      	cbnz	r0, 804ad9c <FLASH_INT_If_Write+0x4e>
 804ad68:	442f      	add	r7, r5
      for (i = 0U; i < uLength; i++)
 804ad6a:	42bd      	cmp	r5, r7
 804ad6c:	d104      	bne.n	804ad78 <FLASH_INT_If_Write+0x2a>
      HAL_FLASH_Lock();
 804ad6e:	f7f8 fba1 	bl	80434b4 <HAL_FLASH_Lock>
}
 804ad72:	4620      	mov	r0, r4
 804ad74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, (uint32_t) pDestination,  *((uint8_t *)(pdata + i))) == HAL_OK)
 804ad78:	7832      	ldrb	r2, [r6, #0]
 804ad7a:	2300      	movs	r3, #0
 804ad7c:	4629      	mov	r1, r5
 804ad7e:	2000      	movs	r0, #0
 804ad80:	46b0      	mov	r8, r6
 804ad82:	f7f8 fbd1 	bl	8043528 <HAL_FLASH_Program>
 804ad86:	b938      	cbnz	r0, 804ad98 <FLASH_INT_If_Write+0x4a>
          if (*(uint8_t *)pDestination != *(uint8_t *)(pdata + i))
 804ad88:	f815 3b01 	ldrb.w	r3, [r5], #1
 804ad8c:	f898 2000 	ldrb.w	r2, [r8]
 804ad90:	429a      	cmp	r2, r3
 804ad92:	f106 0601 	add.w	r6, r6, #1
 804ad96:	d0e8      	beq.n	804ad6a <FLASH_INT_If_Write+0x1c>
          e_ret_status = HAL_ERROR;
 804ad98:	2401      	movs	r4, #1
 804ad9a:	e7e8      	b.n	804ad6e <FLASH_INT_If_Write+0x20>
      return HAL_ERROR;
 804ad9c:	2401      	movs	r4, #1
 804ad9e:	e7e8      	b.n	804ad72 <FLASH_INT_If_Write+0x24>

0804ada0 <FLASH_If_Write>:
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 804ada0:	f1b0 4f10 	cmp.w	r0, #2415919104	; 0x90000000
 804ada4:	d201      	bcs.n	804adaa <FLASH_If_Write+0xa>
    return FLASH_INT_If_Write(pDestination, pSource, uLength);
 804ada6:	f7ff bfd2 	b.w	804ad4e <FLASH_INT_If_Write>
}
 804adaa:	2001      	movs	r0, #1
 804adac:	4770      	bx	lr
	...

0804adb0 <Ymodem_HeaderPktRxCpltCallback>:
  * @brief  Ymodem Header Packet Transfer completed callback.
  * @param  uFileSize Dimension of the file that will be received (Bytes).
  * @retval None
  */
HAL_StatusTypeDef Ymodem_HeaderPktRxCpltCallback(uint32_t uFileSize)
{
 804adb0:	b510      	push	{r4, lr}
  /*Reset of the ymodem variables */
  m_uFileSizeYmodem = 0U;
  m_uPacketsReceived = 0U;
 804adb2:	4b07      	ldr	r3, [pc, #28]	; (804add0 <Ymodem_HeaderPktRxCpltCallback+0x20>)
 804adb4:	2400      	movs	r4, #0
  m_uNbrBlocksYmodem = 0U;

  /*Filesize information is stored*/
  m_uFileSizeYmodem = uFileSize;
 804adb6:	e9c3 4000 	strd	r4, r0, [r3]

  /*Compute the number of blocks */
#ifndef MINICOM_YMODEM
  /* Teraterm sends 1kB YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_1K_SIZE - 1U)) / PACKET_1K_SIZE;
 804adba:	f200 30ff 	addw	r0, r0, #1023	; 0x3ff
 804adbe:	0a80      	lsrs	r0, r0, #10
 804adc0:	6098      	str	r0, [r3, #8]
  /* Minicom sends 128 bytes YMODEM packets */
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (PACKET_SIZE - 1U)) / PACKET_SIZE;
#endif /* MINICOM_YMODEM */

  /* NOTE : delay inserted for Ymodem protocol*/
  HAL_Delay(1000U);
 804adc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804adc6:	f000 ffa9 	bl	804bd1c <HAL_Delay>

  return HAL_OK;
}
 804adca:	4620      	mov	r0, r4
 804adcc:	bd10      	pop	{r4, pc}
 804adce:	bf00      	nop
 804add0:	20009518 	.word	0x20009518

0804add4 <Ymodem_DataPktRxCpltCallback>:
  * @retval None
  */
#ifndef MINICOM_YMODEM
/* Teraterm YMODEM */
HAL_StatusTypeDef Ymodem_DataPktRxCpltCallback(uint8_t *pData, uint32_t uFlashDestination, uint32_t uSize)
{
 804add4:	b570      	push	{r4, r5, r6, lr}
  uint32_t uOldSize;
#if !defined(SFU_NO_SWAP)
  SE_FwRawHeaderTypeDef fw_header_dwl;
#endif /* (SFU_NO_SWAP) */

  m_uPacketsReceived++;
 804add6:	4c43      	ldr	r4, [pc, #268]	; (804aee4 <Ymodem_DataPktRxCpltCallback+0x110>)
 804add8:	6823      	ldr	r3, [r4, #0]
{
 804adda:	4615      	mov	r5, r2

  /*Increase the number of received packets*/
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804addc:	68a2      	ldr	r2, [r4, #8]
  m_uPacketsReceived++;
 804adde:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804ade0:	4293      	cmp	r3, r2
{
 804ade2:	b0d0      	sub	sp, #320	; 0x140
 804ade4:	4606      	mov	r6, r0
  m_uPacketsReceived++;
 804ade6:	6023      	str	r3, [r4, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem) /*Last Packet*/
 804ade8:	d106      	bne.n	804adf8 <Ymodem_DataPktRxCpltCallback+0x24>
  {
    /*Extracting actual payload from last packet*/
    if (0 == (m_uFileSizeYmodem % PACKET_1K_SIZE))
 804adea:	6865      	ldr	r5, [r4, #4]
 804adec:	f3c5 0509 	ubfx	r5, r5, #0, #10
    {
      /* The last packet must be fully considered */
      uSize = PACKET_1K_SIZE;
 804adf0:	2d00      	cmp	r5, #0
 804adf2:	bf08      	it	eq
 804adf4:	f44f 6580 	moveq.w	r5, #1024	; 0x400
      uSize = m_uFileSizeYmodem - ((uint32_t)(m_uFileSizeYmodem / PACKET_1K_SIZE) * PACKET_1K_SIZE);
    }
  }

  /* First packet : Contains header information: PartialFwSize and PartialFwOffset information */
  if (m_uPacketsReceived == 1)
 804adf8:	2b01      	cmp	r3, #1
 804adfa:	d112      	bne.n	804ae22 <Ymodem_DataPktRxCpltCallback+0x4e>
    /* End of Image to be downloaded */
#if defined(SFU_NO_SWAP)
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->FwSize + SFU_IMG_IMAGE_OFFSET;
#else
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
                   + (((SE_FwRawHeaderTypeDef *)pData)->PartialFwOffset % SLOT_SIZE(SLOT_SWAP))
 804adfc:	4b3a      	ldr	r3, [pc, #232]	; (804aee8 <Ymodem_DataPktRxCpltCallback+0x114>)
 804adfe:	4a3b      	ldr	r2, [pc, #236]	; (804aeec <Ymodem_DataPktRxCpltCallback+0x118>)
 804ae00:	69db      	ldr	r3, [r3, #28]
 804ae02:	69d2      	ldr	r2, [r2, #28]
 804ae04:	68f0      	ldr	r0, [r6, #12]
 804ae06:	3301      	adds	r3, #1
 804ae08:	1a9b      	subs	r3, r3, r2
 804ae0a:	fbb0 f2f3 	udiv	r2, r0, r3
 804ae0e:	fb03 0312 	mls	r3, r3, r2, r0
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ae12:	6932      	ldr	r2, [r6, #16]
    m_uDwlImgCurrent = uFlashDestination;
 804ae14:	e9c4 1103 	strd	r1, r1, [r4, #12]
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ae18:	4411      	add	r1, r2
                   + SFU_IMG_IMAGE_OFFSET;
 804ae1a:	f501 7100 	add.w	r1, r1, #512	; 0x200
 804ae1e:	4419      	add	r1, r3
    m_uDwlImgEnd = uFlashDestination + ((SE_FwRawHeaderTypeDef *)pData)->PartialFwSize
 804ae20:	6161      	str	r1, [r4, #20]
#endif /* SFU_NO_SWAP */
  }

  /* This packet : contains end of FW header */
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804ae22:	68e3      	ldr	r3, [r4, #12]
 804ae24:	6920      	ldr	r0, [r4, #16]
 804ae26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 804ae2a:	4283      	cmp	r3, r0
 804ae2c:	d946      	bls.n	804aebc <Ymodem_DataPktRxCpltCallback+0xe8>
      ((m_uDwlImgCurrent + uSize) >= (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)))
 804ae2e:	1942      	adds	r2, r0, r5
  if ((m_uDwlImgCurrent < (m_uDwlImgStart + SFU_IMG_IMAGE_OFFSET)) &&
 804ae30:	4293      	cmp	r3, r2
 804ae32:	d843      	bhi.n	804aebc <Ymodem_DataPktRxCpltCallback+0xe8>
    uLength = SFU_IMG_IMAGE_OFFSET % PACKET_1K_SIZE;
    if (uLength == 0)
    {
      uLength = PACKET_1K_SIZE;
    }
    if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uLength) == HAL_OK)
 804ae34:	f44f 7200 	mov.w	r2, #512	; 0x200
 804ae38:	4631      	mov	r1, r6
 804ae3a:	f7ff ffb1 	bl	804ada0 <FLASH_If_Write>
 804ae3e:	2800      	cmp	r0, #0
 804ae40:	d13e      	bne.n	804aec0 <Ymodem_DataPktRxCpltCallback+0xec>
#else
      /*
       * Read header from dwl area : in some configuration header can be transmitted with 2 YMODEM packets
       * ==> pData contains only the last part of the header and cannot be used to retrieve PartialFwOffset
       */
      e_ret_status = FLASH_If_Read((uint8_t *)&fw_header_dwl, (void *) m_uDwlImgStart, SE_FW_HEADER_TOT_LEN);
 804ae42:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804ae46:	68e1      	ldr	r1, [r4, #12]
 804ae48:	4668      	mov	r0, sp
 804ae4a:	f7ff ff25 	bl	804ac98 <FLASH_If_Read>

      /* Shift the DWL area pointer, to align image with (PartialFwOffset % sector size) in DWL area */
      m_uDwlImgCurrent += uLength + fw_header_dwl.PartialFwOffset % SLOT_SIZE(SLOT_SWAP);
 804ae4e:	4b26      	ldr	r3, [pc, #152]	; (804aee8 <Ymodem_DataPktRxCpltCallback+0x114>)
 804ae50:	4a26      	ldr	r2, [pc, #152]	; (804aeec <Ymodem_DataPktRxCpltCallback+0x118>)
 804ae52:	69db      	ldr	r3, [r3, #28]
 804ae54:	69d2      	ldr	r2, [r2, #28]
 804ae56:	9903      	ldr	r1, [sp, #12]
 804ae58:	3301      	adds	r3, #1
 804ae5a:	1a9b      	subs	r3, r3, r2
 804ae5c:	fbb1 f2f3 	udiv	r2, r1, r3
 804ae60:	fb03 1312 	mls	r3, r3, r2, r1
 804ae64:	6922      	ldr	r2, [r4, #16]
 804ae66:	f502 7200 	add.w	r2, r2, #512	; 0x200
 804ae6a:	4413      	add	r3, r2
 804ae6c:	6123      	str	r3, [r4, #16]
#endif /* SFU_NO_SWAP */

      /* Update remaining packet size to write */
      uSize -= uLength;
 804ae6e:	f5a5 7500 	sub.w	r5, r5, #512	; 0x200

      /* Update pData pointer to received packet data */
      pData += uLength;
 804ae72:	f506 7600 	add.w	r6, r6, #512	; 0x200
      e_ret_status = HAL_ERROR;
    }
  }

  /* Skip data write if all has been already written as part of the header */
  if (uSize != 0U)
 804ae76:	b19d      	cbz	r5, 804aea0 <Ymodem_DataPktRxCpltCallback+0xcc>
  {
    /*Adjust dimension to unitary flash programming length */
    if (uSize % FLASH_IF_MIN_WRITE_LEN != 0U)
 804ae78:	076b      	lsls	r3, r5, #29
 804ae7a:	d00b      	beq.n	804ae94 <Ymodem_DataPktRxCpltCallback+0xc0>
    {
      uOldSize = uSize;
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ae7c:	6962      	ldr	r2, [r4, #20]
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ae7e:	f025 0307 	bic.w	r3, r5, #7
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ae82:	3208      	adds	r2, #8
      uSize += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ae84:	3308      	adds	r3, #8
      m_uDwlImgEnd += (FLASH_IF_MIN_WRITE_LEN - (uSize % FLASH_IF_MIN_WRITE_LEN));
 804ae86:	6162      	str	r2, [r4, #20]
 804ae88:	4435      	add	r5, r6
      while (uOldSize < uSize)
      {
        pData[uOldSize] = 0xFF;
 804ae8a:	21ff      	movs	r1, #255	; 0xff
      while (uOldSize < uSize)
 804ae8c:	1baa      	subs	r2, r5, r6
 804ae8e:	429a      	cmp	r2, r3
 804ae90:	d318      	bcc.n	804aec4 <Ymodem_DataPktRxCpltCallback+0xf0>
 804ae92:	461d      	mov	r5, r3
    }

    /* Write Data in Flash - size has to be 64-bit aligned */

    /* Write in flash only if not beyond allowed area */
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804ae94:	6923      	ldr	r3, [r4, #16]
 804ae96:	6962      	ldr	r2, [r4, #20]
 804ae98:	1959      	adds	r1, r3, r5
 804ae9a:	4291      	cmp	r1, r2
 804ae9c:	d915      	bls.n	804aeca <Ymodem_DataPktRxCpltCallback+0xf6>
        e_ret_status = HAL_ERROR;
      }
    }
    else
    {
      e_ret_status = HAL_ERROR;
 804ae9e:	2001      	movs	r0, #1
    }
  }

  /* Last packet : reset m_uPacketsReceived */
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 804aea0:	68a3      	ldr	r3, [r4, #8]
 804aea2:	6822      	ldr	r2, [r4, #0]
 804aea4:	429a      	cmp	r2, r3
  {
    m_uPacketsReceived = 0U;
 804aea6:	bf04      	itt	eq
 804aea8:	2300      	moveq	r3, #0
 804aeaa:	6023      	streq	r3, [r4, #0]
  }

  /* Reset data counters in case of error */
  if (e_ret_status == HAL_ERROR)
 804aeac:	2801      	cmp	r0, #1
  {

    /*Reset of the ymodem variables */
    m_uFileSizeYmodem = 0U;
 804aeae:	bf02      	ittt	eq
 804aeb0:	2300      	moveq	r3, #0
    m_uPacketsReceived = 0U;
 804aeb2:	e9c4 3300 	strdeq	r3, r3, [r4]
    m_uNbrBlocksYmodem = 0U;
 804aeb6:	60a3      	streq	r3, [r4, #8]
  }
  return e_ret_status;
}
 804aeb8:	b050      	add	sp, #320	; 0x140
 804aeba:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef e_ret_status = HAL_OK;
 804aebc:	2000      	movs	r0, #0
 804aebe:	e7da      	b.n	804ae76 <Ymodem_DataPktRxCpltCallback+0xa2>
      e_ret_status = HAL_ERROR;
 804aec0:	2001      	movs	r0, #1
 804aec2:	e7d8      	b.n	804ae76 <Ymodem_DataPktRxCpltCallback+0xa2>
        pData[uOldSize] = 0xFF;
 804aec4:	f805 1b01 	strb.w	r1, [r5], #1
 804aec8:	e7e0      	b.n	804ae8c <Ymodem_DataPktRxCpltCallback+0xb8>
    if (((m_uDwlImgCurrent + uSize) <= m_uDwlImgEnd) && (e_ret_status == HAL_OK))
 804aeca:	2800      	cmp	r0, #0
 804aecc:	d1e7      	bne.n	804ae9e <Ymodem_DataPktRxCpltCallback+0xca>
      if (FLASH_If_Write((void *)m_uDwlImgCurrent, pData, uSize) == HAL_OK)
 804aece:	462a      	mov	r2, r5
 804aed0:	4631      	mov	r1, r6
 804aed2:	4618      	mov	r0, r3
 804aed4:	f7ff ff64 	bl	804ada0 <FLASH_If_Write>
 804aed8:	2800      	cmp	r0, #0
 804aeda:	d1e0      	bne.n	804ae9e <Ymodem_DataPktRxCpltCallback+0xca>
        m_uDwlImgCurrent += uSize;
 804aedc:	6923      	ldr	r3, [r4, #16]
 804aede:	441d      	add	r5, r3
 804aee0:	6125      	str	r5, [r4, #16]
 804aee2:	e7dd      	b.n	804aea0 <Ymodem_DataPktRxCpltCallback+0xcc>
 804aee4:	20009518 	.word	0x20009518
 804aee8:	0804e684 	.word	0x0804e684
 804aeec:	0804e664 	.word	0x0804e664

0804aef0 <FW_UPDATE_Run>:
{
 804aef0:	b530      	push	{r4, r5, lr}
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804aef2:	482c      	ldr	r0, [pc, #176]	; (804afa4 <FW_UPDATE_Run+0xb4>)
{
 804aef4:	b0d7      	sub	sp, #348	; 0x15c
  PRINTF("\r\n================ New Fw Download =========================\r\n\n");
 804aef6:	f7ff fdb1 	bl	804aa5c <TraceSend>
  SFU_APP_GetDownloadAreaInfo(SLOT_DWL_1, &fw_image_dwl_area);
 804aefa:	a902      	add	r1, sp, #8
 804aefc:	2004      	movs	r0, #4
 804aefe:	f000 feab 	bl	804bc58 <SFU_APP_GetDownloadAreaInfo>
  YMODEM_CallbacksTypeDef ymodemCb = {Ymodem_HeaderPktRxCpltCallback, Ymodem_DataPktRxCpltCallback};
 804af02:	4b29      	ldr	r3, [pc, #164]	; (804afa8 <FW_UPDATE_Run+0xb8>)
 804af04:	e893 0003 	ldmia.w	r3, {r0, r1}
 804af08:	ac06      	add	r4, sp, #24
 804af0a:	e884 0003 	stmia.w	r4, {r0, r1}
  PRINTF("  -- Send Firmware \r\n\n");
 804af0e:	4827      	ldr	r0, [pc, #156]	; (804afac <FW_UPDATE_Run+0xbc>)
 804af10:	f7ff fda4 	bl	804aa5c <TraceSend>
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804af14:	4b26      	ldr	r3, [pc, #152]	; (804afb0 <FW_UPDATE_Run+0xc0>)
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804af16:	4827      	ldr	r0, [pc, #156]	; (804afb4 <FW_UPDATE_Run+0xc4>)
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804af18:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804af1c:	601a      	str	r2, [r3, #0]
  PRINTF("  -- -- Erasing download area ...\r\n\n");
 804af1e:	f7ff fd9d 	bl	804aa5c <TraceSend>
  if ((ret = FLASH_If_Erase_Size((void *)(pFwImageDwlArea->DownloadAddr), pFwImageDwlArea->MaxSizeInBytes)) == HAL_OK)
 804af22:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 804af26:	f7ff ff0b 	bl	804ad40 <FLASH_If_Erase_Size>
 804af2a:	bb70      	cbnz	r0, 804af8a <FW_UPDATE_Run+0x9a>
	  PRINTF("  -- -- File> Transfer> YMODEM> Send ");
 804af2c:	4822      	ldr	r0, [pc, #136]	; (804afb8 <FW_UPDATE_Run+0xc8>)
 804af2e:	f7ff fd95 	bl	804aa5c <TraceSend>
    Ymodem_Init();
 804af32:	f001 fbbd 	bl	804c6b0 <Ymodem_Init>
    e_result = Ymodem_Receive(&u_fw_size, pFwImageDwlArea->DownloadAddr, &ymodemCb);
 804af36:	4622      	mov	r2, r4
 804af38:	9903      	ldr	r1, [sp, #12]
 804af3a:	a801      	add	r0, sp, #4
 804af3c:	f001 fbba 	bl	804c6b4 <Ymodem_Receive>
 804af40:	4605      	mov	r5, r0
    PRINTF("\r\n\n");
 804af42:	481e      	ldr	r0, [pc, #120]	; (804afbc <FW_UPDATE_Run+0xcc>)
 804af44:	f7ff fd8a 	bl	804aa5c <TraceSend>
    if ((e_result == COM_OK))
 804af48:	bb25      	cbnz	r5, 804af94 <FW_UPDATE_Run+0xa4>
    	PRINTF("  -- -- Programming Completed Successfully!\r\n\n");
 804af4a:	481d      	ldr	r0, [pc, #116]	; (804afc0 <FW_UPDATE_Run+0xd0>)
 804af4c:	f7ff fd86 	bl	804aa5c <TraceSend>
    	PRINTF("  -- -- Bytes: %ld\r\n\n", u_fw_size);
 804af50:	9901      	ldr	r1, [sp, #4]
 804af52:	481c      	ldr	r0, [pc, #112]	; (804afc4 <FW_UPDATE_Run+0xd4>)
 804af54:	f7ff fd82 	bl	804aa5c <TraceSend>
    ret = FLASH_If_Read(fw_header_dwl_slot, (void *) fw_image_dwl_area.DownloadAddr, SE_FW_HEADER_TOT_LEN);
 804af58:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804af5c:	9903      	ldr	r1, [sp, #12]
 804af5e:	4620      	mov	r0, r4
 804af60:	f7ff fe9a 	bl	804ac98 <FLASH_If_Read>
 804af64:	4605      	mov	r5, r0
    (void)SFU_APP_InstallAtNextReset((uint8_t *) fw_header_dwl_slot);
 804af66:	4620      	mov	r0, r4
 804af68:	f000 fe5a 	bl	804bc20 <SFU_APP_InstallAtNextReset>
    PRINTF("  -- Image correctly downloaded - reboot\r\n\n");
 804af6c:	4816      	ldr	r0, [pc, #88]	; (804afc8 <FW_UPDATE_Run+0xd8>)
 804af6e:	f7ff fd75 	bl	804aa5c <TraceSend>
    COM_Transmit((uint8_t*)&answer_update_success_buffer, sizeof(answer_update_success_buffer), 100);
 804af72:	2264      	movs	r2, #100	; 0x64
 804af74:	2103      	movs	r1, #3
 804af76:	4815      	ldr	r0, [pc, #84]	; (804afcc <FW_UPDATE_Run+0xdc>)
 804af78:	f001 fb82 	bl	804c680 <COM_Transmit>
    HAL_Delay(1000U);
 804af7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 804af80:	f000 fecc 	bl	804bd1c <HAL_Delay>
    HAL_NVIC_SystemReset();
 804af84:	f7f8 f824 	bl	8042fd0 <HAL_NVIC_SystemReset>
  if (ret != HAL_OK)
 804af88:	b115      	cbz	r5, 804af90 <FW_UPDATE_Run+0xa0>
	  PRINTF("  -- !!Operation failed!! \r\n\n");
 804af8a:	4811      	ldr	r0, [pc, #68]	; (804afd0 <FW_UPDATE_Run+0xe0>)
 804af8c:	f7ff fd66 	bl	804aa5c <TraceSend>
}
 804af90:	b057      	add	sp, #348	; 0x15c
 804af92:	bd30      	pop	{r4, r5, pc}
    else if (e_result == COM_ABORT)
 804af94:	2d02      	cmp	r5, #2
    	PRINTF("  -- -- !!Aborted by user!!\r\n\n");
 804af96:	bf0c      	ite	eq
 804af98:	480e      	ldreq	r0, [pc, #56]	; (804afd4 <FW_UPDATE_Run+0xe4>)
    	PRINTF("  -- -- !!Error during file download!!\r\n\n");
 804af9a:	480f      	ldrne	r0, [pc, #60]	; (804afd8 <FW_UPDATE_Run+0xe8>)
 804af9c:	f7ff fd5e 	bl	804aa5c <TraceSend>
 804afa0:	e7f3      	b.n	804af8a <FW_UPDATE_Run+0x9a>
 804afa2:	bf00      	nop
 804afa4:	0804e956 	.word	0x0804e956
 804afa8:	0804e644 	.word	0x0804e644
 804afac:	0804e996 	.word	0x0804e996
 804afb0:	40003000 	.word	0x40003000
 804afb4:	0804e9ad 	.word	0x0804e9ad
 804afb8:	0804e9d2 	.word	0x0804e9d2
 804afbc:	0804eacc 	.word	0x0804eacc
 804afc0:	0804e9f8 	.word	0x0804e9f8
 804afc4:	0804ea27 	.word	0x0804ea27
 804afc8:	0804ea3d 	.word	0x0804ea3d
 804afcc:	20001043 	.word	0x20001043
 804afd0:	0804eab2 	.word	0x0804eab2
 804afd4:	0804ea69 	.word	0x0804ea69
 804afd8:	0804ea88 	.word	0x0804ea88

0804afdc <HW_GPIO_GetBitPos>:

  if ((GPIO_Pin & 0xFF00) != 0)
  {
    PinPos |= 0x8;
  }
  if ((GPIO_Pin & 0xF0F0) != 0)
 804afdc:	4a0a      	ldr	r2, [pc, #40]	; (804b008 <HW_GPIO_GetBitPos+0x2c>)
    PinPos |= 0x8;
 804afde:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
 804afe2:	bf14      	ite	ne
 804afe4:	2308      	movne	r3, #8
 804afe6:	2300      	moveq	r3, #0
  if ((GPIO_Pin & 0xF0F0) != 0)
 804afe8:	4210      	tst	r0, r2
  {
    PinPos |= 0x4;
  }
  if ((GPIO_Pin & 0xCCCC) != 0)
 804afea:	4a08      	ldr	r2, [pc, #32]	; (804b00c <HW_GPIO_GetBitPos+0x30>)
    PinPos |= 0x4;
 804afec:	bf18      	it	ne
 804afee:	f043 0304 	orrne.w	r3, r3, #4
  if ((GPIO_Pin & 0xCCCC) != 0)
 804aff2:	4210      	tst	r0, r2
  {
    PinPos |= 0x2;
  }
  if ((GPIO_Pin & 0xAAAA) != 0)
 804aff4:	4a06      	ldr	r2, [pc, #24]	; (804b010 <HW_GPIO_GetBitPos+0x34>)
    PinPos |= 0x2;
 804aff6:	bf18      	it	ne
 804aff8:	f043 0302 	orrne.w	r3, r3, #2
  if ((GPIO_Pin & 0xAAAA) != 0)
 804affc:	4210      	tst	r0, r2
  {
    PinPos |= 0x1;
 804affe:	bf18      	it	ne
 804b000:	f043 0301 	orrne.w	r3, r3, #1
  }


  return PinPos;
}
 804b004:	4618      	mov	r0, r3
 804b006:	4770      	bx	lr
 804b008:	fffff0f0 	.word	0xfffff0f0
 804b00c:	ffffcccc 	.word	0xffffcccc
 804b010:	ffffaaaa 	.word	0xffffaaaa

0804b014 <HW_GPIO_Init>:
{
 804b014:	b430      	push	{r4, r5}
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b016:	4b28      	ldr	r3, [pc, #160]	; (804b0b8 <HW_GPIO_Init+0xa4>)
 804b018:	4298      	cmp	r0, r3
{
 804b01a:	b086      	sub	sp, #24
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b01c:	f04f 0400 	mov.w	r4, #0
 804b020:	f503 5350 	add.w	r3, r3, #13312	; 0x3400
 804b024:	d032      	beq.n	804b08c <HW_GPIO_Init+0x78>
 804b026:	d80f      	bhi.n	804b048 <HW_GPIO_Init+0x34>
 804b028:	4d24      	ldr	r5, [pc, #144]	; (804b0bc <HW_GPIO_Init+0xa8>)
 804b02a:	42a8      	cmp	r0, r5
 804b02c:	d01e      	beq.n	804b06c <HW_GPIO_Init+0x58>
 804b02e:	2300      	movs	r3, #0
 804b030:	9305      	str	r3, [sp, #20]
 804b032:	4b23      	ldr	r3, [pc, #140]	; (804b0c0 <HW_GPIO_Init+0xac>)
 804b034:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b036:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 804b03a:	631c      	str	r4, [r3, #48]	; 0x30
 804b03c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b03e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804b042:	9305      	str	r3, [sp, #20]
 804b044:	9b05      	ldr	r3, [sp, #20]
 804b046:	e01b      	b.n	804b080 <HW_GPIO_Init+0x6c>
 804b048:	4d1e      	ldr	r5, [pc, #120]	; (804b0c4 <HW_GPIO_Init+0xb0>)
 804b04a:	42a8      	cmp	r0, r5
 804b04c:	d029      	beq.n	804b0a2 <HW_GPIO_Init+0x8e>
 804b04e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 804b052:	42a8      	cmp	r0, r5
 804b054:	d1eb      	bne.n	804b02e <HW_GPIO_Init+0x1a>
 804b056:	9404      	str	r4, [sp, #16]
 804b058:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b05a:	f044 0408 	orr.w	r4, r4, #8
 804b05e:	631c      	str	r4, [r3, #48]	; 0x30
 804b060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b062:	f003 0308 	and.w	r3, r3, #8
 804b066:	9304      	str	r3, [sp, #16]
 804b068:	9b04      	ldr	r3, [sp, #16]
 804b06a:	e009      	b.n	804b080 <HW_GPIO_Init+0x6c>
 804b06c:	9401      	str	r4, [sp, #4]
 804b06e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b070:	f044 0401 	orr.w	r4, r4, #1
 804b074:	631c      	str	r4, [r3, #48]	; 0x30
 804b076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b078:	f003 0301 	and.w	r3, r3, #1
 804b07c:	9301      	str	r3, [sp, #4]
 804b07e:	9b01      	ldr	r3, [sp, #4]
  initStruct->Pin = GPIO_Pin ;
 804b080:	6011      	str	r1, [r2, #0]
  HAL_GPIO_Init(port, initStruct);
 804b082:	4611      	mov	r1, r2
}
 804b084:	b006      	add	sp, #24
 804b086:	bc30      	pop	{r4, r5}
  HAL_GPIO_Init(port, initStruct);
 804b088:	f7f8 bb46 	b.w	8043718 <HAL_GPIO_Init>
  RCC_GPIO_CLK_ENABLE((uint32_t) port);
 804b08c:	9402      	str	r4, [sp, #8]
 804b08e:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b090:	f044 0402 	orr.w	r4, r4, #2
 804b094:	631c      	str	r4, [r3, #48]	; 0x30
 804b096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b098:	f003 0302 	and.w	r3, r3, #2
 804b09c:	9302      	str	r3, [sp, #8]
 804b09e:	9b02      	ldr	r3, [sp, #8]
 804b0a0:	e7ee      	b.n	804b080 <HW_GPIO_Init+0x6c>
 804b0a2:	9403      	str	r4, [sp, #12]
 804b0a4:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 804b0a6:	f044 0404 	orr.w	r4, r4, #4
 804b0aa:	631c      	str	r4, [r3, #48]	; 0x30
 804b0ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b0ae:	f003 0304 	and.w	r3, r3, #4
 804b0b2:	9303      	str	r3, [sp, #12]
 804b0b4:	9b03      	ldr	r3, [sp, #12]
 804b0b6:	e7e3      	b.n	804b080 <HW_GPIO_Init+0x6c>
 804b0b8:	40020400 	.word	0x40020400
 804b0bc:	40020000 	.word	0x40020000
 804b0c0:	40023800 	.word	0x40023800
 804b0c4:	40020800 	.word	0x40020800

0804b0c8 <HW_GPIO_SetIrq>:
{
 804b0c8:	b538      	push	{r3, r4, r5, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804b0ca:	4608      	mov	r0, r1
{
 804b0cc:	461c      	mov	r4, r3
 804b0ce:	4615      	mov	r5, r2
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin) ;
 804b0d0:	f7ff ff84 	bl	804afdc <HW_GPIO_GetBitPos>
 804b0d4:	4b08      	ldr	r3, [pc, #32]	; (804b0f8 <HW_GPIO_SetIrq+0x30>)
    GpioIrq[ BitPos ] = irqHandler;
 804b0d6:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  if (irqHandler != NULL)
 804b0da:	b164      	cbz	r4, 804b0f6 <HW_GPIO_SetIrq+0x2e>
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804b0dc:	4608      	mov	r0, r1
 804b0de:	f000 fe6b 	bl	804bdb8 <MSP_GetIRQn>
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804b0e2:	4629      	mov	r1, r5
    IRQnb = MSP_GetIRQn(GPIO_Pin);
 804b0e4:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(IRQnb, prio, 0);
 804b0e6:	2200      	movs	r2, #0
 804b0e8:	f7f7 ff1c 	bl	8042f24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IRQnb);
 804b0ec:	4620      	mov	r0, r4
}
 804b0ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_NVIC_EnableIRQ(IRQnb);
 804b0f2:	f7f7 bf4b 	b.w	8042f8c <HAL_NVIC_EnableIRQ>
}
 804b0f6:	bd38      	pop	{r3, r4, r5, pc}
 804b0f8:	20009530 	.word	0x20009530

0804b0fc <HW_GPIO_IrqHandler>:
{
 804b0fc:	b510      	push	{r4, lr}
  uint32_t BitPos = HW_GPIO_GetBitPos(GPIO_Pin);
 804b0fe:	f7ff ff6d 	bl	804afdc <HW_GPIO_GetBitPos>
  if (GpioIrq[ BitPos ]  != NULL)
 804b102:	4b04      	ldr	r3, [pc, #16]	; (804b114 <HW_GPIO_IrqHandler+0x18>)
 804b104:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804b108:	b11b      	cbz	r3, 804b112 <HW_GPIO_IrqHandler+0x16>
    GpioIrq[ BitPos ](NULL);
 804b10a:	2000      	movs	r0, #0
}
 804b10c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    GpioIrq[ BitPos ](NULL);
 804b110:	4718      	bx	r3
}
 804b112:	bd10      	pop	{r4, pc}
 804b114:	20009530 	.word	0x20009530

0804b118 <HW_GPIO_Write>:
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, (GPIO_PinState) value);
 804b118:	b2d2      	uxtb	r2, r2
 804b11a:	f7f8 bc71 	b.w	8043a00 <HAL_GPIO_WritePin>
	...

0804b120 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static uint64_t HW_RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 804b120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t first_read;
  uint32_t correction;
  uint32_t seconds;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b124:	2200      	movs	r2, #0
{
 804b126:	4605      	mov	r5, r0
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b128:	4826      	ldr	r0, [pc, #152]	; (804b1c4 <HW_RTC_GetCalendarValue+0xa4>)
  * @param  RTCx RTC Instance
  * @retval Sub second value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 804b12a:	4f27      	ldr	r7, [pc, #156]	; (804b1c8 <HW_RTC_GetCalendarValue+0xa8>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804b12c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 804b1c4 <HW_RTC_GetCalendarValue+0xa4>
{
 804b130:	460c      	mov	r4, r1
  HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b132:	f7f9 f9fa 	bl	804452a <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN);
 804b136:	2200      	movs	r2, #0
 804b138:	4629      	mov	r1, r5
 804b13a:	4640      	mov	r0, r8
 804b13c:	6abe      	ldr	r6, [r7, #40]	; 0x28
 804b13e:	f7f9 fa1b 	bl	8044578 <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN);
 804b142:	2200      	movs	r2, #0
 804b144:	4621      	mov	r1, r4
 804b146:	4640      	mov	r0, r8
 804b148:	f7f9 f9ef 	bl	804452a <HAL_RTC_GetTime>
 804b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804b14e:	b2b6      	uxth	r6, r6
 804b150:	b29b      	uxth	r3, r3

  }
  while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 804b152:	42b3      	cmp	r3, r6
 804b154:	d1ef      	bne.n	804b136 <HW_RTC_GetCalendarValue+0x16>

  /* calculte amount of elapsed days since 01/01/2000 */
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b156:	78eb      	ldrb	r3, [r5, #3]

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 804b158:	4a1c      	ldr	r2, [pc, #112]	; (804b1cc <HW_RTC_GetCalendarValue+0xac>)
 804b15a:	491d      	ldr	r1, [pc, #116]	; (804b1d0 <HW_RTC_GetCalendarValue+0xb0>)
 804b15c:	f013 0f03 	tst.w	r3, #3
 804b160:	bf08      	it	eq
 804b162:	4611      	moveq	r1, r2

  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b164:	786a      	ldrb	r2, [r5, #1]
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b166:	f240 50b5 	movw	r0, #1461	; 0x5b5
 804b16a:	4358      	muls	r0, r3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b16c:	3a01      	subs	r2, #1
 804b16e:	233d      	movs	r3, #61	; 0x3d
 804b170:	4353      	muls	r3, r2
  seconds = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 804b172:	1cc6      	adds	r6, r0, #3
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b174:	3301      	adds	r3, #1
 804b176:	2002      	movs	r0, #2
 804b178:	fb93 f3f0 	sdiv	r3, r3, r0

  seconds += (RTC_DateStruct->Date - 1);
 804b17c:	78a8      	ldrb	r0, [r5, #2]
  seconds += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31), 2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 804b17e:	0052      	lsls	r2, r2, #1
 804b180:	3801      	subs	r0, #1
 804b182:	eb00 0096 	add.w	r0, r0, r6, lsr #2
 804b186:	fa21 f202 	lsr.w	r2, r1, r2
 804b18a:	4403      	add	r3, r0
 804b18c:	f002 0203 	and.w	r2, r2, #3
  seconds += (RTC_DateStruct->Date - 1);
 804b190:	1a9b      	subs	r3, r3, r2

  /* convert from days to seconds */
  seconds *= SECONDS_IN_1DAY;

  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b192:	7862      	ldrb	r2, [r4, #1]
              ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 804b194:	7821      	ldrb	r1, [r4, #0]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b196:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 804b19a:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 804b19e:	0092      	lsls	r2, r2, #2
 804b1a0:	fb00 2201 	mla	r2, r0, r1, r2
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804b1a4:	78a1      	ldrb	r1, [r4, #2]
              ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 804b1a6:	440a      	add	r2, r1
  seconds += ((uint32_t)RTC_TimeStruct->Seconds +
 804b1a8:	490a      	ldr	r1, [pc, #40]	; (804b1d4 <HW_RTC_GetCalendarValue+0xb4>)
 804b1aa:	fb01 2303 	mla	r3, r1, r3, r2



  calendarValue = (((uint64_t) seconds) << N_PREDIV_S) + (PREDIV_S - RTC_TimeStruct->SubSeconds);
 804b1ae:	0d9e      	lsrs	r6, r3, #22
 804b1b0:	029d      	lsls	r5, r3, #10
 804b1b2:	6863      	ldr	r3, [r4, #4]
 804b1b4:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 804b1b8:	3303      	adds	r3, #3

  return (calendarValue);
}
 804b1ba:	18e8      	adds	r0, r5, r3
 804b1bc:	f146 0100 	adc.w	r1, r6, #0
 804b1c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804b1c4:	20009570 	.word	0x20009570
 804b1c8:	40002800 	.word	0x40002800
 804b1cc:	00445550 	.word	0x00445550
 804b1d0:	0099aaa0 	.word	0x0099aaa0
 804b1d4:	00015180 	.word	0x00015180

0804b1d8 <HW_RTC_GetMinimumTimeout>:
}
 804b1d8:	2003      	movs	r0, #3
 804b1da:	4770      	bx	lr

0804b1dc <HW_RTC_ms2Tick>:
{
 804b1dc:	b508      	push	{r3, lr}
 804b1de:	4601      	mov	r1, r0
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804b1e0:	227d      	movs	r2, #125	; 0x7d
 804b1e2:	2300      	movs	r3, #0
 804b1e4:	01c0      	lsls	r0, r0, #7
 804b1e6:	0e49      	lsrs	r1, r1, #25
 804b1e8:	f7f5 fe18 	bl	8040e1c <__aeabi_uldivmod>
}
 804b1ec:	bd08      	pop	{r3, pc}

0804b1ee <HW_RTC_Tick2ms>:
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804b1ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  tick = tick & PREDIV_S;
 804b1f2:	f3c0 0209 	ubfx	r2, r0, #0, #10
  uint32_t seconds = tick >> N_PREDIV_S;
 804b1f6:	0a80      	lsrs	r0, r0, #10
  return ((seconds * 1000) + ((tick * 1000) >> N_PREDIV_S));
 804b1f8:	435a      	muls	r2, r3
 804b1fa:	4358      	muls	r0, r3
}
 804b1fc:	eb00 2092 	add.w	r0, r0, r2, lsr #10
 804b200:	4770      	bx	lr
	...

0804b204 <HW_RTC_GetTimerElapsedTime>:
{
 804b204:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b206:	a901      	add	r1, sp, #4
 804b208:	4668      	mov	r0, sp
 804b20a:	f7ff ff89 	bl	804b120 <HW_RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 804b20e:	4b03      	ldr	r3, [pc, #12]	; (804b21c <HW_RTC_GetTimerElapsedTime+0x18>)
 804b210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 804b212:	1ac0      	subs	r0, r0, r3
 804b214:	b007      	add	sp, #28
 804b216:	f85d fb04 	ldr.w	pc, [sp], #4
 804b21a:	bf00      	nop
 804b21c:	20009570 	.word	0x20009570

0804b220 <HW_RTC_GetTimerValue>:
{
 804b220:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b222:	a901      	add	r1, sp, #4
 804b224:	4668      	mov	r0, sp
 804b226:	f7ff ff7b 	bl	804b120 <HW_RTC_GetCalendarValue>
}
 804b22a:	b007      	add	sp, #28
 804b22c:	f85d fb04 	ldr.w	pc, [sp], #4

0804b230 <HW_RTC_StopAlarm>:
{
 804b230:	b510      	push	{r4, lr}
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 804b232:	4c08      	ldr	r4, [pc, #32]	; (804b254 <HW_RTC_StopAlarm+0x24>)
 804b234:	f44f 7180 	mov.w	r1, #256	; 0x100
 804b238:	4620      	mov	r0, r4
 804b23a:	f7f8 ff19 	bl	8044070 <HAL_RTC_DeactivateAlarm>
  __HAL_RTC_ALARM_CLEAR_FLAG(&RtcHandle, RTC_FLAG_ALRAF);
 804b23e:	6822      	ldr	r2, [r4, #0]
 804b240:	68d3      	ldr	r3, [r2, #12]
 804b242:	b2db      	uxtb	r3, r3
 804b244:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804b248:	60d3      	str	r3, [r2, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b24a:	4b03      	ldr	r3, [pc, #12]	; (804b258 <HW_RTC_StopAlarm+0x28>)
 804b24c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804b250:	615a      	str	r2, [r3, #20]
}
 804b252:	bd10      	pop	{r4, pc}
 804b254:	20009570 	.word	0x20009570
 804b258:	40013c00 	.word	0x40013c00

0804b25c <HW_RTC_SetAlarm>:
{
 804b25c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804b260:	4c54      	ldr	r4, [pc, #336]	; (804b3b4 <HW_RTC_SetAlarm+0x158>)
{
 804b262:	4605      	mov	r5, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - HW_RTC_GetTimerElapsedTime())))
 804b264:	f9b4 604c 	ldrsh.w	r6, [r4, #76]	; 0x4c
 804b268:	f7ff ffcc 	bl	804b204 <HW_RTC_GetTimerElapsedTime>
 804b26c:	3603      	adds	r6, #3
 804b26e:	1a28      	subs	r0, r5, r0
 804b270:	4286      	cmp	r6, r0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804b272:	bf34      	ite	cc
 804b274:	2100      	movcc	r1, #0
    LPM_SetStopMode(LPM_RTC_Id, LPM_Disable);
 804b276:	2101      	movcs	r1, #1
 804b278:	2004      	movs	r0, #4
 804b27a:	f7ff f93b 	bl	804a4f4 <LPM_SetStopMode>
  if (LPM_GetMode() == LPM_StopMode)
 804b27e:	f7ff f94f 	bl	804a520 <LPM_GetMode>
 804b282:	2801      	cmp	r0, #1
    timeout = timeout -  McuWakeUpTimeCal;
 804b284:	bf08      	it	eq
 804b286:	f9b4 304c 	ldrsheq.w	r3, [r4, #76]	; 0x4c
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804b28a:	6da6      	ldr	r6, [r4, #88]	; 0x58
 804b28c:	f894 2054 	ldrb.w	r2, [r4, #84]	; 0x54
 804b290:	9201      	str	r2, [sp, #4]
    timeout = timeout -  McuWakeUpTimeCal;
 804b292:	bf08      	it	eq
 804b294:	1aed      	subeq	r5, r5, r3
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804b296:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804b29a:	f894 306a 	ldrb.w	r3, [r4, #106]	; 0x6a
 804b29e:	9300      	str	r3, [sp, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 804b2a0:	f894 b055 	ldrb.w	fp, [r4, #85]	; 0x55
 804b2a4:	f894 a056 	ldrb.w	sl, [r4, #86]	; 0x56
 804b2a8:	f894 8057 	ldrb.w	r8, [r4, #87]	; 0x57
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 804b2ac:	f894 7069 	ldrb.w	r7, [r4, #105]	; 0x69
 804b2b0:	f894 906b 	ldrb.w	r9, [r4, #107]	; 0x6b
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 804b2b4:	3603      	adds	r6, #3
  HW_RTC_StopAlarm();
 804b2b6:	f7ff ffbb 	bl	804b230 <HW_RTC_StopAlarm>
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b2ba:	f3c5 0109 	ubfx	r1, r5, #0, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804b2be:	9b00      	ldr	r3, [sp, #0]
 804b2c0:	9a01      	ldr	r2, [sp, #4]
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b2c2:	fa11 f686 	uxtah	r6, r1, r6
  while (timeoutValue >= SECONDS_IN_1DAY)
 804b2c6:	493c      	ldr	r1, [pc, #240]	; (804b3b8 <HW_RTC_SetAlarm+0x15c>)
  rtcAlarmSubSeconds += (timeoutValue & PREDIV_S);
 804b2c8:	b2b6      	uxth	r6, r6
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 804b2ca:	0aad      	lsrs	r5, r5, #10
  rtcAlarmDays =  RTC_DateStruct.Date;
 804b2cc:	b29b      	uxth	r3, r3
  while (timeoutValue >= SECONDS_IN_1DAY)
 804b2ce:	428d      	cmp	r5, r1
 804b2d0:	d84b      	bhi.n	804b36a <HW_RTC_SetAlarm+0x10e>
  rtcAlarmHours = RTC_TimeStruct.Hours;
 804b2d2:	fa1f fc82 	uxth.w	ip, r2
  while (timeoutValue >= SECONDS_IN_1HOUR)
 804b2d6:	f5b5 6f61 	cmp.w	r5, #3600	; 0xe10
 804b2da:	d24d      	bcs.n	804b378 <HW_RTC_SetAlarm+0x11c>
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 804b2dc:	fa1f f28b 	uxth.w	r2, fp
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 804b2e0:	2d3b      	cmp	r5, #59	; 0x3b
 804b2e2:	d850      	bhi.n	804b386 <HW_RTC_SetAlarm+0x12a>
 804b2e4:	0ab1      	lsrs	r1, r6, #10
 804b2e6:	ebc1 1081 	rsb	r0, r1, r1, lsl #6
 804b2ea:	eb06 2680 	add.w	r6, r6, r0, lsl #10
 804b2ee:	eb01 000a 	add.w	r0, r1, sl
 804b2f2:	4428      	add	r0, r5
 804b2f4:	b2b6      	uxth	r6, r6
 804b2f6:	b280      	uxth	r0, r0
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 804b2f8:	283b      	cmp	r0, #59	; 0x3b
 804b2fa:	d848      	bhi.n	804b38e <HW_RTC_SetAlarm+0x132>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 804b2fc:	2a3b      	cmp	r2, #59	; 0x3b
 804b2fe:	d84b      	bhi.n	804b398 <HW_RTC_SetAlarm+0x13c>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 804b300:	f1bc 0f17 	cmp.w	ip, #23
 804b304:	d84f      	bhi.n	804b3a6 <HW_RTC_SetAlarm+0x14a>
 804b306:	492d      	ldr	r1, [pc, #180]	; (804b3bc <HW_RTC_SetAlarm+0x160>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 804b308:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  if (RTC_DateStruct.Year % 4 == 0)
 804b30c:	f019 0f03 	tst.w	r9, #3
 804b310:	f107 37ff 	add.w	r7, r7, #4294967295
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b314:	bf16      	itet	ne
 804b316:	19c9      	addne	r1, r1, r7
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 804b318:	5dcd      	ldrbeq	r5, [r1, r7]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b31a:	7b0d      	ldrbne	r5, [r1, #12]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 804b31c:	f884 2025 	strb.w	r2, [r4, #37]	; 0x25
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 804b320:	42ab      	cmp	r3, r5
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804b322:	bf84      	itt	hi
 804b324:	fb93 f1f5 	sdivhi	r1, r3, r5
 804b328:	fb05 3311 	mlshi	r3, r5, r1, r3
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK;
 804b32c:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 804b330:	63e1      	str	r1, [r4, #60]	; 0x3c
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b332:	4923      	ldr	r1, [pc, #140]	; (804b3c0 <HW_RTC_SetAlarm+0x164>)
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 804b334:	f884 c024 	strb.w	ip, [r4, #36]	; 0x24
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 804b338:	bf88      	it	hi
 804b33a:	b29b      	uxthhi	r3, r3
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b33c:	f5c6 767f 	rsb	r6, r6, #1020	; 0x3fc
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804b340:	2200      	movs	r2, #0
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b342:	3603      	adds	r6, #3
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 804b344:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b348:	f1a1 0024 	sub.w	r0, r1, #36	; 0x24
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804b34c:	f44f 7380 	mov.w	r3, #256	; 0x100
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S - rtcAlarmSubSeconds;
 804b350:	62a6      	str	r6, [r4, #40]	; 0x28
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 804b352:	f884 8027 	strb.w	r8, [r4, #39]	; 0x27
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 804b356:	6422      	str	r2, [r4, #64]	; 0x40
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 804b358:	63a2      	str	r2, [r4, #56]	; 0x38
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 804b35a:	64a3      	str	r3, [r4, #72]	; 0x48
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 804b35c:	e9c4 220c 	strd	r2, r2, [r4, #48]	; 0x30
}
 804b360:	b003      	add	sp, #12
 804b362:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_RTC_SetAlarm_IT(&RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 804b366:	f7f9 b829 	b.w	80443bc <HAL_RTC_SetAlarm_IT>
    timeoutValue -= SECONDS_IN_1DAY;
 804b36a:	f5a5 35a8 	sub.w	r5, r5, #86016	; 0x15000
    rtcAlarmDays++;
 804b36e:	3301      	adds	r3, #1
    timeoutValue -= SECONDS_IN_1DAY;
 804b370:	f5a5 75c0 	sub.w	r5, r5, #384	; 0x180
    rtcAlarmDays++;
 804b374:	b29b      	uxth	r3, r3
 804b376:	e7aa      	b.n	804b2ce <HW_RTC_SetAlarm+0x72>
    rtcAlarmHours++;
 804b378:	f10c 0c01 	add.w	ip, ip, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 804b37c:	f5a5 6561 	sub.w	r5, r5, #3600	; 0xe10
    rtcAlarmHours++;
 804b380:	fa1f fc8c 	uxth.w	ip, ip
 804b384:	e7a7      	b.n	804b2d6 <HW_RTC_SetAlarm+0x7a>
    rtcAlarmMinutes++;
 804b386:	3201      	adds	r2, #1
    timeoutValue -= SECONDS_IN_1MINUTE;
 804b388:	3d3c      	subs	r5, #60	; 0x3c
    rtcAlarmMinutes++;
 804b38a:	b292      	uxth	r2, r2
 804b38c:	e7a8      	b.n	804b2e0 <HW_RTC_SetAlarm+0x84>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804b38e:	383c      	subs	r0, #60	; 0x3c
    rtcAlarmMinutes++;
 804b390:	3201      	adds	r2, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 804b392:	b280      	uxth	r0, r0
    rtcAlarmMinutes++;
 804b394:	b292      	uxth	r2, r2
 804b396:	e7af      	b.n	804b2f8 <HW_RTC_SetAlarm+0x9c>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804b398:	3a3c      	subs	r2, #60	; 0x3c
    rtcAlarmHours++;
 804b39a:	f10c 0c01 	add.w	ip, ip, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 804b39e:	b292      	uxth	r2, r2
    rtcAlarmHours++;
 804b3a0:	fa1f fc8c 	uxth.w	ip, ip
 804b3a4:	e7aa      	b.n	804b2fc <HW_RTC_SetAlarm+0xa0>
    rtcAlarmHours -= HOURS_IN_1DAY;
 804b3a6:	f1ac 0c18 	sub.w	ip, ip, #24
    rtcAlarmDays++;
 804b3aa:	3301      	adds	r3, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 804b3ac:	fa1f fc8c 	uxth.w	ip, ip
    rtcAlarmDays++;
 804b3b0:	b29b      	uxth	r3, r3
 804b3b2:	e7a5      	b.n	804b300 <HW_RTC_SetAlarm+0xa4>
 804b3b4:	20009570 	.word	0x20009570
 804b3b8:	0001517f 	.word	0x0001517f
 804b3bc:	0804e64c 	.word	0x0804e64c
 804b3c0:	20009594 	.word	0x20009594

0804b3c4 <HW_RTC_IrqHandler>:
{
 804b3c4:	b508      	push	{r3, lr}
  LPM_SetStopMode(LPM_RTC_Id, LPM_Enable);
 804b3c6:	2100      	movs	r1, #0
 804b3c8:	2004      	movs	r0, #4
 804b3ca:	f7ff f893 	bl	804a4f4 <LPM_SetStopMode>
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b3ce:	4b0b      	ldr	r3, [pc, #44]	; (804b3fc <HW_RTC_IrqHandler+0x38>)
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804b3d0:	480b      	ldr	r0, [pc, #44]	; (804b400 <HW_RTC_IrqHandler+0x3c>)
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 804b3d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 804b3d6:	615a      	str	r2, [r3, #20]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 804b3d8:	6802      	ldr	r2, [r0, #0]
 804b3da:	6893      	ldr	r3, [r2, #8]
 804b3dc:	04d9      	lsls	r1, r3, #19
 804b3de:	d50b      	bpl.n	804b3f8 <HW_RTC_IrqHandler+0x34>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 804b3e0:	68d3      	ldr	r3, [r2, #12]
 804b3e2:	05db      	lsls	r3, r3, #23
 804b3e4:	d508      	bpl.n	804b3f8 <HW_RTC_IrqHandler+0x34>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 804b3e6:	68d3      	ldr	r3, [r2, #12]
 804b3e8:	b2db      	uxtb	r3, r3
 804b3ea:	f463 73c0 	orn	r3, r3, #384	; 0x180
 804b3ee:	60d3      	str	r3, [r2, #12]
}
 804b3f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      HAL_RTC_AlarmAEventCallback(hrtc);
 804b3f4:	f000 bcdc 	b.w	804bdb0 <HAL_RTC_AlarmAEventCallback>
}
 804b3f8:	bd08      	pop	{r3, pc}
 804b3fa:	bf00      	nop
 804b3fc:	40013c00 	.word	0x40013c00
 804b400:	20009570 	.word	0x20009570

0804b404 <HW_RTC_DelayMs>:
{
 804b404:	4601      	mov	r1, r0
 804b406:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 804b408:	227d      	movs	r2, #125	; 0x7d
 804b40a:	2300      	movs	r3, #0
 804b40c:	01c0      	lsls	r0, r0, #7
 804b40e:	0e49      	lsrs	r1, r1, #25
 804b410:	f7f5 fd04 	bl	8040e1c <__aeabi_uldivmod>
 804b414:	4604      	mov	r4, r0
  timeout = HW_RTC_GetTimerValue();
 804b416:	f7ff ff03 	bl	804b220 <HW_RTC_GetTimerValue>
 804b41a:	4605      	mov	r5, r0
  while (((HW_RTC_GetTimerValue() - timeout)) < delayValue)
 804b41c:	f7ff ff00 	bl	804b220 <HW_RTC_GetTimerValue>
 804b420:	1b40      	subs	r0, r0, r5
 804b422:	42a0      	cmp	r0, r4
 804b424:	d300      	bcc.n	804b428 <HW_RTC_DelayMs+0x24>
}
 804b426:	bd38      	pop	{r3, r4, r5, pc}
    __NOP();
 804b428:	bf00      	nop
 804b42a:	e7f7      	b.n	804b41c <HW_RTC_DelayMs+0x18>

0804b42c <HW_RTC_SetTimerContext>:
{
 804b42c:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = (uint32_t) HW_RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 804b42e:	4c04      	ldr	r4, [pc, #16]	; (804b440 <HW_RTC_SetTimerContext+0x14>)
 804b430:	f104 0154 	add.w	r1, r4, #84	; 0x54
 804b434:	f104 0068 	add.w	r0, r4, #104	; 0x68
 804b438:	f7ff fe72 	bl	804b120 <HW_RTC_GetCalendarValue>
 804b43c:	6520      	str	r0, [r4, #80]	; 0x50
}
 804b43e:	bd10      	pop	{r4, pc}
 804b440:	20009570 	.word	0x20009570

0804b444 <HW_RTC_Init>:
{
 804b444:	b530      	push	{r4, r5, lr}
  if (HW_RTC_Initalized == false)
 804b446:	4c18      	ldr	r4, [pc, #96]	; (804b4a8 <HW_RTC_Init+0x64>)
 804b448:	f894 506c 	ldrb.w	r5, [r4, #108]	; 0x6c
{
 804b44c:	b087      	sub	sp, #28
  if (HW_RTC_Initalized == false)
 804b44e:	bb45      	cbnz	r5, 804b4a2 <HW_RTC_Init+0x5e>
  RtcHandle.Instance = RTC;
 804b450:	4b16      	ldr	r3, [pc, #88]	; (804b4ac <HW_RTC_Init+0x68>)
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 804b452:	61a5      	str	r5, [r4, #24]
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804b454:	221f      	movs	r2, #31
  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 804b456:	e9c4 3500 	strd	r3, r5, [r4]
  HAL_RTC_Init(&RtcHandle);
 804b45a:	4620      	mov	r0, r4
  RtcHandle.Init.SynchPrediv = PREDIV_S;  /*RTC_SYNCH_PREDIV; */
 804b45c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 804b460:	e9c4 2302 	strd	r2, r3, [r4, #8]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 804b464:	e9c4 5504 	strd	r5, r5, [r4, #16]
  HAL_RTC_Init(&RtcHandle);
 804b468:	f7f8 fe81 	bl	804416e <HAL_RTC_Init>
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 804b46c:	a906      	add	r1, sp, #24
 804b46e:	4b10      	ldr	r3, [pc, #64]	; (804b4b0 <HW_RTC_Init+0x6c>)
 804b470:	f841 3d18 	str.w	r3, [r1, #-24]!
  HAL_RTC_SetDate(&RtcHandle, &RTC_DateStruct, RTC_FORMAT_BIN);
 804b474:	462a      	mov	r2, r5
 804b476:	4620      	mov	r0, r4
 804b478:	f7f8 ff43 	bl	8044302 <HAL_RTC_SetDate>
  RTC_TimeStruct.Hours = 11;
 804b47c:	f242 530b 	movw	r3, #9483	; 0x250b
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804b480:	462a      	mov	r2, r5
 804b482:	a901      	add	r1, sp, #4
 804b484:	4620      	mov	r0, r4
  RTC_TimeStruct.TimeFormat = 0;
 804b486:	e9cd 3501 	strd	r3, r5, [sp, #4]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 804b48a:	e9cd 5504 	strd	r5, r5, [sp, #16]
  HAL_RTC_SetTime(&RtcHandle, &RTC_TimeStruct, RTC_FORMAT_BIN);
 804b48e:	f7f8 fec7 	bl	8044220 <HAL_RTC_SetTime>
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 804b492:	4620      	mov	r0, r4
 804b494:	f7f9 f899 	bl	80445ca <HAL_RTCEx_EnableBypassShadow>
    HW_RTC_SetTimerContext();
 804b498:	f7ff ffc8 	bl	804b42c <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 804b49c:	2301      	movs	r3, #1
 804b49e:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 804b4a2:	b007      	add	sp, #28
 804b4a4:	bd30      	pop	{r4, r5, pc}
 804b4a6:	bf00      	nop
 804b4a8:	20009570 	.word	0x20009570
 804b4ac:	40002800 	.word	0x40002800
 804b4b0:	15080301 	.word	0x15080301

0804b4b4 <HW_RTC_GetTimerContext>:
}
 804b4b4:	4b01      	ldr	r3, [pc, #4]	; (804b4bc <HW_RTC_GetTimerContext+0x8>)
 804b4b6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 804b4b8:	4770      	bx	lr
 804b4ba:	bf00      	nop
 804b4bc:	20009570 	.word	0x20009570

0804b4c0 <HW_RTC_GetCalendarTime>:
 * \param [IN]   pointer to ms
 *
 * \return uint32_t seconds
 */
uint32_t HW_RTC_GetCalendarTime(uint16_t *mSeconds)
{
 804b4c0:	b530      	push	{r4, r5, lr}
 804b4c2:	b087      	sub	sp, #28
 804b4c4:	4605      	mov	r5, r0
  RTC_TimeTypeDef RTC_TimeStruct ;
  RTC_DateTypeDef RTC_DateStruct;
  uint32_t ticks;

  uint64_t calendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 804b4c6:	a901      	add	r1, sp, #4
 804b4c8:	4668      	mov	r0, sp
 804b4ca:	f7ff fe29 	bl	804b120 <HW_RTC_GetCalendarValue>
 804b4ce:	4604      	mov	r4, r0

  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);

  ticks = (uint32_t) calendarValue & PREDIV_S;

  *mSeconds = HW_RTC_Tick2ms(ticks);
 804b4d0:	f3c0 0009 	ubfx	r0, r0, #0, #10
 804b4d4:	f7ff fe8b 	bl	804b1ee <HW_RTC_Tick2ms>
 804b4d8:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> N_PREDIV_S);
 804b4da:	0aa0      	lsrs	r0, r4, #10

  return seconds;
}
 804b4dc:	ea40 5081 	orr.w	r0, r0, r1, lsl #22
 804b4e0:	b007      	add	sp, #28
 804b4e2:	bd30      	pop	{r4, r5, pc}

0804b4e4 <HW_RTC_BKUPWrite>:

void HW_RTC_BKUPWrite(uint32_t Data0, uint32_t Data1)
{
 804b4e4:	b538      	push	{r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804b4e6:	4c07      	ldr	r4, [pc, #28]	; (804b504 <HW_RTC_BKUPWrite+0x20>)
{
 804b4e8:	460d      	mov	r5, r1
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR0, Data0);
 804b4ea:	4602      	mov	r2, r0
 804b4ec:	2100      	movs	r1, #0
 804b4ee:	4620      	mov	r0, r4
 804b4f0:	f7f9 f861 	bl	80445b6 <HAL_RTCEx_BKUPWrite>
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804b4f4:	462a      	mov	r2, r5
 804b4f6:	4620      	mov	r0, r4
 804b4f8:	2101      	movs	r1, #1
}
 804b4fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_RTCEx_BKUPWrite(&RtcHandle, RTC_BKP_DR1, Data1);
 804b4fe:	f7f9 b85a 	b.w	80445b6 <HAL_RTCEx_BKUPWrite>
 804b502:	bf00      	nop
 804b504:	20009570 	.word	0x20009570

0804b508 <HW_RTC_BKUPRead>:

void HW_RTC_BKUPRead(uint32_t *Data0, uint32_t *Data1)
{
 804b508:	b570      	push	{r4, r5, r6, lr}
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b50a:	4c07      	ldr	r4, [pc, #28]	; (804b528 <HW_RTC_BKUPRead+0x20>)
{
 804b50c:	4606      	mov	r6, r0
 804b50e:	460d      	mov	r5, r1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b510:	4620      	mov	r0, r4
 804b512:	2100      	movs	r1, #0
 804b514:	f7f9 f854 	bl	80445c0 <HAL_RTCEx_BKUPRead>
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804b518:	2101      	movs	r1, #1
  *Data0 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR0);
 804b51a:	6030      	str	r0, [r6, #0]
  *Data1 = HAL_RTCEx_BKUPRead(&RtcHandle, RTC_BKP_DR1);
 804b51c:	4620      	mov	r0, r4
 804b51e:	f7f9 f84f 	bl	80445c0 <HAL_RTCEx_BKUPRead>
 804b522:	6028      	str	r0, [r5, #0]
}
 804b524:	bd70      	pop	{r4, r5, r6, pc}
 804b526:	bf00      	nop
 804b528:	20009570 	.word	0x20009570

0804b52c <HW_SPI_IoInit>:
  /*##-2- Configure the SPI GPIOs */
  HW_SPI_IoDeInit();
}

void HW_SPI_IoInit(void)
{
 804b52c:	b570      	push	{r4, r5, r6, lr}
 804b52e:	b088      	sub	sp, #32

	GPIO_InitTypeDef initStruct = { 0 };
 804b530:	2214      	movs	r2, #20
 804b532:	2100      	movs	r1, #0
 804b534:	a803      	add	r0, sp, #12
 804b536:	f001 fa40 	bl	804c9ba <memset>
	if (hspi.Instance == SPI2) {
 804b53a:	4b25      	ldr	r3, [pc, #148]	; (804b5d0 <HW_SPI_IoInit+0xa4>)
 804b53c:	681a      	ldr	r2, [r3, #0]
 804b53e:	4b25      	ldr	r3, [pc, #148]	; (804b5d4 <HW_SPI_IoInit+0xa8>)
 804b540:	429a      	cmp	r2, r3
 804b542:	d143      	bne.n	804b5cc <HW_SPI_IoInit+0xa0>
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 804b544:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804b548:	2400      	movs	r4, #0
 804b54a:	9400      	str	r4, [sp, #0]
 804b54c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
		initStruct.Mode = GPIO_MODE_AF_PP;
		initStruct.Pull = GPIO_NOPULL;
		initStruct.Speed = GPIO_SPEED_HIGH;
		initStruct.Alternate = SPI2_AF;

		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b54e:	4822      	ldr	r0, [pc, #136]	; (804b5d8 <HW_SPI_IoInit+0xac>)
		__HAL_RCC_SPI2_CLK_ENABLE();
 804b550:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804b554:	641a      	str	r2, [r3, #64]	; 0x40
 804b556:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804b558:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804b55c:	9200      	str	r2, [sp, #0]
 804b55e:	9a00      	ldr	r2, [sp, #0]
		__HAL_RCC_GPIOC_CLK_ENABLE();
 804b560:	9401      	str	r4, [sp, #4]
 804b562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b564:	f042 0204 	orr.w	r2, r2, #4
 804b568:	631a      	str	r2, [r3, #48]	; 0x30
 804b56a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b56c:	f002 0204 	and.w	r2, r2, #4
 804b570:	9201      	str	r2, [sp, #4]
 804b572:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 804b574:	9402      	str	r4, [sp, #8]
 804b576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804b578:	f042 0202 	orr.w	r2, r2, #2
 804b57c:	631a      	str	r2, [r3, #48]	; 0x30
 804b57e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804b580:	f003 0302 	and.w	r3, r3, #2
 804b584:	9302      	str	r3, [sp, #8]
 804b586:	9b02      	ldr	r3, [sp, #8]
		initStruct.Alternate = SPI2_AF;
 804b588:	2203      	movs	r2, #3
 804b58a:	2305      	movs	r3, #5
 804b58c:	e9cd 2306 	strd	r2, r3, [sp, #24]
		initStruct.Mode = GPIO_MODE_AF_PP;
 804b590:	2502      	movs	r5, #2
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b592:	aa03      	add	r2, sp, #12
 804b594:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		initStruct.Mode = GPIO_MODE_AF_PP;
 804b598:	9504      	str	r5, [sp, #16]
		HW_GPIO_Init(RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct);
 804b59a:	f7ff fd3b 	bl	804b014 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct);
 804b59e:	aa03      	add	r2, sp, #12
 804b5a0:	2104      	movs	r1, #4
 804b5a2:	480e      	ldr	r0, [pc, #56]	; (804b5dc <HW_SPI_IoInit+0xb0>)
 804b5a4:	f7ff fd36 	bl	804b014 <HW_GPIO_Init>
		HW_GPIO_Init(RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct);
 804b5a8:	aa03      	add	r2, sp, #12
 804b5aa:	2108      	movs	r1, #8
 804b5ac:	480b      	ldr	r0, [pc, #44]	; (804b5dc <HW_SPI_IoInit+0xb0>)
 804b5ae:	f7ff fd31 	bl	804b014 <HW_GPIO_Init>

		initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804b5b2:	2601      	movs	r6, #1
		initStruct.Pull = GPIO_NOPULL;

		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804b5b4:	aa03      	add	r2, sp, #12
 804b5b6:	4629      	mov	r1, r5
 804b5b8:	4807      	ldr	r0, [pc, #28]	; (804b5d8 <HW_SPI_IoInit+0xac>)
		initStruct.Pull = GPIO_NOPULL;
 804b5ba:	e9cd 6404 	strd	r6, r4, [sp, #16]
		HW_GPIO_Init(RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct);
 804b5be:	f7ff fd29 	bl	804b014 <HW_GPIO_Init>

		HW_GPIO_Write(RADIO_NSS_PORT, RADIO_NSS_PIN, 1);
 804b5c2:	4632      	mov	r2, r6
 804b5c4:	4629      	mov	r1, r5
 804b5c6:	4804      	ldr	r0, [pc, #16]	; (804b5d8 <HW_SPI_IoInit+0xac>)
 804b5c8:	f7ff fda6 	bl	804b118 <HW_GPIO_Write>
	}
}
 804b5cc:	b008      	add	sp, #32
 804b5ce:	bd70      	pop	{r4, r5, r6, pc}
 804b5d0:	200095e0 	.word	0x200095e0
 804b5d4:	40003800 	.word	0x40003800
 804b5d8:	40020400 	.word	0x40020400
 804b5dc:	40020800 	.word	0x40020800

0804b5e0 <HW_SPI_Init>:
{
 804b5e0:	b508      	push	{r3, lr}
  hspi.Instance = SPI_RADIO;
 804b5e2:	4b1b      	ldr	r3, [pc, #108]	; (804b650 <HW_SPI_Init+0x70>)
 804b5e4:	4a1b      	ldr	r2, [pc, #108]	; (804b654 <HW_SPI_Init+0x74>)
 804b5e6:	601a      	str	r2, [r3, #0]
/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency(uint32_t hz)
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
 804b5e8:	4a1b      	ldr	r2, [pc, #108]	; (804b658 <HW_SPI_Init+0x78>)
  uint32_t baudRate;

  while (SysClkTmp > hz)
 804b5ea:	481c      	ldr	r0, [pc, #112]	; (804b65c <HW_SPI_Init+0x7c>)
  uint32_t SysClkTmp = SystemCoreClock;
 804b5ec:	6811      	ldr	r1, [r2, #0]
  uint32_t divisor = 0;
 804b5ee:	2200      	movs	r2, #0
  while (SysClkTmp > hz)
 804b5f0:	4281      	cmp	r1, r0
 804b5f2:	d904      	bls.n	804b5fe <HW_SPI_Init+0x1e>
  {
    divisor++;
 804b5f4:	3201      	adds	r2, #1
    SysClkTmp = (SysClkTmp >> 1);

    if (divisor >= 7)
 804b5f6:	2a07      	cmp	r2, #7
    SysClkTmp = (SysClkTmp >> 1);
 804b5f8:	ea4f 0151 	mov.w	r1, r1, lsr #1
    if (divisor >= 7)
 804b5fc:	d1f8      	bne.n	804b5f0 <HW_SPI_Init+0x10>
    {
      break;
    }
  }

  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b5fe:	f012 0104 	ands.w	r1, r2, #4
 804b602:	bf18      	it	ne
 804b604:	2120      	movne	r1, #32
             (((divisor & 0x2) == 0) ? 0x0 : SPI_CR1_BR_1) |
 804b606:	f012 0002 	ands.w	r0, r2, #2
 804b60a:	bf18      	it	ne
 804b60c:	2010      	movne	r0, #16
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804b60e:	f012 0201 	ands.w	r2, r2, #1
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b612:	ea41 0100 	orr.w	r1, r1, r0
             (((divisor & 0x1) == 0) ? 0x0 : SPI_CR1_BR_0);
 804b616:	bf18      	it	ne
 804b618:	2208      	movne	r2, #8
  baudRate = (((divisor & 0x4) == 0) ? 0x0 : SPI_CR1_BR_2) |
 804b61a:	430a      	orrs	r2, r1
  hspi.Init.BaudRatePrescaler = SpiFrequency(10000000);
 804b61c:	61da      	str	r2, [r3, #28]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 804b61e:	f44f 7182 	mov.w	r1, #260	; 0x104
 804b622:	2200      	movs	r2, #0
 804b624:	e9c3 1201 	strd	r1, r2, [r3, #4]
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804b628:	4809      	ldr	r0, [pc, #36]	; (804b650 <HW_SPI_Init+0x70>)
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 804b62a:	60da      	str	r2, [r3, #12]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804b62c:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 804b630:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 804b634:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 804b636:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 804b638:	6199      	str	r1, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 804b63a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi) != HAL_OK)
 804b63c:	f7f9 fdce 	bl	80451dc <HAL_SPI_Init>
 804b640:	b108      	cbz	r0, 804b646 <HW_SPI_Init+0x66>
    Error_Handler();
 804b642:	f7ff fb09 	bl	804ac58 <Error_Handler>
}
 804b646:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HW_SPI_IoInit();
 804b64a:	f7ff bf6f 	b.w	804b52c <HW_SPI_IoInit>
 804b64e:	bf00      	nop
 804b650:	200095e0 	.word	0x200095e0
 804b654:	40003800 	.word	0x40003800
 804b658:	2000108c 	.word	0x2000108c
 804b65c:	00989680 	.word	0x00989680

0804b660 <HW_SPI_InOut>:
{
 804b660:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804b662:	f04f 33ff 	mov.w	r3, #4294967295
{
 804b666:	f8ad 000e 	strh.w	r0, [sp, #14]
  HAL_SPI_TransmitReceive(&hspi, (uint8_t *) &txData, (uint8_t *) &rxData, 1, HAL_MAX_DELAY);
 804b66a:	9300      	str	r3, [sp, #0]
 804b66c:	f10d 0216 	add.w	r2, sp, #22
 804b670:	2301      	movs	r3, #1
 804b672:	f10d 010e 	add.w	r1, sp, #14
 804b676:	4804      	ldr	r0, [pc, #16]	; (804b688 <HW_SPI_InOut+0x28>)
 804b678:	f7f9 fded 	bl	8045256 <HAL_SPI_TransmitReceive>
}
 804b67c:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 804b680:	b007      	add	sp, #28
 804b682:	f85d fb04 	ldr.w	pc, [sp], #4
 804b686:	bf00      	nop
 804b688:	200095e0 	.word	0x200095e0

0804b68c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init()
{
 804b68c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 804b68e:	2210      	movs	r2, #16
 804b690:	2100      	movs	r1, #0
 804b692:	a802      	add	r0, sp, #8
 804b694:	f001 f991 	bl	804c9ba <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 804b698:	4815      	ldr	r0, [pc, #84]	; (804b6f0 <MX_TIM2_Init+0x64>)
	htim2.Init.Prescaler = 100;
 804b69a:	2264      	movs	r2, #100	; 0x64
 804b69c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804b6a0:	2300      	movs	r3, #0
	htim2.Init.Prescaler = 100;
 804b6a2:	e9c0 1200 	strd	r1, r2, [r0]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim2.Init.Period = 16000;
 804b6a6:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 804b6aa:	e9cd 3300 	strd	r3, r3, [sp]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804b6ae:	6083      	str	r3, [r0, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804b6b0:	e9c0 2303 	strd	r2, r3, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804b6b4:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 804b6b6:	f7f9 fff1 	bl	804569c <HAL_TIM_Base_Init>
 804b6ba:	b108      	cbz	r0, 804b6c0 <MX_TIM2_Init+0x34>
		Error_Handler();
 804b6bc:	f7ff facc 	bl	804ac58 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b6c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804b6c4:	a902      	add	r1, sp, #8
 804b6c6:	480a      	ldr	r0, [pc, #40]	; (804b6f0 <MX_TIM2_Init+0x64>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b6c8:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 804b6ca:	f7fa f80b 	bl	80456e4 <HAL_TIM_ConfigClockSource>
 804b6ce:	b108      	cbz	r0, 804b6d4 <MX_TIM2_Init+0x48>
		Error_Handler();
 804b6d0:	f7ff fac2 	bl	804ac58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804b6d4:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804b6d6:	4669      	mov	r1, sp
 804b6d8:	4805      	ldr	r0, [pc, #20]	; (804b6f0 <MX_TIM2_Init+0x64>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804b6da:	e9cd 3300 	strd	r3, r3, [sp]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 804b6de:	f7fa f895 	bl	804580c <HAL_TIMEx_MasterConfigSynchronization>
 804b6e2:	b108      	cbz	r0, 804b6e8 <MX_TIM2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 804b6e4:	f7ff fab8 	bl	804ac58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
}
 804b6e8:	b007      	add	sp, #28
 804b6ea:	f85d fb04 	ldr.w	pc, [sp], #4
 804b6ee:	bf00      	nop
 804b6f0:	2000bda0 	.word	0x2000bda0

0804b6f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 804b6f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 804b6f6:	2210      	movs	r2, #16
 804b6f8:	2100      	movs	r1, #0
 804b6fa:	a802      	add	r0, sp, #8
 804b6fc:	f001 f95d 	bl	804c9ba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 804b700:	4814      	ldr	r0, [pc, #80]	; (804b754 <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 100;
 804b702:	4915      	ldr	r1, [pc, #84]	; (804b758 <MX_TIM3_Init+0x64>)
 804b704:	2264      	movs	r2, #100	; 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804b706:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 100;
 804b708:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 16000;
 804b70c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 804b710:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 804b714:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804b716:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 804b71a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 804b71c:	f7f9 ffbe 	bl	804569c <HAL_TIM_Base_Init>
 804b720:	b108      	cbz	r0, 804b726 <MX_TIM3_Init+0x32>
  {
    Error_Handler();
 804b722:	f7ff fa99 	bl	804ac58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804b72a:	a902      	add	r1, sp, #8
 804b72c:	4809      	ldr	r0, [pc, #36]	; (804b754 <MX_TIM3_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 804b72e:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 804b730:	f7f9 ffd8 	bl	80456e4 <HAL_TIM_ConfigClockSource>
 804b734:	b108      	cbz	r0, 804b73a <MX_TIM3_Init+0x46>
  {
    Error_Handler();
 804b736:	f7ff fa8f 	bl	804ac58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 804b73a:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804b73c:	4669      	mov	r1, sp
 804b73e:	4805      	ldr	r0, [pc, #20]	; (804b754 <MX_TIM3_Init+0x60>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 804b740:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 804b744:	f7fa f862 	bl	804580c <HAL_TIMEx_MasterConfigSynchronization>
 804b748:	b108      	cbz	r0, 804b74e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 804b74a:	f7ff fa85 	bl	804ac58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 804b74e:	b007      	add	sp, #28
 804b750:	f85d fb04 	ldr.w	pc, [sp], #4
 804b754:	2000bd60 	.word	0x2000bd60
 804b758:	40000400 	.word	0x40000400

0804b75c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 804b75c:	6803      	ldr	r3, [r0, #0]
 804b75e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 804b762:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 804b764:	d116      	bne.n	804b794 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 804b766:	2200      	movs	r2, #0
 804b768:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 804b76c:	9200      	str	r2, [sp, #0]
 804b76e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804b770:	f041 0101 	orr.w	r1, r1, #1
 804b774:	6419      	str	r1, [r3, #64]	; 0x40
 804b776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b778:	f003 0301 	and.w	r3, r3, #1
 804b77c:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804b77e:	201c      	movs	r0, #28
 804b780:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 804b782:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 804b784:	f7f7 fbce 	bl	8042f24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 804b788:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 804b78a:	b003      	add	sp, #12
 804b78c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804b790:	f7f7 bbfc 	b.w	8042f8c <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM3)
 804b794:	4a0b      	ldr	r2, [pc, #44]	; (804b7c4 <HAL_TIM_Base_MspInit+0x68>)
 804b796:	4293      	cmp	r3, r2
 804b798:	d111      	bne.n	804b7be <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 804b79a:	2200      	movs	r2, #0
 804b79c:	4b0a      	ldr	r3, [pc, #40]	; (804b7c8 <HAL_TIM_Base_MspInit+0x6c>)
 804b79e:	9201      	str	r2, [sp, #4]
 804b7a0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 804b7a2:	f041 0102 	orr.w	r1, r1, #2
 804b7a6:	6419      	str	r1, [r3, #64]	; 0x40
 804b7a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804b7aa:	f003 0302 	and.w	r3, r3, #2
 804b7ae:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804b7b0:	201d      	movs	r0, #29
 804b7b2:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 804b7b4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 804b7b6:	f7f7 fbb5 	bl	8042f24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 804b7ba:	201d      	movs	r0, #29
 804b7bc:	e7e5      	b.n	804b78a <HAL_TIM_Base_MspInit+0x2e>
}
 804b7be:	b003      	add	sp, #12
 804b7c0:	f85d fb04 	ldr.w	pc, [sp], #4
 804b7c4:	40000400 	.word	0x40000400
 804b7c8:	40023800 	.word	0x40023800

0804b7cc <count_digits>:

/************* End of Sd card functions *****************/

int count_digits(int n)
{
    int counter=0; // variable declaration
 804b7cc:	2300      	movs	r3, #0
    while(n!=0)
    {
        n=n/10;
 804b7ce:	220a      	movs	r2, #10
    while(n!=0)
 804b7d0:	b908      	cbnz	r0, 804b7d6 <count_digits+0xa>
        counter++;
    }
    return counter;
}
 804b7d2:	4618      	mov	r0, r3
 804b7d4:	4770      	bx	lr
        n=n/10;
 804b7d6:	fb90 f0f2 	sdiv	r0, r0, r2
        counter++;
 804b7da:	3301      	adds	r3, #1
 804b7dc:	e7f8      	b.n	804b7d0 <count_digits+0x4>
	...

0804b7e0 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 804b7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804b7e4:	f8df 82a8 	ldr.w	r8, [pc, #680]	; 804ba90 <main+0x2b0>
		}
		else{
			earring_test = 500*i;
		}
		count=count_digits(earring_test);
		sprintf(earring_string, "%lu", earring_test);
 804b7e8:	4f92      	ldr	r7, [pc, #584]	; (804ba34 <main+0x254>)
{
 804b7ea:	2400      	movs	r4, #0
 804b7ec:	b089      	sub	sp, #36	; 0x24
	for (int i=0; i<STORAGE_SIZE; i++)
 804b7ee:	4625      	mov	r5, r4
		memset(&store_TAG[i].N_TAG[1],0x55, 1);
 804b7f0:	f108 0901 	add.w	r9, r8, #1
		memset(&store_TAG[i].N_TAG[2],0x33, 1);
 804b7f4:	4e90      	ldr	r6, [pc, #576]	; (804ba38 <main+0x258>)
		memset(&store_TAG[i].N_TAG[0],0x0A, 1);
 804b7f6:	230a      	movs	r3, #10
 804b7f8:	f808 3004 	strb.w	r3, [r8, r4]
		memset(&store_TAG[i].N_TAG[1],0x55, 1);
 804b7fc:	2355      	movs	r3, #85	; 0x55
 804b7fe:	f809 3004 	strb.w	r3, [r9, r4]
		memset(&store_TAG[i].N_TAG[3], 0x30, TAG_SIZE-2);
 804b802:	1c70      	adds	r0, r6, #1
		memset(&store_TAG[i].N_TAG[2],0x33, 1);
 804b804:	2333      	movs	r3, #51	; 0x33
		memset(&store_TAG[i].N_TAG[3], 0x30, TAG_SIZE-2);
 804b806:	2130      	movs	r1, #48	; 0x30
		memset(&store_TAG[i].N_TAG[2],0x33, 1);
 804b808:	5533      	strb	r3, [r6, r4]
		memset(&store_TAG[i].N_TAG[3], 0x30, TAG_SIZE-2);
 804b80a:	2222      	movs	r2, #34	; 0x22
		memset(&store_TAG[i].N_TAG[TAG_SIZE-2],0x0D, 1);
 804b80c:	3620      	adds	r6, #32
		memset(&store_TAG[i].N_TAG[3], 0x30, TAG_SIZE-2);
 804b80e:	4420      	add	r0, r4
 804b810:	f001 f8d3 	bl	804c9ba <memset>
		memset(&store_TAG[i].N_TAG[TAG_SIZE-2],0x0D, 1);
 804b814:	230d      	movs	r3, #13
 804b816:	5533      	strb	r3, [r6, r4]
		if (i%2==0){
 804b818:	07ee      	lsls	r6, r5, #31
 804b81a:	bf4a      	itet	mi
 804b81c:	f44f 71fa 	movmi.w	r1, #500	; 0x1f4
 804b820:	f105 0111 	addpl.w	r1, r5, #17
 804b824:	4369      	mulmi	r1, r5
		count=count_digits(earring_test);
 804b826:	4608      	mov	r0, r1
 804b828:	f7ff ffd0 	bl	804b7cc <count_digits>
 804b82c:	4606      	mov	r6, r0
		sprintf(earring_string, "%lu", earring_test);
 804b82e:	460a      	mov	r2, r1
 804b830:	a805      	add	r0, sp, #20
 804b832:	4639      	mov	r1, r7
 804b834:	f001 f9f4 	bl	804cc20 <siprintf>
		memcpy (&store_TAG[i].N_TAG[(TAG_SIZE-6)-(count)], earring_string, count);
 804b838:	f104 001e 	add.w	r0, r4, #30
 804b83c:	1b80      	subs	r0, r0, r6
 804b83e:	4632      	mov	r2, r6
 804b840:	a905      	add	r1, sp, #20
 804b842:	4440      	add	r0, r8
	for (int i=0; i<STORAGE_SIZE; i++)
 804b844:	3501      	adds	r5, #1
		memcpy (&store_TAG[i].N_TAG[(TAG_SIZE-6)-(count)], earring_string, count);
 804b846:	f001 f8ad 	bl	804c9a4 <memcpy>
	for (int i=0; i<STORAGE_SIZE; i++)
 804b84a:	2dc8      	cmp	r5, #200	; 0xc8
 804b84c:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 804b850:	d1d0      	bne.n	804b7f4 <main+0x14>
	}
	last_TAG = LEN_QUEUE_OCCPD-1;
 804b852:	4f7a      	ldr	r7, [pc, #488]	; (804ba3c <main+0x25c>)

  flags_ble.all_flags=RESET;
 804b854:	4e7a      	ldr	r6, [pc, #488]	; (804ba40 <main+0x260>)
	last_TAG = LEN_QUEUE_OCCPD-1;
 804b856:	2331      	movs	r3, #49	; 0x31
 804b858:	603b      	str	r3, [r7, #0]
  flags_ble.all_flags=RESET;
 804b85a:	2300      	movs	r3, #0
 804b85c:	7033      	strb	r3, [r6, #0]
  /* STM32 HAL library initialization*/
  HAL_Init();
 804b85e:	f7f7 fb23 	bl	8042ea8 <HAL_Init>

  /* Configure the system clock*/
  SystemClock_Config();
 804b862:	f000 fbc9 	bl	804bff8 <SystemClock_Config>

  /* Configure the debug mode*/
  //DBG_Init();

  /* Configure the hardware*/
  HW_Init();
 804b866:	f000 facf 	bl	804be08 <HW_Init>
	if(f_mount(&SDFatFS, (const TCHAR *)&SDPath, 1) != FR_OK)
 804b86a:	2201      	movs	r2, #1
 804b86c:	4975      	ldr	r1, [pc, #468]	; (804ba44 <main+0x264>)
 804b86e:	4876      	ldr	r0, [pc, #472]	; (804ba48 <main+0x268>)
 804b870:	f7fb f994 	bl	8046b9c <f_mount>
 804b874:	b110      	cbz	r0, 804b87c <main+0x9c>
		PRINT_SD_CARD(PRINTF("Erro ao montar o cartao\r\n");)
 804b876:	4875      	ldr	r0, [pc, #468]	; (804ba4c <main+0x26c>)
 804b878:	f7ff f8f0 	bl	804aa5c <TraceSend>

  // Mount and prepare SD Card
  mount_sd_card();

  /*Disbale Stand-by mode*/
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804b87c:	2101      	movs	r1, #1

  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b87e:	2400      	movs	r4, #0
  LPM_SetOffMode(LPM_APPLI_Id, LPM_Disable);
 804b880:	4608      	mov	r0, r1
 804b882:	f7fe fe21 	bl	804a4c8 <LPM_SetOffMode>
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b886:	4623      	mov	r3, r4
 804b888:	9400      	str	r4, [sp, #0]
 804b88a:	2203      	movs	r2, #3
 804b88c:	2101      	movs	r1, #1
 804b88e:	4870      	ldr	r0, [pc, #448]	; (804ba50 <main+0x270>)
				HAL_Delay(TIMEOUT_BETWEEN_RESEND_TAG);

				if ((in_use_TAG<last_TAG) && (flags_ble.confirm == SET))
				{
					flags_ble.confirm = RESET;
					PRINTF("NewTag = %d \n\r", pack_position);
 804b890:	4d70      	ldr	r5, [pc, #448]	; (804ba54 <main+0x274>)
  PRINTF("APP_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__APP_VERSION >> 24), (uint8_t)(__APP_VERSION >> 16), (uint8_t)(__APP_VERSION >> 8), (uint8_t)__APP_VERSION);
 804b892:	f7ff f8e3 	bl	804aa5c <TraceSend>
  PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__LORA_MAC_VERSION >> 24), (uint8_t)(__LORA_MAC_VERSION >> 16), (uint8_t)(__LORA_MAC_VERSION >> 8), (uint8_t)__LORA_MAC_VERSION);
 804b896:	2204      	movs	r2, #4
 804b898:	9400      	str	r4, [sp, #0]
 804b89a:	2302      	movs	r3, #2
 804b89c:	4611      	mov	r1, r2
 804b89e:	486e      	ldr	r0, [pc, #440]	; (804ba58 <main+0x278>)
  in_use_TAG = EMPTY_QUEUE;
 804b8a0:	4c6e      	ldr	r4, [pc, #440]	; (804ba5c <main+0x27c>)
  PRINTF("MAC_VERSION= %02X.%02X.%02X.%02X\r\n", (uint8_t)(__LORA_MAC_VERSION >> 24), (uint8_t)(__LORA_MAC_VERSION >> 16), (uint8_t)(__LORA_MAC_VERSION >> 8), (uint8_t)__LORA_MAC_VERSION);
 804b8a2:	f7ff f8db 	bl	804aa5c <TraceSend>
  in_use_TAG = EMPTY_QUEUE;
 804b8a6:	f04f 33ff 	mov.w	r3, #4294967295
 804b8aa:	6023      	str	r3, [r4, #0]
					count_send=0;
					flag_send_timeout = RESET;
 804b8ac:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 804ba94 <main+0x2b4>
	if (flags_ble.enable_handler){
 804b8b0:	7833      	ldrb	r3, [r6, #0]
 804b8b2:	0698      	lsls	r0, r3, #26
 804b8b4:	d505      	bpl.n	804b8c2 <main+0xe2>
		flags_ble.enable_handler = 0;
 804b8b6:	f36f 1345 	bfc	r3, #5, #1
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804b8ba:	4869      	ldr	r0, [pc, #420]	; (804ba60 <main+0x280>)
		flags_ble.enable_handler = 0;
 804b8bc:	7033      	strb	r3, [r6, #0]
		ble_handler((uint8_t*)&message_ble);					// Aciona o handler para selecionar a mensagem de resposta.
 804b8be:	f7f5 fc4b 	bl	8041158 <ble_handler>
	if (flags_ble.update_mode){
 804b8c2:	7833      	ldrb	r3, [r6, #0]
 804b8c4:	06d9      	lsls	r1, r3, #27
 804b8c6:	d51e      	bpl.n	804b906 <main+0x126>
		flags_ble.update_mode = RESET;
 804b8c8:	f36f 1304 	bfc	r3, #4, #1
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804b8cc:	2025      	movs	r0, #37	; 0x25
		flags_ble.update_mode = RESET;
 804b8ce:	7033      	strb	r3, [r6, #0]
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804b8d0:	f7f7 fb6a 	bl	8042fa8 <HAL_NVIC_DisableIRQ>
		HAL_UART_AbortReceive_IT(&huart1);
 804b8d4:	4863      	ldr	r0, [pc, #396]	; (804ba64 <main+0x284>)
 804b8d6:	f7fa fb93 	bl	8046000 <HAL_UART_AbortReceive_IT>
		HAL_UART_DeInit(&huart1);
 804b8da:	4862      	ldr	r0, [pc, #392]	; (804ba64 <main+0x284>)
 804b8dc:	f7fa f8ae 	bl	8045a3c <HAL_UART_DeInit>
		HAL_Delay(1);
 804b8e0:	2001      	movs	r0, #1
 804b8e2:	f000 fa1b 	bl	804bd1c <HAL_Delay>
		COM_Init();
 804b8e6:	f000 feab 	bl	804c640 <COM_Init>
		HAL_Delay(1);
 804b8ea:	2001      	movs	r0, #1
 804b8ec:	f000 fa16 	bl	804bd1c <HAL_Delay>
		COM_Flush();
 804b8f0:	f000 fed6 	bl	804c6a0 <COM_Flush>
		FW_UPDATE_Run();
 804b8f4:	f7ff fafc 	bl	804aef0 <FW_UPDATE_Run>
		MX_USART1_UART_Init();
 804b8f8:	f7f5 fcca 	bl	8041290 <MX_USART1_UART_Init>
		HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804b8fc:	2201      	movs	r2, #1
 804b8fe:	495a      	ldr	r1, [pc, #360]	; (804ba68 <main+0x288>)
 804b900:	4858      	ldr	r0, [pc, #352]	; (804ba64 <main+0x284>)
 804b902:	f7fa f971 	bl	8045be8 <HAL_UART_Receive_IT>
	HAL_Delay(TIMEOUT_BETWEEN_RESEND_TAG*6);
 804b906:	f44f 7016 	mov.w	r0, #600	; 0x258
 804b90a:	f000 fa07 	bl	804bd1c <HAL_Delay>
	if ((flags_ble.start == SET) && (flags_ble.connection == SET))
 804b90e:	7833      	ldrb	r3, [r6, #0]
 804b910:	f003 0309 	and.w	r3, r3, #9
 804b914:	2b09      	cmp	r3, #9
 804b916:	d16b      	bne.n	804b9f0 <main+0x210>
		if (last_TAG >= 0)
 804b918:	683a      	ldr	r2, [r7, #0]
 804b91a:	2a00      	cmp	r2, #0
 804b91c:	db68      	blt.n	804b9f0 <main+0x210>
			PRINTF("====> indices: IN: %d LS: %d\r\n", in_use_TAG, last_TAG);
 804b91e:	6821      	ldr	r1, [r4, #0]
 804b920:	4852      	ldr	r0, [pc, #328]	; (804ba6c <main+0x28c>)
 804b922:	f7ff f89b 	bl	804aa5c <TraceSend>
			if(in_use_TAG<0)
 804b926:	6823      	ldr	r3, [r4, #0]
 804b928:	2b00      	cmp	r3, #0
				in_use_TAG=0;
 804b92a:	bfbc      	itt	lt
 804b92c:	2300      	movlt	r3, #0
 804b92e:	6023      	strlt	r3, [r4, #0]
			if (last_TAG == 0)
 804b930:	683b      	ldr	r3, [r7, #0]
 804b932:	b903      	cbnz	r3, 804b936 <main+0x156>
				in_use_TAG = 0;
 804b934:	6023      	str	r3, [r4, #0]
			if (in_use_TAG>last_TAG)
 804b936:	6822      	ldr	r2, [r4, #0]
 804b938:	4293      	cmp	r3, r2
				in_use_TAG = last_TAG;
 804b93a:	bfb8      	it	lt
 804b93c:	6023      	strlt	r3, [r4, #0]
			if(in_use_TAG>=0)
 804b93e:	6821      	ldr	r1, [r4, #0]
 804b940:	2900      	cmp	r1, #0
 804b942:	db55      	blt.n	804b9f0 <main+0x210>
				PRINTF("%d Brinco: ", in_use_TAG);
 804b944:	484a      	ldr	r0, [pc, #296]	; (804ba70 <main+0x290>)
 804b946:	f7ff f889 	bl	804aa5c <TraceSend>
					PRINTF("%X ", (store_TAG[in_use_TAG].N_TAG[i]));
 804b94a:	4a4a      	ldr	r2, [pc, #296]	; (804ba74 <main+0x294>)
				PRINTF("%d Brinco: ", in_use_TAG);
 804b94c:	f04f 0a00 	mov.w	sl, #0
					PRINTF("%X ", (store_TAG[in_use_TAG].N_TAG[i]));
 804b950:	f04f 0b3c 	mov.w	fp, #60	; 0x3c
 804b954:	6823      	ldr	r3, [r4, #0]
 804b956:	9203      	str	r2, [sp, #12]
 804b958:	fb0b 8303 	mla	r3, fp, r3, r8
 804b95c:	4610      	mov	r0, r2
 804b95e:	f813 100a 	ldrb.w	r1, [r3, sl]
 804b962:	f10a 0a01 	add.w	sl, sl, #1
 804b966:	f7ff f879 	bl	804aa5c <TraceSend>
				for (uint8_t i = 0; i < TAG_SIZE-1;i++)
 804b96a:	f1ba 0f23 	cmp.w	sl, #35	; 0x23
 804b96e:	9a03      	ldr	r2, [sp, #12]
 804b970:	d1f0      	bne.n	804b954 <main+0x174>
				PRINTF("\r\n");
 804b972:	4841      	ldr	r0, [pc, #260]	; (804ba78 <main+0x298>)
 804b974:	f7ff f872 	bl	804aa5c <TraceSend>
				HAL_UART_Transmit(&huart1, (uint8_t*) store_TAG[in_use_TAG].N_TAG, TAG_SIZE-1, 1000);
 804b978:	6821      	ldr	r1, [r4, #0]
 804b97a:	483a      	ldr	r0, [pc, #232]	; (804ba64 <main+0x284>)
 804b97c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 804b980:	4652      	mov	r2, sl
 804b982:	fb0b 8101 	mla	r1, fp, r1, r8
 804b986:	f7fa f871 	bl	8045a6c <HAL_UART_Transmit>
				HAL_Delay(TIMEOUT_BETWEEN_RESEND_TAG);
 804b98a:	2064      	movs	r0, #100	; 0x64
 804b98c:	f000 f9c6 	bl	804bd1c <HAL_Delay>
				if ((in_use_TAG<last_TAG) && (flags_ble.confirm == SET))
 804b990:	6822      	ldr	r2, [r4, #0]
 804b992:	683b      	ldr	r3, [r7, #0]
 804b994:	429a      	cmp	r2, r3
 804b996:	da46      	bge.n	804ba26 <main+0x246>
 804b998:	7833      	ldrb	r3, [r6, #0]
 804b99a:	075a      	lsls	r2, r3, #29
 804b99c:	d528      	bpl.n	804b9f0 <main+0x210>
					flags_ble.confirm = RESET;
 804b99e:	f36f 0382 	bfc	r3, #2, #1
					PRINTF("NewTag = %d \n\r", pack_position);
 804b9a2:	7829      	ldrb	r1, [r5, #0]
 804b9a4:	4835      	ldr	r0, [pc, #212]	; (804ba7c <main+0x29c>)
					flags_ble.confirm = RESET;
 804b9a6:	7033      	strb	r3, [r6, #0]
					PRINTF("NewTag = %d \n\r", pack_position);
 804b9a8:	f7ff f858 	bl	804aa5c <TraceSend>
					count_send=0;
 804b9ac:	4a34      	ldr	r2, [pc, #208]	; (804ba80 <main+0x2a0>)
					flag_send_to_lora++;
					if(pack_position >= 10)
						pack_position=0;
					memcpy(pack_to_lora[pack_position++].N_TAG, store_TAG[in_use_TAG].N_TAG, TAG_SIZE);
 804b9ae:	6821      	ldr	r1, [r4, #0]
 804b9b0:	4834      	ldr	r0, [pc, #208]	; (804ba84 <main+0x2a4>)
					count_send=0;
 804b9b2:	2300      	movs	r3, #0
 804b9b4:	6013      	str	r3, [r2, #0]
					flag_send_to_lora++;
 804b9b6:	786a      	ldrb	r2, [r5, #1]
					flag_send_timeout = RESET;
 804b9b8:	f889 3000 	strb.w	r3, [r9]
					flag_send_to_lora++;
 804b9bc:	3201      	adds	r2, #1
 804b9be:	706a      	strb	r2, [r5, #1]
					if(pack_position >= 10)
 804b9c0:	782a      	ldrb	r2, [r5, #0]
 804b9c2:	2a09      	cmp	r2, #9
						pack_position=0;
 804b9c4:	bf88      	it	hi
 804b9c6:	702b      	strbhi	r3, [r5, #0]
					memcpy(pack_to_lora[pack_position++].N_TAG, store_TAG[in_use_TAG].N_TAG, TAG_SIZE);
 804b9c8:	782b      	ldrb	r3, [r5, #0]
 804b9ca:	1c5a      	adds	r2, r3, #1
 804b9cc:	702a      	strb	r2, [r5, #0]
 804b9ce:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 804b9d2:	233c      	movs	r3, #60	; 0x3c
 804b9d4:	fb03 8301 	mla	r3, r3, r1, r8
 804b9d8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 804b9dc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 804b9e0:	f853 cb04 	ldr.w	ip, [r3], #4
 804b9e4:	f842 cb04 	str.w	ip, [r2], #4
 804b9e8:	4283      	cmp	r3, r0
 804b9ea:	d1f9      	bne.n	804b9e0 <main+0x200>
					in_use_TAG++;
 804b9ec:	3101      	adds	r1, #1
 804b9ee:	6021      	str	r1, [r4, #0]
	}
	//flag_tag = RESET;
	//flags_ble.tag= RESET;

#define form1
	if (flag_send_timeout == SET)
 804b9f0:	f899 3000 	ldrb.w	r3, [r9]
 804b9f4:	2b01      	cmp	r3, #1
 804b9f6:	d10d      	bne.n	804ba14 <main+0x234>
	{
		flag_send_timeout = RESET;
		if (AppProcessRequest == LORA_SET)
 804b9f8:	78aa      	ldrb	r2, [r5, #2]
		flag_send_timeout = RESET;
 804b9fa:	2300      	movs	r3, #0
		if (AppProcessRequest == LORA_SET)
 804b9fc:	2a01      	cmp	r2, #1
		flag_send_timeout = RESET;
 804b9fe:	f889 3000 	strb.w	r3, [r9]
		if (AppProcessRequest == LORA_SET)
 804ba02:	d107      	bne.n	804ba14 <main+0x234>
		{
			AppProcessRequest = LORA_RESET;
 804ba04:	70ab      	strb	r3, [r5, #2]
			if(flag_send_to_lora > 0 ){
 804ba06:	786b      	ldrb	r3, [r5, #1]
 804ba08:	b123      	cbz	r3, 804ba14 <main+0x234>
				flag_send_to_lora--;
 804ba0a:	3b01      	subs	r3, #1
			//	Send(NULL);
				PRINTF("\n Envio pelo tempo configurado \n");
 804ba0c:	481e      	ldr	r0, [pc, #120]	; (804ba88 <main+0x2a8>)
				flag_send_to_lora--;
 804ba0e:	706b      	strb	r3, [r5, #1]
				PRINTF("\n Envio pelo tempo configurado \n");
 804ba10:	f7ff f824 	bl	804aa5c <TraceSend>
			}
		}
	}

    if (LoraMacProcessRequest == LORA_SET)
 804ba14:	78eb      	ldrb	r3, [r5, #3]
 804ba16:	2b01      	cmp	r3, #1
 804ba18:	f47f af4a 	bne.w	804b8b0 <main+0xd0>
    {
      LoraMacProcessRequest = LORA_RESET;
 804ba1c:	2300      	movs	r3, #0
 804ba1e:	70eb      	strb	r3, [r5, #3]
      LoRaMacProcess();
 804ba20:	f7fc fb52 	bl	80480c8 <LoRaMacProcess>
 804ba24:	e742      	b.n	804b8ac <main+0xcc>
					PRINTF("FilaVazia \n\r");
 804ba26:	4819      	ldr	r0, [pc, #100]	; (804ba8c <main+0x2ac>)
 804ba28:	f7ff f818 	bl	804aa5c <TraceSend>
					last_TAG = LEN_QUEUE_OCCPD-1;
 804ba2c:	2331      	movs	r3, #49	; 0x31
 804ba2e:	603b      	str	r3, [r7, #0]
 804ba30:	e7de      	b.n	804b9f0 <main+0x210>
 804ba32:	bf00      	nop
 804ba34:	0804ecb8 	.word	0x0804ecb8
 804ba38:	20005276 	.word	0x20005276
 804ba3c:	2000103c 	.word	0x2000103c
 804ba40:	20009b48 	.word	0x20009b48
 804ba44:	20009c81 	.word	0x20009c81
 804ba48:	2000acb8 	.word	0x2000acb8
 804ba4c:	0804ecbc 	.word	0x0804ecbc
 804ba50:	0804ecd6 	.word	0x0804ecd6
 804ba54:	20009638 	.word	0x20009638
 804ba58:	0804ecf9 	.word	0x0804ecf9
 804ba5c:	20005270 	.word	0x20005270
 804ba60:	2000815c 	.word	0x2000815c
 804ba64:	20009b4c 	.word	0x20009b4c
 804ba68:	20009b40 	.word	0x20009b40
 804ba6c:	0804ed1c 	.word	0x0804ed1c
 804ba70:	0804ed3b 	.word	0x0804ed3b
 804ba74:	0804ed47 	.word	0x0804ed47
 804ba78:	0804ecb5 	.word	0x0804ecb5
 804ba7c:	0804ed4b 	.word	0x0804ed4b
 804ba80:	2000837c 	.word	0x2000837c
 804ba84:	2000bf5e 	.word	0x2000bf5e
 804ba88:	0804ed67 	.word	0x0804ed67
 804ba8c:	0804ed5a 	.word	0x0804ed5a
 804ba90:	20005274 	.word	0x20005274
 804ba94:	20008378 	.word	0x20008378

0804ba98 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 804ba98:	4b05      	ldr	r3, [pc, #20]	; (804bab0 <MX_SDIO_SD_Init+0x18>)
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 804ba9a:	4906      	ldr	r1, [pc, #24]	; (804bab4 <MX_SDIO_SD_Init+0x1c>)
 804ba9c:	2200      	movs	r2, #0
 804ba9e:	e9c3 1200 	strd	r1, r2, [r3]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 804baa2:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 804baa6:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hsd.Init.ClockDiv = 5;
 804baaa:	2205      	movs	r2, #5
 804baac:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 804baae:	4770      	bx	lr
 804bab0:	2000c2c0 	.word	0x2000c2c0
 804bab4:	40012c00 	.word	0x40012c00

0804bab8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 804bab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804babc:	4606      	mov	r6, r0
 804babe:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804bac0:	2214      	movs	r2, #20
 804bac2:	2100      	movs	r1, #0
 804bac4:	a803      	add	r0, sp, #12
 804bac6:	f000 ff78 	bl	804c9ba <memset>
  if(sdHandle->Instance==SDIO)
 804baca:	6832      	ldr	r2, [r6, #0]
 804bacc:	4b4d      	ldr	r3, [pc, #308]	; (804bc04 <HAL_SD_MspInit+0x14c>)
 804bace:	429a      	cmp	r2, r3
 804bad0:	f040 8094 	bne.w	804bbfc <HAL_SD_MspInit+0x144>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 804bad4:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 804bad8:	2500      	movs	r5, #0
 804bada:	9500      	str	r5, [sp, #0]
 804badc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bade:	484a      	ldr	r0, [pc, #296]	; (804bc08 <HAL_SD_MspInit+0x150>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 804bae0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 804bae4:	645a      	str	r2, [r3, #68]	; 0x44
 804bae6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804bae8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 804baec:	9200      	str	r2, [sp, #0]
 804baee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804baf0:	9501      	str	r5, [sp, #4]
 804baf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804baf4:	f042 0204 	orr.w	r2, r2, #4
 804baf8:	631a      	str	r2, [r3, #48]	; 0x30
 804bafa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bafc:	f002 0204 	and.w	r2, r2, #4
 804bb00:	9201      	str	r2, [sp, #4]
 804bb02:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb04:	9502      	str	r5, [sp, #8]
 804bb06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bb08:	f042 0208 	orr.w	r2, r2, #8
 804bb0c:	631a      	str	r2, [r3, #48]	; 0x30
 804bb0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804bb10:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bb14:	240c      	movs	r4, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb16:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bb18:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bb1c:	f04f 0901 	mov.w	r9, #1
 804bb20:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bb22:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 804bb26:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bb28:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bb2a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 804bb2e:	e9cd 3a03 	strd	r3, sl, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bb32:	e9cd 9705 	strd	r9, r7, [sp, #20]

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 804bb36:	f04f 0804 	mov.w	r8, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bb3a:	f7f7 fded 	bl	8043718 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804bb3e:	eb0d 0104 	add.w	r1, sp, r4
 804bb42:	4832      	ldr	r0, [pc, #200]	; (804bc0c <HAL_SD_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 804bb44:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bb46:	e9cd 8a03 	strd	r8, sl, [sp, #12]

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 804bb4a:	4c31      	ldr	r4, [pc, #196]	; (804bc10 <HAL_SD_MspInit+0x158>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bb4c:	e9cd 9705 	strd	r9, r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 804bb50:	f7f7 fde2 	bl	8043718 <HAL_GPIO_Init>
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804bb54:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 804bc1c <HAL_SD_MspInit+0x164>
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bb58:	62a7      	str	r7, [r4, #40]	; 0x28
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 804bb5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804bb5e:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bb62:	f44f 6980 	mov.w	r9, #1024	; 0x400
 804bb66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 804bb6a:	e9c4 9304 	strd	r9, r3, [r4, #16]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 804bb6e:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
 804bb72:	2320      	movs	r3, #32
 804bb74:	e9c4 a306 	strd	sl, r3, [r4, #24]
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bb78:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 804bb7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804bb80:	4620      	mov	r0, r4
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bb82:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 804bb86:	e9c4 5808 	strd	r5, r8, [r4, #32]
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bb8a:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 804bb8e:	f7f7 fa57 	bl	8043040 <HAL_DMA_Init>
 804bb92:	b108      	cbz	r0, 804bb98 <HAL_SD_MspInit+0xe0>
    {
      Error_Handler();
 804bb94:	f7ff f860 	bl	804ac58 <Error_Handler>

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804bb98:	4a1e      	ldr	r2, [pc, #120]	; (804bc14 <HAL_SD_MspInit+0x15c>)
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 804bb9a:	6434      	str	r4, [r6, #64]	; 0x40
 804bb9c:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 804bb9e:	4c1e      	ldr	r4, [pc, #120]	; (804bc18 <HAL_SD_MspInit+0x160>)
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 804bba0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 804bba4:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bba8:	2140      	movs	r1, #64	; 0x40
 804bbaa:	2300      	movs	r3, #0
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bbac:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804bbb0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804bbb4:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 804bbb8:	6223      	str	r3, [r4, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bbba:	2704      	movs	r7, #4
 804bbbc:	2303      	movs	r3, #3
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 804bbbe:	e9c4 0204 	strd	r0, r2, [r4, #16]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804bbc2:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 804bbc6:	2220      	movs	r2, #32
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 804bbc8:	e9c4 7309 	strd	r7, r3, [r4, #36]	; 0x24
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bbcc:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 804bbd0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804bbd4:	4620      	mov	r0, r4
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 804bbd6:	e9c4 5206 	strd	r5, r2, [r4, #24]
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 804bbda:	e9c4 c30b 	strd	ip, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 804bbde:	f7f7 fa2f 	bl	8043040 <HAL_DMA_Init>
 804bbe2:	b108      	cbz	r0, 804bbe8 <HAL_SD_MspInit+0x130>
    {
      Error_Handler();
 804bbe4:	f7ff f838 	bl	804ac58 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bbe8:	2200      	movs	r2, #0
 804bbea:	2031      	movs	r0, #49	; 0x31
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804bbec:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bbee:	4611      	mov	r1, r2
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 804bbf0:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 804bbf2:	f7f7 f997 	bl	8042f24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 804bbf6:	2031      	movs	r0, #49	; 0x31
 804bbf8:	f7f7 f9c8 	bl	8042f8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 804bbfc:	b008      	add	sp, #32
 804bbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804bc02:	bf00      	nop
 804bc04:	40012c00 	.word	0x40012c00
 804bc08:	40020800 	.word	0x40020800
 804bc0c:	40020c00 	.word	0x40020c00
 804bc10:	2000c200 	.word	0x2000c200
 804bc14:	400264a0 	.word	0x400264a0
 804bc18:	2000c260 	.word	0x2000c260
 804bc1c:	40026458 	.word	0x40026458

0804bc20 <SFU_APP_InstallAtNextReset>:
  *         This function is used by the User Application to request a Firmware installation (at next reboot).
  * @param  fw_header FW header of the FW to be installed
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */
HAL_StatusTypeDef SFU_APP_InstallAtNextReset(uint8_t *fw_header)
{
 804bc20:	b513      	push	{r0, r1, r4, lr}
#if  !defined(SFU_NO_SWAP)
  if (fw_header == NULL)
 804bc22:	4604      	mov	r4, r0
 804bc24:	b910      	cbnz	r0, 804bc2c <SFU_APP_InstallAtNextReset+0xc>
  {
    return HAL_ERROR;
 804bc26:	2001      	movs	r0, #1
  }
  return HAL_OK;
#else
  return HAL_OK;                   /* Nothing to do */
#endif /* !SFU_NO_SWAP */
}
 804bc28:	b002      	add	sp, #8
 804bc2a:	bd10      	pop	{r4, pc}
  ret = FLASH_If_Erase_Size((void *) SlotStartAdd[SLOT_SWAP], SFU_IMG_IMAGE_OFFSET);
 804bc2c:	4b09      	ldr	r3, [pc, #36]	; (804bc54 <SFU_APP_InstallAtNextReset+0x34>)
 804bc2e:	69db      	ldr	r3, [r3, #28]
 804bc30:	9301      	str	r3, [sp, #4]
 804bc32:	f44f 7100 	mov.w	r1, #512	; 0x200
 804bc36:	4618      	mov	r0, r3
 804bc38:	f7ff f882 	bl	804ad40 <FLASH_If_Erase_Size>
  if (ret == HAL_OK)
 804bc3c:	2800      	cmp	r0, #0
 804bc3e:	d1f2      	bne.n	804bc26 <SFU_APP_InstallAtNextReset+0x6>
    ret = FLASH_If_Write((void *)SlotStartAdd[SLOT_SWAP], pfw_header, SE_FW_HEADER_TOT_LEN);
 804bc40:	f44f 72a0 	mov.w	r2, #320	; 0x140
 804bc44:	4621      	mov	r1, r4
 804bc46:	9801      	ldr	r0, [sp, #4]
 804bc48:	f7ff f8aa 	bl	804ada0 <FLASH_If_Write>
    return HAL_ERROR;
 804bc4c:	3000      	adds	r0, #0
 804bc4e:	bf18      	it	ne
 804bc50:	2001      	movne	r0, #1
 804bc52:	e7e9      	b.n	804bc28 <SFU_APP_InstallAtNextReset+0x8>
 804bc54:	0804e664 	.word	0x0804e664

0804bc58 <SFU_APP_GetDownloadAreaInfo>:
  * @retval HAL_OK if successful, otherwise HAL_ERROR
  */

void SFU_APP_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804bc58:	4b06      	ldr	r3, [pc, #24]	; (804bc74 <SFU_APP_GetDownloadAreaInfo+0x1c>)
 804bc5a:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804bc5e:	4b06      	ldr	r3, [pc, #24]	; (804bc78 <SFU_APP_GetDownloadAreaInfo+0x20>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 804bc60:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 804bc62:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 804bc66:	3301      	adds	r3, #1
 804bc68:	1a9b      	subs	r3, r3, r2
 804bc6a:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 804bc6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 804bc70:	608b      	str	r3, [r1, #8]
}
 804bc72:	4770      	bx	lr
 804bc74:	0804e664 	.word	0x0804e664
 804bc78:	0804e684 	.word	0x0804e684

0804bc7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 804bc7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 804bc7e:	4604      	mov	r4, r0
 804bc80:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 804bc82:	2214      	movs	r2, #20
 804bc84:	2100      	movs	r1, #0
 804bc86:	a803      	add	r0, sp, #12
 804bc88:	f000 fe97 	bl	804c9ba <memset>
  if(hspi->Instance==SPI2)
 804bc8c:	6822      	ldr	r2, [r4, #0]
 804bc8e:	4b1f      	ldr	r3, [pc, #124]	; (804bd0c <HAL_SPI_MspInit+0x90>)
 804bc90:	429a      	cmp	r2, r3
 804bc92:	d138      	bne.n	804bd06 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 804bc94:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 804bc98:	2400      	movs	r4, #0
 804bc9a:	9400      	str	r4, [sp, #0]
 804bc9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = LORA_MISO_Pin|LORA_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bc9e:	481c      	ldr	r0, [pc, #112]	; (804bd10 <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 804bca0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804bca4:	641a      	str	r2, [r3, #64]	; 0x40
 804bca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804bca8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 804bcac:	9200      	str	r2, [sp, #0]
 804bcae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 804bcb0:	9401      	str	r4, [sp, #4]
 804bcb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bcb4:	f042 0204 	orr.w	r2, r2, #4
 804bcb8:	631a      	str	r2, [r3, #48]	; 0x30
 804bcba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bcbc:	f002 0204 	and.w	r2, r2, #4
 804bcc0:	9201      	str	r2, [sp, #4]
 804bcc2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 804bcc4:	9402      	str	r4, [sp, #8]
 804bcc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804bcc8:	f042 0202 	orr.w	r2, r2, #2
 804bccc:	631a      	str	r2, [r3, #48]	; 0x30
 804bcce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804bcd0:	f003 0302 	and.w	r3, r3, #2
 804bcd4:	9302      	str	r3, [sp, #8]
 804bcd6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bcd8:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bcda:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bcde:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bce0:	2603      	movs	r6, #3
 804bce2:	2505      	movs	r5, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bce4:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bce8:	e9cd 6506 	strd	r6, r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 804bcec:	f7f7 fd14 	bl	8043718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LORA_SCK_Pin;
 804bcf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804bcf4:	a903      	add	r1, sp, #12
 804bcf6:	4807      	ldr	r0, [pc, #28]	; (804bd14 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 804bcf8:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804bcfa:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 804bcfe:	e9cd 4605 	strd	r4, r6, [sp, #20]
    HAL_GPIO_Init(LORA_SCK_GPIO_Port, &GPIO_InitStruct);
 804bd02:	f7f7 fd09 	bl	8043718 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 804bd06:	b009      	add	sp, #36	; 0x24
 804bd08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 804bd0a:	bf00      	nop
 804bd0c:	40003800 	.word	0x40003800
 804bd10:	40020800 	.word	0x40020800
 804bd14:	40020400 	.word	0x40020400

0804bd18 <HAL_InitTick>:
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Return function status */
  return HAL_OK;
}
 804bd18:	2000      	movs	r0, #0
 804bd1a:	4770      	bx	lr

0804bd1c <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 804bd1c:	b082      	sub	sp, #8
 804bd1e:	9001      	str	r0, [sp, #4]
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804bd20:	9801      	ldr	r0, [sp, #4]
}
 804bd22:	b002      	add	sp, #8
  HW_RTC_DelayMs(Delay);   /* based on RTC */
 804bd24:	f7ff bb6e 	b.w	804b404 <HW_RTC_DelayMs>

0804bd28 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 804bd28:	b082      	sub	sp, #8
  /* Enable Power Clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 804bd2a:	2300      	movs	r3, #0
 804bd2c:	9301      	str	r3, [sp, #4]
 804bd2e:	4b06      	ldr	r3, [pc, #24]	; (804bd48 <HAL_MspInit+0x20>)
 804bd30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804bd32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804bd36:	641a      	str	r2, [r3, #64]	; 0x40
 804bd38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804bd3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804bd3e:	9301      	str	r3, [sp, #4]
 804bd40:	9b01      	ldr	r3, [sp, #4]

  HW_GpioInit();
}
 804bd42:	b002      	add	sp, #8
  HW_GpioInit();
 804bd44:	f000 b89a 	b.w	804be7c <HW_GpioInit>
 804bd48:	40023800 	.word	0x40023800

0804bd4c <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_CSR register are set to their reset values.
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 804bd4c:	b500      	push	{lr}
 804bd4e:	b091      	sub	sp, #68	; 0x44
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804bd50:	222c      	movs	r2, #44	; 0x2c
 804bd52:	2100      	movs	r1, #0
 804bd54:	a805      	add	r0, sp, #20
 804bd56:	f000 fe30 	bl	804c9ba <memset>
	  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct = {0};
 804bd5a:	2210      	movs	r2, #16
 804bd5c:	2100      	movs	r1, #0
 804bd5e:	4668      	mov	r0, sp
 804bd60:	f000 fe2b 	bl	804c9ba <memset>

	  /*##-1- Configue the RTC clock soucre ######################################*/
	  /* -a- Enable LSE Oscillator */
	  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI; //_LSE
 804bd64:	2308      	movs	r3, #8
 804bd66:	9304      	str	r3, [sp, #16]
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804bd68:	a804      	add	r0, sp, #16
	  RCC_OscInitStruct.LSIState = RCC_LSI_ON; //.LSEState = LSE_ON
 804bd6a:	2301      	movs	r3, #1
 804bd6c:	9309      	str	r3, [sp, #36]	; 0x24
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 804bd6e:	f7f7 fe59 	bl	8043a24 <HAL_RCC_OscConfig>
 804bd72:	b108      	cbz	r0, 804bd78 <HAL_RTC_MspInit+0x2c>
	  {
	    Error_Handler();
 804bd74:	f7fe ff70 	bl	804ac58 <Error_Handler>
	  }

	  /* -b- Select LSI as RTC clock source */
	  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804bd78:	2302      	movs	r3, #2
 804bd7a:	9300      	str	r3, [sp, #0]
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804bd7c:	4668      	mov	r0, sp
	  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;//LSE
 804bd7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 804bd82:	9303      	str	r3, [sp, #12]
	  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 804bd84:	f7f8 f8dc 	bl	8043f40 <HAL_RCCEx_PeriphCLKConfig>
 804bd88:	b108      	cbz	r0, 804bd8e <HAL_RTC_MspInit+0x42>
	  {
	    Error_Handler();
 804bd8a:	f7fe ff65 	bl	804ac58 <Error_Handler>
	  }

	  /*##-2- Enable the RTC peripheral Clock ####################################*/
	  /* Enable RTC Clock */
	  __HAL_RCC_RTC_ENABLE();//RTCCLK
 804bd8e:	4b07      	ldr	r3, [pc, #28]	; (804bdac <HAL_RTC_MspInit+0x60>)
 804bd90:	2201      	movs	r2, #1
 804bd92:	601a      	str	r2, [r3, #0]

	  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
	  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 804bd94:	2200      	movs	r2, #0
 804bd96:	4611      	mov	r1, r2
 804bd98:	2029      	movs	r0, #41	; 0x29
 804bd9a:	f7f7 f8c3 	bl	8042f24 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 804bd9e:	2029      	movs	r0, #41	; 0x29
 804bda0:	f7f7 f8f4 	bl	8042f8c <HAL_NVIC_EnableIRQ>
}
 804bda4:	b011      	add	sp, #68	; 0x44
 804bda6:	f85d fb04 	ldr.w	pc, [sp], #4
 804bdaa:	bf00      	nop
 804bdac:	42470e3c 	.word	0x42470e3c

0804bdb0 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
  TimerIrqHandler();
 804bdb0:	f7fe bd8e 	b.w	804a8d0 <TimerIrqHandler>

0804bdb4 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	HW_GPIO_IrqHandler(GPIO_Pin);
 804bdb4:	f7ff b9a2 	b.w	804b0fc <HW_GPIO_IrqHandler>

0804bdb8 <MSP_GetIRQn>:
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn(uint16_t GPIO_Pin)
{
  switch (GPIO_Pin)
 804bdb8:	2810      	cmp	r0, #16
 804bdba:	d020      	beq.n	804bdfe <MSP_GetIRQn+0x46>
 804bdbc:	d80c      	bhi.n	804bdd8 <MSP_GetIRQn+0x20>
 804bdbe:	2802      	cmp	r0, #2
 804bdc0:	d019      	beq.n	804bdf6 <MSP_GetIRQn+0x3e>
 804bdc2:	d803      	bhi.n	804bdcc <MSP_GetIRQn+0x14>
 804bdc4:	2801      	cmp	r0, #1
 804bdc6:	d01c      	beq.n	804be02 <MSP_GetIRQn+0x4a>
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15:
    default:
      return EXTI15_10_IRQn;
 804bdc8:	2028      	movs	r0, #40	; 0x28
 804bdca:	4770      	bx	lr
  switch (GPIO_Pin)
 804bdcc:	2804      	cmp	r0, #4
 804bdce:	d014      	beq.n	804bdfa <MSP_GetIRQn+0x42>
 804bdd0:	2808      	cmp	r0, #8
 804bdd2:	d1f9      	bne.n	804bdc8 <MSP_GetIRQn+0x10>
      return EXTI3_IRQn;
 804bdd4:	2009      	movs	r0, #9
 804bdd6:	4770      	bx	lr
  switch (GPIO_Pin)
 804bdd8:	2880      	cmp	r0, #128	; 0x80
 804bdda:	d004      	beq.n	804bde6 <MSP_GetIRQn+0x2e>
 804bddc:	d805      	bhi.n	804bdea <MSP_GetIRQn+0x32>
 804bdde:	2820      	cmp	r0, #32
 804bde0:	d001      	beq.n	804bde6 <MSP_GetIRQn+0x2e>
 804bde2:	2840      	cmp	r0, #64	; 0x40
 804bde4:	d1f0      	bne.n	804bdc8 <MSP_GetIRQn+0x10>
      return EXTI9_5_IRQn;
 804bde6:	2017      	movs	r0, #23
 804bde8:	4770      	bx	lr
  switch (GPIO_Pin)
 804bdea:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 804bdee:	d0fa      	beq.n	804bde6 <MSP_GetIRQn+0x2e>
 804bdf0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 804bdf4:	e7f6      	b.n	804bde4 <MSP_GetIRQn+0x2c>
      return EXTI1_IRQn;
 804bdf6:	2007      	movs	r0, #7
 804bdf8:	4770      	bx	lr
      return EXTI2_IRQn;
 804bdfa:	2008      	movs	r0, #8
 804bdfc:	4770      	bx	lr
      return EXTI4_IRQn;
 804bdfe:	200a      	movs	r0, #10
 804be00:	4770      	bx	lr
      return EXTI0_IRQn;
 804be02:	2006      	movs	r0, #6
  }
}
 804be04:	4770      	bx	lr
	...

0804be08 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init(void)
{
 804be08:	b510      	push	{r4, lr}
  if (McuInitialized == false)
 804be0a:	4c15      	ldr	r4, [pc, #84]	; (804be60 <HW_Init+0x58>)
 804be0c:	7823      	ldrb	r3, [r4, #0]
 804be0e:	bb2b      	cbnz	r3, 804be5c <HW_Init+0x54>
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
#endif

    //HW_AdcInit();

    Radio.IoInit();
 804be10:	4b14      	ldr	r3, [pc, #80]	; (804be64 <HW_Init+0x5c>)
 804be12:	681b      	ldr	r3, [r3, #0]
 804be14:	4798      	blx	r3

    HW_SPI_Init();
 804be16:	f7ff fbe3 	bl	804b5e0 <HW_SPI_Init>

    HW_RTC_Init();
 804be1a:	f7ff fb13 	bl	804b444 <HW_RTC_Init>

//    HW_I2C1_Init();

    TraceInit();
 804be1e:	f7fe fe0b 	bl	804aa38 <TraceInit>

    //BSP_sensor_Init();

    Ble_Init_GPIO();
 804be22:	f7f5 fa6d 	bl	8041300 <Ble_Init_GPIO>
    //COM_Init();
    MX_USART1_UART_Init();
 804be26:	f7f5 fa33 	bl	8041290 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 804be2a:	f7f5 fa4d 	bl	80412c8 <MX_USART2_UART_Init>
	MX_TIM3_Init();
 804be2e:	f7ff fc61 	bl	804b6f4 <MX_TIM3_Init>
    MX_TIM2_Init();
 804be32:	f7ff fc2b 	bl	804b68c <MX_TIM2_Init>

    MX_SDIO_SD_Init();
 804be36:	f7ff fe2f 	bl	804ba98 <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 804be3a:	f7f6 ff49 	bl	8042cd0 <MX_FATFS_Init>

    // Inicialização da Base do timer
    HAL_TIM_Base_Start_IT(&htim3);
 804be3e:	480a      	ldr	r0, [pc, #40]	; (804be68 <HW_Init+0x60>)
 804be40:	f7f9 faf9 	bl	8045436 <HAL_TIM_Base_Start_IT>
    //__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);		// Habilita receber interrupções da UART com Bluetooth
    //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);		// Habilita receber interrupções da UART com RFID
    HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804be44:	2201      	movs	r2, #1
 804be46:	4909      	ldr	r1, [pc, #36]	; (804be6c <HW_Init+0x64>)
 804be48:	4809      	ldr	r0, [pc, #36]	; (804be70 <HW_Init+0x68>)
 804be4a:	f7f9 fecd 	bl	8045be8 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804be4e:	2201      	movs	r2, #1
 804be50:	4908      	ldr	r1, [pc, #32]	; (804be74 <HW_Init+0x6c>)
 804be52:	4809      	ldr	r0, [pc, #36]	; (804be78 <HW_Init+0x70>)
 804be54:	f7f9 fec8 	bl	8045be8 <HAL_UART_Receive_IT>
    McuInitialized = true;
 804be58:	2301      	movs	r3, #1
 804be5a:	7023      	strb	r3, [r4, #0]
  }
}
 804be5c:	bd10      	pop	{r4, pc}
 804be5e:	bf00      	nop
 804be60:	2000967c 	.word	0x2000967c
 804be64:	0804e1d8 	.word	0x0804e1d8
 804be68:	2000bd60 	.word	0x2000bd60
 804be6c:	20009b40 	.word	0x20009b40
 804be70:	20009b4c 	.word	0x20009b4c
 804be74:	20009b38 	.word	0x20009b38
 804be78:	20009b8c 	.word	0x20009b8c

0804be7c <HW_GpioInit>:
  vcom_IoDeInit();
}


void HW_GpioInit(void)
{
 804be7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804be80:	b08c      	sub	sp, #48	; 0x30
	 GPIO_InitTypeDef GPIO_InitStruct = {0};

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804be82:	4c59      	ldr	r4, [pc, #356]	; (804bfe8 <HW_GpioInit+0x16c>)
	  __HAL_RCC_GPIOA_CLK_ENABLE();
	  __HAL_RCC_GPIOB_CLK_ENABLE();
	  __HAL_RCC_GPIOD_CLK_ENABLE();

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804be84:	4f59      	ldr	r7, [pc, #356]	; (804bfec <HW_GpioInit+0x170>)

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804be86:	f8df 8168 	ldr.w	r8, [pc, #360]	; 804bff0 <HW_GpioInit+0x174>
	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOB, LED_PLUVIOMETRO_Pin|LED_ANEMOMETRO_Pin, GPIO_PIN_RESET);

	  /*Configure GPIO pin : USER_BUTTON_Pin */
	  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804be8a:	f8df 9168 	ldr.w	r9, [pc, #360]	; 804bff4 <HW_GpioInit+0x178>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804be8e:	2500      	movs	r5, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 804be90:	2214      	movs	r2, #20
 804be92:	2100      	movs	r1, #0
 804be94:	a807      	add	r0, sp, #28
 804be96:	f000 fd90 	bl	804c9ba <memset>
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 804be9a:	9500      	str	r5, [sp, #0]
 804be9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804be9e:	f043 0310 	orr.w	r3, r3, #16
 804bea2:	6323      	str	r3, [r4, #48]	; 0x30
 804bea4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bea6:	f003 0310 	and.w	r3, r3, #16
 804beaa:	9300      	str	r3, [sp, #0]
 804beac:	9b00      	ldr	r3, [sp, #0]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 804beae:	9501      	str	r5, [sp, #4]
 804beb0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804beb2:	f043 0304 	orr.w	r3, r3, #4
 804beb6:	6323      	str	r3, [r4, #48]	; 0x30
 804beb8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804beba:	f003 0304 	and.w	r3, r3, #4
 804bebe:	9301      	str	r3, [sp, #4]
 804bec0:	9b01      	ldr	r3, [sp, #4]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 804bec2:	9502      	str	r5, [sp, #8]
 804bec4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804beca:	6323      	str	r3, [r4, #48]	; 0x30
 804becc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 804bed2:	9302      	str	r3, [sp, #8]
 804bed4:	9b02      	ldr	r3, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 804bed6:	9503      	str	r5, [sp, #12]
 804bed8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804beda:	f043 0301 	orr.w	r3, r3, #1
 804bede:	6323      	str	r3, [r4, #48]	; 0x30
 804bee0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bee2:	f003 0301 	and.w	r3, r3, #1
 804bee6:	9303      	str	r3, [sp, #12]
 804bee8:	9b03      	ldr	r3, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 804beea:	9504      	str	r5, [sp, #16]
 804beec:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804beee:	f043 0302 	orr.w	r3, r3, #2
 804bef2:	6323      	str	r3, [r4, #48]	; 0x30
 804bef4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bef6:	f003 0302 	and.w	r3, r3, #2
 804befa:	9304      	str	r3, [sp, #16]
 804befc:	9b04      	ldr	r3, [sp, #16]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804befe:	9505      	str	r5, [sp, #20]
 804bf00:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf02:	f043 0308 	orr.w	r3, r3, #8
 804bf06:	6323      	str	r3, [r4, #48]	; 0x30
 804bf08:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bf0a:	f003 0308 	and.w	r3, r3, #8
 804bf0e:	9305      	str	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804bf10:	462a      	mov	r2, r5
 804bf12:	4638      	mov	r0, r7
 804bf14:	2140      	movs	r1, #64	; 0x40
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 804bf16:	9b05      	ldr	r3, [sp, #20]
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 804bf18:	f7f7 fd72 	bl	8043a00 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 804bf1c:	462a      	mov	r2, r5
 804bf1e:	4640      	mov	r0, r8
 804bf20:	2101      	movs	r1, #1
 804bf22:	f7f7 fd6d 	bl	8043a00 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MEM_WP_GPIO_Port, MEM_WP_Pin, GPIO_PIN_SET);
 804bf26:	2201      	movs	r2, #1
 804bf28:	4640      	mov	r0, r8
 804bf2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 804bf2e:	f7f7 fd67 	bl	8043a00 <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bf32:	2601      	movs	r6, #1
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf34:	2308      	movs	r3, #8
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804bf36:	a907      	add	r1, sp, #28
 804bf38:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf3a:	e9cd 3907 	strd	r3, r9, [sp, #28]
//	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
//	  GPIO_InitStruct.Pull = GPIO_NOPULL;
//	  HAL_GPIO_Init(LORA_DIO5_GPIO_Port, &GPIO_InitStruct);

	  /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = ANEMOMETRO_Pin;
 804bf3e:	f44f 4a80 	mov.w	sl, #16384	; 0x4000
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bf42:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 804bf44:	f7f7 fbe8 	bl	8043718 <HAL_GPIO_Init>
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bf48:	a907      	add	r1, sp, #28
 804bf4a:	4638      	mov	r0, r7
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf4c:	e9cd a907 	strd	sl, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bf50:	9609      	str	r6, [sp, #36]	; 0x24
      HAL_GPIO_Init(ANEMOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bf52:	f7f7 fbe1 	bl	8043718 <HAL_GPIO_Init>

      /*Configure GPIO pin : PtPin */
      GPIO_InitStruct.Pin = PLUVIOMETRO_Pin;
 804bf56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
      GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 804bf5a:	e9cd 3907 	strd	r3, r9, [sp, #28]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bf5e:	a907      	add	r1, sp, #28
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804bf60:	2302      	movs	r3, #2
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bf62:	4638      	mov	r0, r7
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 804bf64:	9309      	str	r3, [sp, #36]	; 0x24
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804bf66:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
      HAL_GPIO_Init(PLUVIOMETRO_GPIO_Port, &GPIO_InitStruct);
 804bf6a:	f7f7 fbd5 	bl	8043718 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = LORA_RESET_Pin|MEM_WP_Pin;
 804bf6e:	f240 1301 	movw	r3, #257	; 0x101
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804bf72:	a907      	add	r1, sp, #28
 804bf74:	4640      	mov	r0, r8
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 804bf76:	e9cd 3607 	strd	r3, r6, [sp, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804bf7a:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 804bf7e:	f7f7 fbcb 	bl	8043718 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 804bf82:	4632      	mov	r2, r6
 804bf84:	4651      	mov	r1, sl
 804bf86:	4638      	mov	r0, r7
 804bf88:	f7f7 fd3a 	bl	8043a00 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin : PtPin */
	  GPIO_InitStruct.Pin = SD_DET_CARD_Pin;
 804bf8c:	2380      	movs	r3, #128	; 0x80
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804bf8e:	a907      	add	r1, sp, #28
 804bf90:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804bf92:	e9cd 3507 	strd	r3, r5, [sp, #28]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 804bf96:	9609      	str	r6, [sp, #36]	; 0x24
	  HAL_GPIO_Init(SD_DET_CARD_GPIO_Port, &GPIO_InitStruct);
 804bf98:	f7f7 fbbe 	bl	8043718 <HAL_GPIO_Init>

	  /* DMA controller clock enable */
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804bf9c:	9506      	str	r5, [sp, #24]
 804bf9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bfa0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 804bfa4:	6323      	str	r3, [r4, #48]	; 0x30
 804bfa6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 804bfa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

	  /* DMA interrupt init */
	  /* DMA2_Stream3_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804bfac:	462a      	mov	r2, r5
 804bfae:	4629      	mov	r1, r5
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804bfb0:	9306      	str	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804bfb2:	203b      	movs	r0, #59	; 0x3b
	  __HAL_RCC_DMA2_CLK_ENABLE();
 804bfb4:	9b06      	ldr	r3, [sp, #24]
	  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 804bfb6:	f7f6 ffb5 	bl	8042f24 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 804bfba:	203b      	movs	r0, #59	; 0x3b
 804bfbc:	f7f6 ffe6 	bl	8042f8c <HAL_NVIC_EnableIRQ>
	  /* DMA2_Stream6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 804bfc0:	462a      	mov	r2, r5
 804bfc2:	4629      	mov	r1, r5
 804bfc4:	2045      	movs	r0, #69	; 0x45
 804bfc6:	f7f6 ffad 	bl	8042f24 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 804bfca:	2045      	movs	r0, #69	; 0x45
 804bfcc:	f7f6 ffde 	bl	8042f8c <HAL_NVIC_EnableIRQ>


	  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 804bfd0:	462a      	mov	r2, r5
 804bfd2:	4629      	mov	r1, r5
 804bfd4:	2028      	movs	r0, #40	; 0x28
 804bfd6:	f7f6 ffa5 	bl	8042f24 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 804bfda:	2028      	movs	r0, #40	; 0x28
 804bfdc:	f7f6 ffd6 	bl	8042f8c <HAL_NVIC_EnableIRQ>

}
 804bfe0:	b00c      	add	sp, #48	; 0x30
 804bfe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804bfe6:	bf00      	nop
 804bfe8:	40023800 	.word	0x40023800
 804bfec:	40021000 	.word	0x40021000
 804bff0:	40020400 	.word	0x40020400
 804bff4:	10110000 	.word	0x10110000

0804bff8 <SystemClock_Config>:
  */



void SystemClock_Config(void)
{
 804bff8:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804bffa:	2400      	movs	r4, #0
{
 804bffc:	b099      	sub	sp, #100	; 0x64
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804bffe:	2510      	movs	r5, #16
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804c000:	2214      	movs	r2, #20
 804c002:	4621      	mov	r1, r4
 804c004:	a807      	add	r0, sp, #28
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 804c006:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 804c00a:	f000 fcd6 	bl	804c9ba <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 804c00e:	462a      	mov	r2, r5
 804c010:	4621      	mov	r1, r4
 804c012:	a803      	add	r0, sp, #12
 804c014:	f000 fcd1 	bl	804c9ba <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 804c018:	4b22      	ldr	r3, [pc, #136]	; (804c0a4 <SystemClock_Config+0xac>)
 804c01a:	9401      	str	r4, [sp, #4]
 804c01c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c01e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 804c022:	641a      	str	r2, [r3, #64]	; 0x40
 804c024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 804c026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804c02a:	9301      	str	r3, [sp, #4]
 804c02c:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804c02e:	4b1e      	ldr	r3, [pc, #120]	; (804c0a8 <SystemClock_Config+0xb0>)
 804c030:	9402      	str	r4, [sp, #8]
 804c032:	681a      	ldr	r2, [r3, #0]
 804c034:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 804c038:	601a      	str	r2, [r3, #0]
 804c03a:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
	//RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;

	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
	RCC_OscInitStruct.PLL.PLLM = 16;
 804c03c:	9514      	str	r5, [sp, #80]	; 0x50
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 804c03e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 804c042:	9302      	str	r3, [sp, #8]
 804c044:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 804c046:	230a      	movs	r3, #10
 804c048:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 804c04a:	2301      	movs	r3, #1
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 804c04c:	e9cd 350f 	strd	r3, r5, [sp, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 804c050:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 192;
 804c052:	22c0      	movs	r2, #192	; 0xc0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 804c054:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 804c056:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 804c05a:	e9cd 2315 	strd	r2, r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLQ = 4;

	//RCC_OscInitStruct.LSEState = RCC_LSE_ON;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804c05e:	a80c      	add	r0, sp, #48	; 0x30
	RCC_OscInitStruct.PLL.PLLQ = 4;
 804c060:	2304      	movs	r3, #4
 804c062:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 804c064:	f7f7 fcde 	bl	8043a24 <HAL_RCC_OscConfig>
 804c068:	b108      	cbz	r0, 804c06e <SystemClock_Config+0x76>
		Error_Handler();
 804c06a:	f7fe fdf5 	bl	804ac58 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 804c06e:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804c070:	2100      	movs	r1, #0
 804c072:	a807      	add	r0, sp, #28
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 804c074:	e9cd 3407 	strd	r3, r4, [sp, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804c078:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804c07c:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 804c07e:	f7f7 fea5 	bl	8043dcc <HAL_RCC_ClockConfig>
 804c082:	b108      	cbz	r0, 804c088 <SystemClock_Config+0x90>
		Error_Handler();
 804c084:	f7fe fde8 	bl	804ac58 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 804c088:	2302      	movs	r3, #2
 804c08a:	9303      	str	r3, [sp, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804c08c:	a803      	add	r0, sp, #12
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 804c08e:	f44f 7300 	mov.w	r3, #512	; 0x200
 804c092:	9306      	str	r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 804c094:	f7f7 ff54 	bl	8043f40 <HAL_RCCEx_PeriphCLKConfig>
 804c098:	b108      	cbz	r0, 804c09e <SystemClock_Config+0xa6>
		Error_Handler();
 804c09a:	f7fe fddd 	bl	804ac58 <Error_Handler>
	}

}
 804c09e:	b019      	add	sp, #100	; 0x64
 804c0a0:	bd30      	pop	{r4, r5, pc}
 804c0a2:	bf00      	nop
 804c0a4:	40023800 	.word	0x40023800
 804c0a8:	40007000 	.word	0x40007000

0804c0ac <NMI_Handler>:
  * @retval None
  */

void NMI_Handler(void)
{
}
 804c0ac:	4770      	bx	lr

0804c0ae <HardFault_Handler>:

void HardFault_Handler(void)
{
  while (1)
  {
    __NOP();
 804c0ae:	bf00      	nop
 804c0b0:	e7fd      	b.n	804c0ae <HardFault_Handler>

0804c0b2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 804c0b2:	e7fe      	b.n	804c0b2 <MemManage_Handler>

0804c0b4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 804c0b4:	e7fe      	b.n	804c0b4 <BusFault_Handler>

0804c0b6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 804c0b6:	e7fe      	b.n	804c0b6 <UsageFault_Handler>

0804c0b8 <SVC_Handler>:
 804c0b8:	4770      	bx	lr

0804c0ba <DebugMon_Handler>:
 804c0ba:	4770      	bx	lr

0804c0bc <PendSV_Handler>:
 804c0bc:	4770      	bx	lr

0804c0be <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 804c0be:	f7f6 bf0d 	b.w	8042edc <HAL_IncTick>
	...

0804c0c4 <TIM2_IRQHandler>:
}

void TIM2_IRQHandler(void)
{
	flags_ble.rfid_send_cmd = SET;
 804c0c4:	4a03      	ldr	r2, [pc, #12]	; (804c0d4 <TIM2_IRQHandler+0x10>)

	HAL_TIM_IRQHandler(&htim2);
 804c0c6:	4804      	ldr	r0, [pc, #16]	; (804c0d8 <TIM2_IRQHandler+0x14>)
	flags_ble.rfid_send_cmd = SET;
 804c0c8:	7813      	ldrb	r3, [r2, #0]
 804c0ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804c0ce:	7013      	strb	r3, [r2, #0]
	HAL_TIM_IRQHandler(&htim2);
 804c0d0:	f7f9 b9db 	b.w	804548a <HAL_TIM_IRQHandler>
 804c0d4:	20009b48 	.word	0x20009b48
 804c0d8:	2000bda0 	.word	0x2000bda0

0804c0dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 804c0dc:	b510      	push	{r4, lr}
	/*
	 * 	Timer dispara a cada 100 ms e se tiver 10 contagens, sinaliza que
	 * 	o pino de estado se manteve em alta e conexão foi bem sucedida.
	 */

	ble_state = HAL_GPIO_ReadPin(BLE_STATE_GPIO_Port,BLE_STATE_Pin);
 804c0de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 804c0e2:	481a      	ldr	r0, [pc, #104]	; (804c14c <TIM3_IRQHandler+0x70>)
 804c0e4:	4c1a      	ldr	r4, [pc, #104]	; (804c150 <TIM3_IRQHandler+0x74>)
 804c0e6:	f7f7 fc85 	bl	80439f4 <HAL_GPIO_ReadPin>
 804c0ea:	4b1a      	ldr	r3, [pc, #104]	; (804c154 <TIM3_IRQHandler+0x78>)
 804c0ec:	4a1a      	ldr	r2, [pc, #104]	; (804c158 <TIM3_IRQHandler+0x7c>)
 804c0ee:	7018      	strb	r0, [r3, #0]
	if (ble_state == 1)
 804c0f0:	2801      	cmp	r0, #1
 804c0f2:	d127      	bne.n	804c144 <TIM3_IRQHandler+0x68>
	{
		if (++count_tim3 > 9)
 804c0f4:	7813      	ldrb	r3, [r2, #0]
 804c0f6:	3301      	adds	r3, #1
 804c0f8:	b2db      	uxtb	r3, r3
 804c0fa:	2b09      	cmp	r3, #9
 804c0fc:	7013      	strb	r3, [r2, #0]
 804c0fe:	d905      	bls.n	804c10c <TIM3_IRQHandler+0x30>
		{
			flags_ble.connection = SET;
 804c100:	7823      	ldrb	r3, [r4, #0]
 804c102:	f043 0308 	orr.w	r3, r3, #8
			count_tim3 = 0;
		}
	}
	else
	{
		flags_ble.connection = RESET;
 804c106:	7023      	strb	r3, [r4, #0]
		count_tim3 = 0;
 804c108:	2300      	movs	r3, #0
 804c10a:	7013      	strb	r3, [r2, #0]
	}

	// Para as requisições de TAG pois a conexão foi quebrada
	if(flags_ble.connection == RESET)
 804c10c:	7823      	ldrb	r3, [r4, #0]
 804c10e:	071a      	lsls	r2, r3, #28
 804c110:	d402      	bmi.n	804c118 <TIM3_IRQHandler+0x3c>
	{
			HAL_TIM_Base_Stop_IT(&htim2);
 804c112:	4812      	ldr	r0, [pc, #72]	; (804c15c <TIM3_IRQHandler+0x80>)
 804c114:	f7f9 f99f 	bl	8045456 <HAL_TIM_Base_Stop_IT>
	}

	if(flags_ble.start == SET){
 804c118:	7823      	ldrb	r3, [r4, #0]
 804c11a:	07db      	lsls	r3, r3, #31
 804c11c:	d50a      	bpl.n	804c134 <TIM3_IRQHandler+0x58>
		if(count_send++ == 50)
 804c11e:	4b10      	ldr	r3, [pc, #64]	; (804c160 <TIM3_IRQHandler+0x84>)
 804c120:	681a      	ldr	r2, [r3, #0]
 804c122:	1c51      	adds	r1, r2, #1
 804c124:	2a32      	cmp	r2, #50	; 0x32
 804c126:	6019      	str	r1, [r3, #0]
 804c128:	d104      	bne.n	804c134 <TIM3_IRQHandler+0x58>
		{
			flag_send_timeout = SET;
 804c12a:	4a0e      	ldr	r2, [pc, #56]	; (804c164 <TIM3_IRQHandler+0x88>)
 804c12c:	2101      	movs	r1, #1
 804c12e:	7011      	strb	r1, [r2, #0]
			count_send = 0;
 804c130:	2200      	movs	r2, #0
 804c132:	601a      	str	r2, [r3, #0]
		}
	}


 HAL_NVIC_ClearPendingIRQ(TIM3_IRQn); // limpa flags de interrupção
 804c134:	201d      	movs	r0, #29
 804c136:	f7f6 ff5d 	bl	8042ff4 <HAL_NVIC_ClearPendingIRQ>

  HAL_TIM_IRQHandler(&htim3);
 804c13a:	480b      	ldr	r0, [pc, #44]	; (804c168 <TIM3_IRQHandler+0x8c>)

}
 804c13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_TIM_IRQHandler(&htim3);
 804c140:	f7f9 b9a3 	b.w	804548a <HAL_TIM_IRQHandler>
		flags_ble.connection = RESET;
 804c144:	7823      	ldrb	r3, [r4, #0]
 804c146:	f36f 03c3 	bfc	r3, #3, #1
 804c14a:	e7dc      	b.n	804c106 <TIM3_IRQHandler+0x2a>
 804c14c:	40020000 	.word	0x40020000
 804c150:	20009b48 	.word	0x20009b48
 804c154:	20008154 	.word	0x20008154
 804c158:	2000967e 	.word	0x2000967e
 804c15c:	2000bda0 	.word	0x2000bda0
 804c160:	2000837c 	.word	0x2000837c
 804c164:	20008378 	.word	0x20008378
 804c168:	2000bd60 	.word	0x2000bd60

0804c16c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 804c16c:	b508      	push	{r3, lr}


	HAL_UART_IRQHandler(&huart1);
 804c16e:	4815      	ldr	r0, [pc, #84]	; (804c1c4 <USART1_IRQHandler+0x58>)
 804c170:	f7f9 fe1c 	bl	8045dac <HAL_UART_IRQHandler>
	if(ble_index>sizeof(message_ble))
 804c174:	4b14      	ldr	r3, [pc, #80]	; (804c1c8 <USART1_IRQHandler+0x5c>)
		ble_index=0;
	message_ble[ble_index] = rx_byte_uart1[0];
 804c176:	4915      	ldr	r1, [pc, #84]	; (804c1cc <USART1_IRQHandler+0x60>)
	if(ble_index>sizeof(message_ble))
 804c178:	681a      	ldr	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804c17a:	4815      	ldr	r0, [pc, #84]	; (804c1d0 <USART1_IRQHandler+0x64>)
 804c17c:	7809      	ldrb	r1, [r1, #0]
	if(ble_index>sizeof(message_ble))
 804c17e:	2a21      	cmp	r2, #33	; 0x21
		ble_index=0;
 804c180:	bf84      	itt	hi
 804c182:	2200      	movhi	r2, #0
 804c184:	601a      	strhi	r2, [r3, #0]
	message_ble[ble_index] = rx_byte_uart1[0];
 804c186:	681a      	ldr	r2, [r3, #0]
 804c188:	5481      	strb	r1, [r0, r2]
	ble_index++;
 804c18a:	3201      	adds	r2, #1
	if(ble_index>2){
 804c18c:	2a02      	cmp	r2, #2
	ble_index++;
 804c18e:	601a      	str	r2, [r3, #0]
	if(ble_index>2){
 804c190:	dd0b      	ble.n	804c1aa <USART1_IRQHandler+0x3e>
		if(message_ble[0] == 0xa){
 804c192:	7802      	ldrb	r2, [r0, #0]
 804c194:	2a0a      	cmp	r2, #10
 804c196:	d108      	bne.n	804c1aa <USART1_IRQHandler+0x3e>
			if(message_ble[ble_index-1] == 0xd)
 804c198:	290d      	cmp	r1, #13
 804c19a:	d106      	bne.n	804c1aa <USART1_IRQHandler+0x3e>
			{
				// Sinaliza que chegou uma mensagem válida
				ble_index = 0;								// Zera o índice para nova mensagem
 804c19c:	2200      	movs	r2, #0
 804c19e:	601a      	str	r2, [r3, #0]
				flags_ble.enable_handler = 1;
 804c1a0:	4a0c      	ldr	r2, [pc, #48]	; (804c1d4 <USART1_IRQHandler+0x68>)
 804c1a2:	7813      	ldrb	r3, [r2, #0]
 804c1a4:	f043 0320 	orr.w	r3, r3, #32
 804c1a8:	7013      	strb	r3, [r2, #0]
			}
		}
	}

	HAL_NVIC_ClearPendingIRQ(USART1_IRQn);
 804c1aa:	2025      	movs	r0, #37	; 0x25
 804c1ac:	f7f6 ff22 	bl	8042ff4 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart1);
 804c1b0:	4804      	ldr	r0, [pc, #16]	; (804c1c4 <USART1_IRQHandler+0x58>)
 804c1b2:	f7f9 fea7 	bl	8045f04 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804c1b6:	2201      	movs	r2, #1
 804c1b8:	4904      	ldr	r1, [pc, #16]	; (804c1cc <USART1_IRQHandler+0x60>)
 804c1ba:	4802      	ldr	r0, [pc, #8]	; (804c1c4 <USART1_IRQHandler+0x58>)

}
 804c1bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart1, rx_byte_uart1, 1);
 804c1c0:	f7f9 bd12 	b.w	8045be8 <HAL_UART_Receive_IT>
 804c1c4:	20009b4c 	.word	0x20009b4c
 804c1c8:	20008158 	.word	0x20008158
 804c1cc:	20009b40 	.word	0x20009b40
 804c1d0:	2000815c 	.word	0x2000815c
 804c1d4:	20009b48 	.word	0x20009b48

0804c1d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 804c1d8:	b570      	push	{r4, r5, r6, lr}
	 * 	mensagem é padrão, logo ao se detectar o caracter 0x0D
	 * 	habilitar a flag que permite tratar a mensagem.
	 */

  /* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 804c1da:	481a      	ldr	r0, [pc, #104]	; (804c244 <USART2_IRQHandler+0x6c>)
 804c1dc:	f7f9 fde6 	bl	8045dac <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */
	message[message_index] = rx_byte_uart2[0];
 804c1e0:	4919      	ldr	r1, [pc, #100]	; (804c248 <USART2_IRQHandler+0x70>)
 804c1e2:	4b1a      	ldr	r3, [pc, #104]	; (804c24c <USART2_IRQHandler+0x74>)
 804c1e4:	680a      	ldr	r2, [r1, #0]
 804c1e6:	781c      	ldrb	r4, [r3, #0]
 804c1e8:	4b19      	ldr	r3, [pc, #100]	; (804c250 <USART2_IRQHandler+0x78>)
	message_index++;
 804c1ea:	1c50      	adds	r0, r2, #1

	/*
	 * Testa se recebeu o fim da messagem 0x0D.
	 */
	if (message_index > 3)
 804c1ec:	2803      	cmp	r0, #3
	message[message_index] = rx_byte_uart2[0];
 804c1ee:	549c      	strb	r4, [r3, r2]
	message_index++;
 804c1f0:	6008      	str	r0, [r1, #0]
	if (message_index > 3)
 804c1f2:	dd1a      	ble.n	804c22a <USART2_IRQHandler+0x52>
	{
		if ((message[message_index - 4] == 0x0A)
 804c1f4:	189d      	adds	r5, r3, r2
 804c1f6:	f815 6c03 	ldrb.w	r6, [r5, #-3]
 804c1fa:	2e0a      	cmp	r6, #10
 804c1fc:	d115      	bne.n	804c22a <USART2_IRQHandler+0x52>
				&& ((message[message_index - 3] == 0x55) || (message[message_index - 3] == 0x58))
 804c1fe:	f815 5c02 	ldrb.w	r5, [r5, #-2]
 804c202:	2d55      	cmp	r5, #85	; 0x55
 804c204:	d001      	beq.n	804c20a <USART2_IRQHandler+0x32>
 804c206:	2d58      	cmp	r5, #88	; 0x58
 804c208:	d10f      	bne.n	804c22a <USART2_IRQHandler+0x52>
				&& (message[message_index - 2] == 0x0D)
 804c20a:	4413      	add	r3, r2
 804c20c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 804c210:	2b0d      	cmp	r3, #13
 804c212:	d10a      	bne.n	804c22a <USART2_IRQHandler+0x52>
				&& (message[message_index - 1] == 0x0A))
 804c214:	2c0a      	cmp	r4, #10
 804c216:	d108      	bne.n	804c22a <USART2_IRQHandler+0x52>
		{
			flags_ble.tag = SET;// Aciona a flag mostrando que recebeu mensagem válida
 804c218:	4a0e      	ldr	r2, [pc, #56]	; (804c254 <USART2_IRQHandler+0x7c>)
 804c21a:	7813      	ldrb	r3, [r2, #0]
 804c21c:	f043 0302 	orr.w	r3, r3, #2
 804c220:	7013      	strb	r3, [r2, #0]
			bytes_read_rfid = message_index;
 804c222:	4b0d      	ldr	r3, [pc, #52]	; (804c258 <USART2_IRQHandler+0x80>)
 804c224:	7018      	strb	r0, [r3, #0]
			message_index=0;
 804c226:	2300      	movs	r3, #0
 804c228:	600b      	str	r3, [r1, #0]
		}
	}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 804c22a:	2026      	movs	r0, #38	; 0x26
 804c22c:	f7f6 fee2 	bl	8042ff4 <HAL_NVIC_ClearPendingIRQ>
	HAL_UART_Abort_IT(&huart2);
 804c230:	4804      	ldr	r0, [pc, #16]	; (804c244 <USART2_IRQHandler+0x6c>)
 804c232:	f7f9 fe67 	bl	8045f04 <HAL_UART_Abort_IT>
	HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804c236:	2201      	movs	r2, #1
 804c238:	4904      	ldr	r1, [pc, #16]	; (804c24c <USART2_IRQHandler+0x74>)
 804c23a:	4802      	ldr	r0, [pc, #8]	; (804c244 <USART2_IRQHandler+0x6c>)
	/* USER CODE END USART2_IRQn 1 */
}
 804c23c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_IT(&huart2, rx_byte_uart2, 1);
 804c240:	f7f9 bcd2 	b.w	8045be8 <HAL_UART_Receive_IT>
 804c244:	20009b8c 	.word	0x20009b8c
 804c248:	20008180 	.word	0x20008180
 804c24c:	20009b38 	.word	0x20009b38
 804c250:	20008184 	.word	0x20008184
 804c254:	20009b48 	.word	0x20009b48
 804c258:	20002384 	.word	0x20002384

0804c25c <SDIO_IRQHandler>:
void SDIO_IRQHandler(void)
{
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 804c25c:	4801      	ldr	r0, [pc, #4]	; (804c264 <SDIO_IRQHandler+0x8>)
 804c25e:	f7f8 be49 	b.w	8044ef4 <HAL_SD_IRQHandler>
 804c262:	bf00      	nop
 804c264:	2000c2c0 	.word	0x2000c2c0

0804c268 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 804c268:	4801      	ldr	r0, [pc, #4]	; (804c270 <DMA2_Stream3_IRQHandler+0x8>)
 804c26a:	f7f6 bfdd 	b.w	8043228 <HAL_DMA_IRQHandler>
 804c26e:	bf00      	nop
 804c270:	2000c200 	.word	0x2000c200

0804c274 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 804c274:	4801      	ldr	r0, [pc, #4]	; (804c27c <DMA2_Stream6_IRQHandler+0x8>)
 804c276:	f7f6 bfd7 	b.w	8043228 <HAL_DMA_IRQHandler>
 804c27a:	bf00      	nop
 804c27c:	2000c260 	.word	0x2000c260

0804c280 <USART3_IRQHandler>:
  /* USER CODE END DMA2_Stream6_IRQn 1 */
}

void USARTx_IRQHandler(void)
{
  vcom_IRQHandler();
 804c280:	f000 b872 	b.w	804c368 <vcom_IRQHandler>

0804c284 <DMA1_Stream4_IRQHandler>:
}

void USARTx_DMA_TX_IRQHandler(void)
{
  vcom_DMA_TX_IRQHandler();
 804c284:	f000 b86a 	b.w	804c35c <vcom_DMA_TX_IRQHandler>

0804c288 <RTC_Alarm_IRQHandler>:
}

void RTC_Alarm_IRQHandler(void)
{
  HW_RTC_IrqHandler();
 804c288:	f7ff b89c 	b.w	804b3c4 <HW_RTC_IrqHandler>

0804c28c <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 804c28c:	2001      	movs	r0, #1
 804c28e:	f7f7 bbbd 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c292 <EXTI1_IRQHandler>:
}

void EXTI1_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 804c292:	2002      	movs	r0, #2
 804c294:	f7f7 bbba 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c298 <EXTI2_IRQHandler>:
}

void EXTI2_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 804c298:	2004      	movs	r0, #4
 804c29a:	f7f7 bbb7 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c29e <EXTI3_IRQHandler>:
}

void EXTI3_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 804c29e:	2008      	movs	r0, #8
 804c2a0:	f7f7 bbb4 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c2a4 <EXTI4_IRQHandler>:
}

void EXTI4_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 804c2a4:	2010      	movs	r0, #16
 804c2a6:	f7f7 bbb1 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c2aa <EXTI9_5_IRQHandler>:
}


void EXTI9_5_IRQHandler(void)
{
 804c2aa:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 804c2ac:	2020      	movs	r0, #32
 804c2ae:	f7f7 fbad 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 804c2b2:	2040      	movs	r0, #64	; 0x40
 804c2b4:	f7f7 fbaa 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 804c2b8:	2080      	movs	r0, #128	; 0x80
 804c2ba:	f7f7 fba7 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 804c2be:	f44f 7080 	mov.w	r0, #256	; 0x100
 804c2c2:	f7f7 fba3 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804c2c6:	f44f 7000 	mov.w	r0, #512	; 0x200
}
 804c2ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 804c2ce:	f7f7 bb9d 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c2d2 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 804c2d2:	b508      	push	{r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 804c2d4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 804c2d8:	f7f7 fb98 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 804c2dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 804c2e0:	f7f7 fb94 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 804c2e4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 804c2e8:	f7f7 fb90 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 804c2ec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 804c2f0:	f7f7 fb8c 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 804c2f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 804c2f8:	f7f7 fb88 	bl	8043a0c <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804c2fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 804c300:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 804c304:	f7f7 bb82 	b.w	8043a0c <HAL_GPIO_EXTI_IRQHandler>

0804c308 <vcom_Init>:

static void (*TxCpltCallback)(void);
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/
void vcom_Init(void (*TxCb)(void))
{
 804c308:	b508      	push	{r3, lr}
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTx;

  UartHandle.Init.BaudRate   = 115200;
 804c30a:	490b      	ldr	r1, [pc, #44]	; (804c338 <vcom_Init+0x30>)
  TxCpltCallback = TxCb;
 804c30c:	4b0b      	ldr	r3, [pc, #44]	; (804c33c <vcom_Init+0x34>)
  UartHandle.Init.BaudRate   = 115200;
 804c30e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 804c312:	e9c3 1201 	strd	r1, r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 804c316:	2200      	movs	r2, #0
  TxCpltCallback = TxCb;
 804c318:	6018      	str	r0, [r3, #0]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 804c31a:	e9c3 2203 	strd	r2, r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 804c31e:	615a      	str	r2, [r3, #20]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 804c320:	61da      	str	r2, [r3, #28]
  UartHandle.Init.Mode       = UART_MODE_TX;

  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804c322:	1d18      	adds	r0, r3, #4
  UartHandle.Init.Mode       = UART_MODE_TX;
 804c324:	2208      	movs	r2, #8
 804c326:	619a      	str	r2, [r3, #24]
  if (HAL_UART_Init(&UartHandle) != HAL_OK)
 804c328:	f7f9 fb5a 	bl	80459e0 <HAL_UART_Init>
 804c32c:	b118      	cbz	r0, 804c336 <vcom_Init+0x2e>
  {
    /* Initialization Error */
    Error_Handler();
  }
}
 804c32e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 804c332:	f7fe bc91 	b.w	804ac58 <Error_Handler>
}
 804c336:	bd08      	pop	{r3, pc}
 804c338:	40004800 	.word	0x40004800
 804c33c:	20009680 	.word	0x20009680

0804c340 <vcom_Trace>:

void vcom_Trace(uint8_t *p_data, uint16_t size)
{
  HAL_UART_Transmit_DMA(&UartHandle, p_data, size);
 804c340:	460a      	mov	r2, r1
 804c342:	4601      	mov	r1, r0
 804c344:	4801      	ldr	r0, [pc, #4]	; (804c34c <vcom_Trace+0xc>)
 804c346:	f7f9 bc77 	b.w	8045c38 <HAL_UART_Transmit_DMA>
 804c34a:	bf00      	nop
 804c34c:	20009684 	.word	0x20009684

0804c350 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
  /* buffer transmission complete*/
  TxCpltCallback();
 804c350:	4b01      	ldr	r3, [pc, #4]	; (804c358 <HAL_UART_TxCpltCallback+0x8>)
 804c352:	681b      	ldr	r3, [r3, #0]
 804c354:	4718      	bx	r3
 804c356:	bf00      	nop
 804c358:	20009680 	.word	0x20009680

0804c35c <vcom_DMA_TX_IRQHandler>:
}

void vcom_DMA_TX_IRQHandler(void)
{
  HAL_DMA_IRQHandler(UartHandle.hdmatx);
 804c35c:	4b01      	ldr	r3, [pc, #4]	; (804c364 <vcom_DMA_TX_IRQHandler+0x8>)
 804c35e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 804c360:	f7f6 bf62 	b.w	8043228 <HAL_DMA_IRQHandler>
 804c364:	20009680 	.word	0x20009680

0804c368 <vcom_IRQHandler>:
}

void vcom_IRQHandler(void)
{
  HAL_UART_IRQHandler(&UartHandle);
 804c368:	4801      	ldr	r0, [pc, #4]	; (804c370 <vcom_IRQHandler+0x8>)
 804c36a:	f7f9 bd1f 	b.w	8045dac <HAL_UART_IRQHandler>
 804c36e:	bf00      	nop
 804c370:	20009684 	.word	0x20009684

0804c374 <vcom_IoInit>:
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
	}
}

void vcom_IoInit(void)
{
 804c374:	b530      	push	{r4, r5, lr}
 804c376:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 804c378:	4b17      	ldr	r3, [pc, #92]	; (804c3d8 <vcom_IoInit+0x64>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c37a:	4c18      	ldr	r4, [pc, #96]	; (804c3dc <vcom_IoInit+0x68>)
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804c37c:	2200      	movs	r2, #0
  USARTx_TX_GPIO_CLK_ENABLE();
 804c37e:	9201      	str	r2, [sp, #4]
  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 804c380:	9205      	str	r2, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804c382:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804c384:	f041 0102 	orr.w	r1, r1, #2
 804c388:	6319      	str	r1, [r3, #48]	; 0x30
 804c38a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 804c38c:	f001 0102 	and.w	r1, r1, #2
 804c390:	9101      	str	r1, [sp, #4]
 804c392:	9901      	ldr	r1, [sp, #4]
  USARTx_RX_GPIO_CLK_ENABLE();
 804c394:	9202      	str	r2, [sp, #8]
 804c396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c398:	f042 0202 	orr.w	r2, r2, #2
 804c39c:	631a      	str	r2, [r3, #48]	; 0x30
 804c39e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c3a0:	f003 0302 	and.w	r3, r3, #2
 804c3a4:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804c3a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  USARTx_RX_GPIO_CLK_ENABLE();
 804c3aa:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 804c3ac:	2302      	movs	r3, #2
 804c3ae:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804c3b2:	2507      	movs	r5, #7
 804c3b4:	2303      	movs	r3, #3
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c3b6:	a903      	add	r1, sp, #12
 804c3b8:	4620      	mov	r0, r4
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 804c3ba:	e9cd 3506 	strd	r3, r5, [sp, #24]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 804c3be:	f7f7 f9ab 	bl	8043718 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804c3c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Alternate = USARTx_RX_AF;

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804c3c6:	a903      	add	r1, sp, #12
 804c3c8:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 804c3ca:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 804c3cc:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 804c3ce:	f7f7 f9a3 	bl	8043718 <HAL_GPIO_Init>
}
 804c3d2:	b009      	add	sp, #36	; 0x24
 804c3d4:	bd30      	pop	{r4, r5, pc}
 804c3d6:	bf00      	nop
 804c3d8:	40023800 	.word	0x40023800
 804c3dc:	40020400 	.word	0x40020400

0804c3e0 <HAL_UART_MspInit>:
{
 804c3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 804c3e2:	4606      	mov	r6, r0
 804c3e4:	b08f      	sub	sp, #60	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 804c3e6:	2214      	movs	r2, #20
 804c3e8:	2100      	movs	r1, #0
 804c3ea:	a809      	add	r0, sp, #36	; 0x24
 804c3ec:	f000 fae5 	bl	804c9ba <memset>
	if (huart->Instance == USART1) {
 804c3f0:	6833      	ldr	r3, [r6, #0]
 804c3f2:	4a58      	ldr	r2, [pc, #352]	; (804c554 <HAL_UART_MspInit+0x174>)
 804c3f4:	4293      	cmp	r3, r2
 804c3f6:	d12c      	bne.n	804c452 <HAL_UART_MspInit+0x72>
		__HAL_RCC_USART1_CLK_ENABLE();
 804c3f8:	4b57      	ldr	r3, [pc, #348]	; (804c558 <HAL_UART_MspInit+0x178>)
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c3fa:	4858      	ldr	r0, [pc, #352]	; (804c55c <HAL_UART_MspInit+0x17c>)
		__HAL_RCC_USART1_CLK_ENABLE();
 804c3fc:	2400      	movs	r4, #0
 804c3fe:	9401      	str	r4, [sp, #4]
 804c400:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804c402:	f042 0210 	orr.w	r2, r2, #16
 804c406:	645a      	str	r2, [r3, #68]	; 0x44
 804c408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 804c40a:	f002 0210 	and.w	r2, r2, #16
 804c40e:	9201      	str	r2, [sp, #4]
 804c410:	9a01      	ldr	r2, [sp, #4]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804c412:	9402      	str	r4, [sp, #8]
 804c414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c416:	f042 0201 	orr.w	r2, r2, #1
 804c41a:	631a      	str	r2, [r3, #48]	; 0x30
 804c41c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c41e:	f003 0301 	and.w	r3, r3, #1
 804c422:	9302      	str	r3, [sp, #8]
 804c424:	9b02      	ldr	r3, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804c426:	2502      	movs	r5, #2
 804c428:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 804c42c:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c430:	a909      	add	r1, sp, #36	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 804c432:	2307      	movs	r3, #7
 804c434:	2603      	movs	r6, #3
 804c436:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 804c43a:	f7f7 f96d 	bl	8043718 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 2);
 804c43e:	2025      	movs	r0, #37	; 0x25
 804c440:	462a      	mov	r2, r5
 804c442:	4621      	mov	r1, r4
 804c444:	f7f6 fd6e 	bl	8042f24 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 804c448:	2025      	movs	r0, #37	; 0x25
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804c44a:	f7f6 fd9f 	bl	8042f8c <HAL_NVIC_EnableIRQ>
}
 804c44e:	b00f      	add	sp, #60	; 0x3c
 804c450:	bdf0      	pop	{r4, r5, r6, r7, pc}
	else if (huart->Instance == USART2) {
 804c452:	4a43      	ldr	r2, [pc, #268]	; (804c560 <HAL_UART_MspInit+0x180>)
 804c454:	4293      	cmp	r3, r2
 804c456:	d128      	bne.n	804c4aa <HAL_UART_MspInit+0xca>
		__HAL_RCC_USART2_CLK_ENABLE();
 804c458:	4b3f      	ldr	r3, [pc, #252]	; (804c558 <HAL_UART_MspInit+0x178>)
 804c45a:	2400      	movs	r4, #0
 804c45c:	9403      	str	r4, [sp, #12]
 804c45e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c460:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 804c464:	641a      	str	r2, [r3, #64]	; 0x40
 804c466:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c468:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 804c46c:	9203      	str	r2, [sp, #12]
 804c46e:	9a03      	ldr	r2, [sp, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 804c470:	9404      	str	r4, [sp, #16]
 804c472:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c474:	f042 0201 	orr.w	r2, r2, #1
 804c478:	631a      	str	r2, [r3, #48]	; 0x30
 804c47a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c47c:	f003 0301 	and.w	r3, r3, #1
 804c480:	9304      	str	r3, [sp, #16]
 804c482:	9b04      	ldr	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 804c484:	210c      	movs	r1, #12
 804c486:	2302      	movs	r3, #2
 804c488:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 804c48c:	2003      	movs	r0, #3
 804c48e:	2307      	movs	r3, #7
 804c490:	e9cd 030c 	strd	r0, r3, [sp, #48]	; 0x30
		HAL_GPIO_Init(RFID_TX_GPIO_Port, &GPIO_InitStruct);
 804c494:	a909      	add	r1, sp, #36	; 0x24
 804c496:	4831      	ldr	r0, [pc, #196]	; (804c55c <HAL_UART_MspInit+0x17c>)
 804c498:	f7f7 f93e 	bl	8043718 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 804c49c:	2026      	movs	r0, #38	; 0x26
 804c49e:	4622      	mov	r2, r4
 804c4a0:	4621      	mov	r1, r4
 804c4a2:	f7f6 fd3f 	bl	8042f24 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 804c4a6:	2026      	movs	r0, #38	; 0x26
 804c4a8:	e7cf      	b.n	804c44a <HAL_UART_MspInit+0x6a>
	else if (huart->Instance == USARTx) {
 804c4aa:	4a2e      	ldr	r2, [pc, #184]	; (804c564 <HAL_UART_MspInit+0x184>)
 804c4ac:	4293      	cmp	r3, r2
 804c4ae:	d1ce      	bne.n	804c44e <HAL_UART_MspInit+0x6e>
		USARTx_TX_GPIO_CLK_ENABLE();
 804c4b0:	4b29      	ldr	r3, [pc, #164]	; (804c558 <HAL_UART_MspInit+0x178>)
		hdma_tx.Instance = USARTx_TX_DMA_CHANNEL;
 804c4b2:	4d2d      	ldr	r5, [pc, #180]	; (804c568 <HAL_UART_MspInit+0x188>)
		USARTx_TX_GPIO_CLK_ENABLE();
 804c4b4:	2400      	movs	r4, #0
 804c4b6:	9405      	str	r4, [sp, #20]
 804c4b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4ba:	f042 0202 	orr.w	r2, r2, #2
 804c4be:	631a      	str	r2, [r3, #48]	; 0x30
 804c4c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4c2:	f002 0202 	and.w	r2, r2, #2
 804c4c6:	9205      	str	r2, [sp, #20]
 804c4c8:	9a05      	ldr	r2, [sp, #20]
		USARTx_RX_GPIO_CLK_ENABLE();
 804c4ca:	9406      	str	r4, [sp, #24]
 804c4cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4ce:	f042 0202 	orr.w	r2, r2, #2
 804c4d2:	631a      	str	r2, [r3, #48]	; 0x30
 804c4d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4d6:	f002 0202 	and.w	r2, r2, #2
 804c4da:	9206      	str	r2, [sp, #24]
 804c4dc:	9a06      	ldr	r2, [sp, #24]
		USARTx_CLK_ENABLE();
 804c4de:	9407      	str	r4, [sp, #28]
 804c4e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c4e2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 804c4e6:	641a      	str	r2, [r3, #64]	; 0x40
 804c4e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 804c4ea:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 804c4ee:	9207      	str	r2, [sp, #28]
 804c4f0:	9a07      	ldr	r2, [sp, #28]
		DMAx_CLK_ENABLE();
 804c4f2:	9408      	str	r4, [sp, #32]
 804c4f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c4f6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 804c4fa:	631a      	str	r2, [r3, #48]	; 0x30
 804c4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c4fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 804c502:	9308      	str	r3, [sp, #32]
 804c504:	9b08      	ldr	r3, [sp, #32]
		vcom_IoInit();
 804c506:	f7ff ff35 	bl	804c374 <vcom_IoInit>
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804c50a:	4a18      	ldr	r2, [pc, #96]	; (804c56c <HAL_UART_MspInit+0x18c>)
		hdma_tx.Init.Priority = DMA_PRIORITY_LOW;
 804c50c:	666c      	str	r4, [r5, #100]	; 0x64
		hdma_tx.Init.Channel = DMA_CHANNEL_7;
 804c50e:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 804c512:	e9c5 2311 	strd	r2, r3, [r5, #68]	; 0x44
		HAL_DMA_Init(&hdma_tx);
 804c516:	f105 0744 	add.w	r7, r5, #68	; 0x44
		hdma_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 804c51a:	2340      	movs	r3, #64	; 0x40
		hdma_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 804c51c:	e9c5 3413 	strd	r3, r4, [r5, #76]	; 0x4c
		HAL_DMA_Init(&hdma_tx);
 804c520:	4638      	mov	r0, r7
		hdma_tx.Init.MemInc = DMA_MINC_ENABLE;
 804c522:	f44f 6380 	mov.w	r3, #1024	; 0x400
		hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 804c526:	e9c5 3415 	strd	r3, r4, [r5, #84]	; 0x54
		hdma_tx.Init.Mode = DMA_NORMAL;
 804c52a:	e9c5 4417 	strd	r4, r4, [r5, #92]	; 0x5c
		HAL_DMA_Init(&hdma_tx);
 804c52e:	f7f6 fd87 	bl	8043040 <HAL_DMA_Init>
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c532:	2201      	movs	r2, #1
 804c534:	4621      	mov	r1, r4
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804c536:	6337      	str	r7, [r6, #48]	; 0x30
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c538:	200f      	movs	r0, #15
		__HAL_LINKDMA(huart, hdmatx, hdma_tx);
 804c53a:	67ee      	str	r6, [r5, #124]	; 0x7c
		HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 804c53c:	f7f6 fcf2 	bl	8042f24 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 804c540:	200f      	movs	r0, #15
 804c542:	f7f6 fd23 	bl	8042f8c <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 804c546:	2027      	movs	r0, #39	; 0x27
 804c548:	2201      	movs	r2, #1
 804c54a:	4621      	mov	r1, r4
 804c54c:	f7f6 fcea 	bl	8042f24 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USARTx_IRQn);
 804c550:	2027      	movs	r0, #39	; 0x27
 804c552:	e77a      	b.n	804c44a <HAL_UART_MspInit+0x6a>
 804c554:	40011000 	.word	0x40011000
 804c558:	40023800 	.word	0x40023800
 804c55c:	40020000 	.word	0x40020000
 804c560:	40004400 	.word	0x40004400
 804c564:	40004800 	.word	0x40004800
 804c568:	20009680 	.word	0x20009680
 804c56c:	40026070 	.word	0x40026070

0804c570 <vcom_IoDeInit>:

void vcom_IoDeInit(void)
{
 804c570:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c572:	2300      	movs	r3, #0
{
 804c574:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c576:	e9cd 3303 	strd	r3, r3, [sp, #12]

  USARTx_TX_GPIO_CLK_ENABLE();
 804c57a:	9300      	str	r3, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 804c57c:	9305      	str	r3, [sp, #20]
  USARTx_TX_GPIO_CLK_ENABLE();
 804c57e:	4b0f      	ldr	r3, [pc, #60]	; (804c5bc <vcom_IoDeInit+0x4c>)

  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStructure.Pull = GPIO_NOPULL;

  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804c580:	4d0f      	ldr	r5, [pc, #60]	; (804c5c0 <vcom_IoDeInit+0x50>)
  USARTx_TX_GPIO_CLK_ENABLE();
 804c582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804c584:	f042 0202 	orr.w	r2, r2, #2
 804c588:	631a      	str	r2, [r3, #48]	; 0x30
 804c58a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804c58c:	f003 0302 	and.w	r3, r3, #2
 804c590:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804c592:	ac06      	add	r4, sp, #24
  USARTx_TX_GPIO_CLK_ENABLE();
 804c594:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 804c596:	2303      	movs	r3, #3
 804c598:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pin =  USARTx_TX_PIN ;
 804c59a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804c59e:	f844 3d14 	str.w	r3, [r4, #-20]!
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStructure);
 804c5a2:	4628      	mov	r0, r5
 804c5a4:	4621      	mov	r1, r4
 804c5a6:	f7f7 f8b7 	bl	8043718 <HAL_GPIO_Init>

  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804c5aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804c5ae:	4621      	mov	r1, r4
 804c5b0:	4628      	mov	r0, r5
  GPIO_InitStructure.Pin =  USARTx_RX_PIN ;
 804c5b2:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStructure);
 804c5b4:	f7f7 f8b0 	bl	8043718 <HAL_GPIO_Init>
}
 804c5b8:	b007      	add	sp, #28
 804c5ba:	bd30      	pop	{r4, r5, pc}
 804c5bc:	40023800 	.word	0x40023800
 804c5c0:	40020400 	.word	0x40020400

0804c5c4 <HAL_UART_MspDeInit>:
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804c5c4:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == USART1) {
 804c5c6:	4a1a      	ldr	r2, [pc, #104]	; (804c630 <HAL_UART_MspDeInit+0x6c>)
 804c5c8:	6803      	ldr	r3, [r0, #0]
 804c5ca:	4c1a      	ldr	r4, [pc, #104]	; (804c634 <HAL_UART_MspDeInit+0x70>)
 804c5cc:	4293      	cmp	r3, r2
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) {
 804c5ce:	4605      	mov	r5, r0
	if (huart->Instance == USART1) {
 804c5d0:	d10d      	bne.n	804c5ee <HAL_UART_MspDeInit+0x2a>
		__HAL_RCC_USART1_CLK_DISABLE();
 804c5d2:	6c63      	ldr	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804c5d4:	4818      	ldr	r0, [pc, #96]	; (804c638 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART1_CLK_DISABLE();
 804c5d6:	f023 0310 	bic.w	r3, r3, #16
 804c5da:	6463      	str	r3, [r4, #68]	; 0x44
		HAL_GPIO_DeInit(BLE_TX_GPIO_Port, BLE_TX_Pin | BLE_RX_Pin);
 804c5dc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 804c5e0:	f7f7 f97a 	bl	80438d8 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 804c5e4:	2025      	movs	r0, #37	; 0x25
}
 804c5e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804c5ea:	f7f6 bcdd 	b.w	8042fa8 <HAL_NVIC_DisableIRQ>
	} else if (huart->Instance == USART2) {
 804c5ee:	4a13      	ldr	r2, [pc, #76]	; (804c63c <HAL_UART_MspDeInit+0x78>)
 804c5f0:	4293      	cmp	r3, r2
 804c5f2:	d109      	bne.n	804c608 <HAL_UART_MspDeInit+0x44>
		__HAL_RCC_USART2_CLK_DISABLE();
 804c5f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804c5f6:	4810      	ldr	r0, [pc, #64]	; (804c638 <HAL_UART_MspDeInit+0x74>)
		__HAL_RCC_USART2_CLK_DISABLE();
 804c5f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 804c5fc:	6423      	str	r3, [r4, #64]	; 0x40
		HAL_GPIO_DeInit(RFID_TX_GPIO_Port, GPIO_PIN_2 | GPIO_PIN_3);
 804c5fe:	210c      	movs	r1, #12
 804c600:	f7f7 f96a 	bl	80438d8 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART2_IRQn);
 804c604:	2026      	movs	r0, #38	; 0x26
 804c606:	e7ee      	b.n	804c5e6 <HAL_UART_MspDeInit+0x22>
		vcom_IoDeInit();
 804c608:	f7ff ffb2 	bl	804c570 <vcom_IoDeInit>
		USARTx_FORCE_RESET();
 804c60c:	6a23      	ldr	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804c60e:	6b68      	ldr	r0, [r5, #52]	; 0x34
		USARTx_FORCE_RESET();
 804c610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 804c614:	6223      	str	r3, [r4, #32]
		USARTx_RELEASE_RESET();
 804c616:	6a23      	ldr	r3, [r4, #32]
 804c618:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 804c61c:	6223      	str	r3, [r4, #32]
		if (huart->hdmarx != 0) {
 804c61e:	b108      	cbz	r0, 804c624 <HAL_UART_MspDeInit+0x60>
			HAL_DMA_DeInit(huart->hdmarx);
 804c620:	f7f6 fd8c 	bl	804313c <HAL_DMA_DeInit>
		if (huart->hdmatx != 0) {
 804c624:	6b28      	ldr	r0, [r5, #48]	; 0x30
 804c626:	b108      	cbz	r0, 804c62c <HAL_UART_MspDeInit+0x68>
			HAL_DMA_DeInit(huart->hdmatx);
 804c628:	f7f6 fd88 	bl	804313c <HAL_DMA_DeInit>
		HAL_NVIC_DisableIRQ(USARTx_DMA_TX_IRQn);
 804c62c:	200f      	movs	r0, #15
 804c62e:	e7da      	b.n	804c5e6 <HAL_UART_MspDeInit+0x22>
 804c630:	40011000 	.word	0x40011000
 804c634:	40023800 	.word	0x40023800
 804c638:	40020000 	.word	0x40020000
 804c63c:	40004400 	.word	0x40004400

0804c640 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef  COM_Init(void)
{
 804c640:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 804c642:	4b0c      	ldr	r3, [pc, #48]	; (804c674 <COM_Init+0x34>)
 804c644:	6818      	ldr	r0, [r3, #0]
 804c646:	2300      	movs	r3, #0
 804c648:	2202      	movs	r2, #2
 804c64a:	4619      	mov	r1, r3
 804c64c:	6880      	ldr	r0, [r0, #8]
 804c64e:	f000 fa39 	bl	804cac4 <setvbuf>
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  /*UartHandleUpdate*/huart1.Instance = COM_UART;
 804c652:	4809      	ldr	r0, [pc, #36]	; (804c678 <COM_Init+0x38>)
  /*UartHandleUpdate*/huart1.Init.BaudRate = 9600;
 804c654:	4a09      	ldr	r2, [pc, #36]	; (804c67c <COM_Init+0x3c>)
 804c656:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 804c65a:	e9c0 2300 	strd	r2, r3, [r0]
  /*UartHandleUpdate*/huart1.Init.WordLength = UART_WORDLENGTH_8B;
 804c65e:	2300      	movs	r3, #0
  /*UartHandleUpdate*/huart1.Init.StopBits = UART_STOPBITS_1;
 804c660:	e9c0 3302 	strd	r3, r3, [r0, #8]
  /*UartHandleUpdate*/huart1.Init.Parity = UART_PARITY_NONE;
 804c664:	6103      	str	r3, [r0, #16]
  /*UartHandleUpdate*/huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 804c666:	6183      	str	r3, [r0, #24]
  /*UartHandleUpdate*/huart1.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 804c668:	230c      	movs	r3, #12
 804c66a:	6143      	str	r3, [r0, #20]

  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
}
 804c66c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return HAL_UART_Init(&huart1/*UartHandleUpdate*/);
 804c670:	f7f9 b9b6 	b.w	80459e0 <HAL_UART_Init>
 804c674:	200010ec 	.word	0x200010ec
 804c678:	20009b4c 	.word	0x20009b4c
 804c67c:	40011000 	.word	0x40011000

0804c680 <COM_Transmit>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Transmit operation.
  */
HAL_StatusTypeDef COM_Transmit(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{ //UartHandleUpdate
  return HAL_UART_Transmit(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804c680:	4613      	mov	r3, r2
 804c682:	460a      	mov	r2, r1
 804c684:	4601      	mov	r1, r0
 804c686:	4801      	ldr	r0, [pc, #4]	; (804c68c <COM_Transmit+0xc>)
 804c688:	f7f9 b9f0 	b.w	8045a6c <HAL_UART_Transmit>
 804c68c:	20009b4c 	.word	0x20009b4c

0804c690 <COM_Receive>:
  * @param uTimeout: Timeout duration.
  * @retval Status of the Receive operation.
  */
HAL_StatusTypeDef COM_Receive(uint8_t *Data, uint16_t uDataLength, uint32_t uTimeout)
{
  return HAL_UART_Receive(&huart1, (uint8_t *)Data, uDataLength, uTimeout);
 804c690:	4613      	mov	r3, r2
 804c692:	460a      	mov	r2, r1
 804c694:	4601      	mov	r1, r0
 804c696:	4801      	ldr	r0, [pc, #4]	; (804c69c <COM_Receive+0xc>)
 804c698:	f7f9 ba44 	b.w	8045b24 <HAL_UART_Receive>
 804c69c:	20009b4c 	.word	0x20009b4c

0804c6a0 <COM_Flush>:
  * @retval HAL_Status.
  */
HAL_StatusTypeDef COM_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804c6a0:	4b02      	ldr	r3, [pc, #8]	; (804c6ac <COM_Flush+0xc>)
 804c6a2:	681b      	ldr	r3, [r3, #0]
  return HAL_OK;
}
 804c6a4:	2000      	movs	r0, #0
  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 804c6a6:	685b      	ldr	r3, [r3, #4]
}
 804c6a8:	4770      	bx	lr
 804c6aa:	bf00      	nop
 804c6ac:	20009b4c 	.word	0x20009b4c

0804c6b0 <Ymodem_Init>:
  * @param None.
  * @retval None.
  */
void Ymodem_Init(void)
{
}
 804c6b0:	4770      	bx	lr
	...

0804c6b4 <Ymodem_Receive>:
  * @param  puSize The uSize of the file.
  * @param  uFlashDestination where the file has to be downloaded.
  * @retval COM_StatusTypeDef result of reception/programming
  */
COM_StatusTypeDef Ymodem_Receive(uint32_t *puSize, uint32_t uFlashDestination, YMODEM_CallbacksTypeDef *appCb)
{
 804c6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804c6b8:	b08d      	sub	sp, #52	; 0x34
 804c6ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
    *pData = char1;
 804c6be:	4fa0      	ldr	r7, [pc, #640]	; (804c940 <Ymodem_Receive+0x28c>)
{
 804c6c0:	4692      	mov	sl, r2
  uint32_t i;
  uint32_t packet_length;
  uint32_t session_done = 0U;
  uint32_t file_done;
  uint32_t errors = 0U;
  uint32_t session_begin = 0U;
 804c6c2:	f04f 0900 	mov.w	r9, #0
 804c6c6:	2600      	movs	r6, #0
 804c6c8:	e0db      	b.n	804c882 <Ymodem_Receive+0x1ce>
    switch (char1)
 804c6ca:	2b61      	cmp	r3, #97	; 0x61
 804c6cc:	d004      	beq.n	804c6d8 <Ymodem_Receive+0x24>
 804c6ce:	2b72      	cmp	r3, #114	; 0x72
 804c6d0:	d076      	beq.n	804c7c0 <Ymodem_Receive+0x10c>
 804c6d2:	2b41      	cmp	r3, #65	; 0x41
 804c6d4:	f040 8084 	bne.w	804c7e0 <Ymodem_Receive+0x12c>
        status = HAL_BUSY;
 804c6d8:	2402      	movs	r4, #2
  uint32_t packet_size = 0U;
 804c6da:	2500      	movs	r5, #0
 804c6dc:	e001      	b.n	804c6e2 <Ymodem_Receive+0x2e>
        packet_size = PACKET_1K_SIZE;
 804c6de:	f44f 6580 	mov.w	r5, #1024	; 0x400
    *pData = char1;
 804c6e2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804c6e6:	703b      	strb	r3, [r7, #0]
    if (packet_size >= PACKET_SIZE)
 804c6e8:	2d7f      	cmp	r5, #127	; 0x7f
 804c6ea:	d97d      	bls.n	804c7e8 <Ymodem_Receive+0x134>
      status = COM_Receive(&pData[PACKET_NUMBER_INDEX], packet_size + PACKET_OVERHEAD_SIZE, uTimeout);
 804c6ec:	fa1f fb85 	uxth.w	fp, r5
 804c6f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c6f4:	f10b 0104 	add.w	r1, fp, #4
 804c6f8:	4892      	ldr	r0, [pc, #584]	; (804c944 <Ymodem_Receive+0x290>)
 804c6fa:	f7ff ffc9 	bl	804c690 <COM_Receive>
      if (status == HAL_OK)
 804c6fe:	4604      	mov	r4, r0
 804c700:	2800      	cmp	r0, #0
 804c702:	d172      	bne.n	804c7ea <Ymodem_Receive+0x136>
        if (pData[PACKET_NUMBER_INDEX] != ((pData[PACKET_CNUMBER_INDEX]) ^ NEGATIVE_BYTE))
 804c704:	78fb      	ldrb	r3, [r7, #3]
 804c706:	78ba      	ldrb	r2, [r7, #2]
 804c708:	43db      	mvns	r3, r3
 804c70a:	b2db      	uxtb	r3, r3
 804c70c:	429a      	cmp	r2, r3
 804c70e:	d16e      	bne.n	804c7ee <Ymodem_Receive+0x13a>
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804c710:	197b      	adds	r3, r7, r5
    out ^= 0x1021;
 804c712:	f241 0e21 	movw	lr, #4129	; 0x1021
          crc = pData[ packet_size + PACKET_DATA_INDEX ] << 8U;
 804c716:	791a      	ldrb	r2, [r3, #4]
          crc += pData[ packet_size + PACKET_DATA_INDEX + 1U ];
 804c718:	795b      	ldrb	r3, [r3, #5]
 804c71a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 804c71e:	4a8a      	ldr	r2, [pc, #552]	; (804c948 <Ymodem_Receive+0x294>)
 804c720:	9301      	str	r3, [sp, #4]
 804c722:	1c51      	adds	r1, r2, #1
 804c724:	f10b 33ff 	add.w	r3, fp, #4294967295
 804c728:	fa11 f383 	uxtah	r3, r1, r3
      crc = crc_update(crc, *pdata & i);
 804c72c:	f812 cf01 	ldrb.w	ip, [r2, #1]!
 804c730:	2008      	movs	r0, #8
    for (i = 0x80; i; i >>= 1)
 804c732:	2180      	movs	r1, #128	; 0x80
  uint16_t xor = crc_in >> 15;
 804c734:	ea4f 3bd4 	mov.w	fp, r4, lsr #15
  uint16_t out = crc_in << 1;
 804c738:	0064      	lsls	r4, r4, #1
 804c73a:	b2a4      	uxth	r4, r4
  if (incr)
 804c73c:	ea1c 0f01 	tst.w	ip, r1
    out++;
 804c740:	bf1c      	itt	ne
 804c742:	3401      	addne	r4, #1
 804c744:	b2a4      	uxthne	r4, r4
  if (xor)
 804c746:	f1bb 0f00 	cmp.w	fp, #0
 804c74a:	d001      	beq.n	804c750 <Ymodem_Receive+0x9c>
    out ^= 0x1021;
 804c74c:	ea84 040e 	eor.w	r4, r4, lr
    for (i = 0x80; i; i >>= 1)
 804c750:	3801      	subs	r0, #1
 804c752:	ea4f 0151 	mov.w	r1, r1, lsr #1
 804c756:	d1ed      	bne.n	804c734 <Ymodem_Receive+0x80>
  for (crc = 0; size > 0; size--, pdata++)
 804c758:	429a      	cmp	r2, r3
 804c75a:	d1e7      	bne.n	804c72c <Ymodem_Receive+0x78>
 804c75c:	2310      	movs	r3, #16
    out ^= 0x1021;
 804c75e:	f241 0221 	movw	r2, #4129	; 0x1021
  uint16_t xor = crc_in >> 15;
 804c762:	0be1      	lsrs	r1, r4, #15
  uint16_t out = crc_in << 1;
 804c764:	0064      	lsls	r4, r4, #1
 804c766:	b2a4      	uxth	r4, r4
  if (xor)
 804c768:	b101      	cbz	r1, 804c76c <Ymodem_Receive+0xb8>
    out ^= 0x1021;
 804c76a:	4054      	eors	r4, r2
 804c76c:	3b01      	subs	r3, #1
  for (i = 0; i < 16; i++)
 804c76e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 804c772:	d1f6      	bne.n	804c762 <Ymodem_Receive+0xae>
          if (crc16(&pData[PACKET_DATA_INDEX], packet_size) != crc)
 804c774:	9b01      	ldr	r3, [sp, #4]
 804c776:	42a3      	cmp	r3, r4
 804c778:	d139      	bne.n	804c7ee <Ymodem_Receive+0x13a>
              *puSize = filesize;
              file_done = 1U;           /* file reception ended */
              break;
            default:
              /* Normal packet */
              if (m_aPacketData[PACKET_NUMBER_INDEX] != (packets_received & 0xff))
 804c77a:	78ba      	ldrb	r2, [r7, #2]
 804c77c:	b2f3      	uxtb	r3, r6
 804c77e:	429a      	cmp	r2, r3
 804c780:	d17f      	bne.n	804c882 <Ymodem_Receive+0x1ce>
                /* Serial_PutByte(NAK); */
              }
              else
              {
                /* first packet : header (file name + file size) */
                if (packets_received == 0U)
 804c782:	2e00      	cmp	r6, #0
 804c784:	f040 80b8 	bne.w	804c8f8 <Ymodem_Receive+0x244>
                {
                  /* File name packet */
                  if (m_aPacketData[PACKET_DATA_INDEX] != 0U)
 804c788:	793b      	ldrb	r3, [r7, #4]
 804c78a:	2b00      	cmp	r3, #0
 804c78c:	f040 809b 	bne.w	804c8c6 <Ymodem_Receive+0x212>

                  }
                  /* File header packet is empty, end session */
                  else
                  {
                    Serial_PutByte(ACK);
 804c790:	2006      	movs	r0, #6
 804c792:	f7fe fa54 	bl	804ac3e <Serial_PutByte>
 804c796:	4630      	mov	r0, r6
          break;
      }
    }
  }
  return e_result;
}
 804c798:	b00d      	add	sp, #52	; 0x34
 804c79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((COM_Receive(&char1, 1U, uTimeout) == HAL_OK) && (char1 == CA))
 804c79e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c7a2:	2101      	movs	r1, #1
 804c7a4:	f10d 0017 	add.w	r0, sp, #23
 804c7a8:	f7ff ff72 	bl	804c690 <COM_Receive>
 804c7ac:	4604      	mov	r4, r0
 804c7ae:	b9c8      	cbnz	r0, 804c7e4 <Ymodem_Receive+0x130>
 804c7b0:	f89d 3017 	ldrb.w	r3, [sp, #23]
          packet_size = 2U;                               /* specific packet_size to indicate transmission aborted */
 804c7b4:	2b18      	cmp	r3, #24
 804c7b6:	bf16      	itet	ne
 804c7b8:	2500      	movne	r5, #0
 804c7ba:	2502      	moveq	r5, #2
 804c7bc:	2401      	movne	r4, #1
 804c7be:	e790      	b.n	804c6e2 <Ymodem_Receive+0x2e>
        COM_Receive(&char1, 1U, uTimeout);                /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 804c7c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c7c4:	2101      	movs	r1, #1
 804c7c6:	f10d 0017 	add.w	r0, sp, #23
 804c7ca:	f7ff ff61 	bl	804c690 <COM_Receive>
        COM_Receive(&char1, 1U, uTimeout);
 804c7ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c7d2:	2101      	movs	r1, #1
 804c7d4:	f10d 0017 	add.w	r0, sp, #23
 804c7d8:	f7ff ff5a 	bl	804c690 <COM_Receive>
        packet_size = 3U;                                 /* specific packet_size to indicate transmission started */
 804c7dc:	2503      	movs	r5, #3
 804c7de:	e780      	b.n	804c6e2 <Ymodem_Receive+0x2e>
        status = HAL_ERROR;
 804c7e0:	2401      	movs	r4, #1
 804c7e2:	e77a      	b.n	804c6da <Ymodem_Receive+0x26>
          status = HAL_ERROR;
 804c7e4:	2401      	movs	r4, #1
 804c7e6:	e77c      	b.n	804c6e2 <Ymodem_Receive+0x2e>
      switch (ReceivePacket(m_aPacketData, &packet_length, DOWNLOAD_TIMEOUT))
 804c7e8:	b17c      	cbz	r4, 804c80a <Ymodem_Receive+0x156>
 804c7ea:	2c02      	cmp	r4, #2
 804c7ec:	d008      	beq.n	804c800 <Ymodem_Receive+0x14c>
          if (session_begin > 0U)
 804c7ee:	f1b9 0f00 	cmp.w	r9, #0
 804c7f2:	d001      	beq.n	804c7f8 <Ymodem_Receive+0x144>
            errors ++;
 804c7f4:	f108 0801 	add.w	r8, r8, #1
          if (errors > MAX_ERRORS)
 804c7f8:	f1b8 0f05 	cmp.w	r8, #5
 804c7fc:	f240 8098 	bls.w	804c930 <Ymodem_Receive+0x27c>
          Serial_PutByte(CA);
 804c800:	2018      	movs	r0, #24
 804c802:	f7fe fa1c 	bl	804ac3e <Serial_PutByte>
          Serial_PutByte(CA);
 804c806:	2018      	movs	r0, #24
 804c808:	e00d      	b.n	804c826 <Ymodem_Receive+0x172>
          switch (packet_length)
 804c80a:	2d02      	cmp	r5, #2
 804c80c:	d00a      	beq.n	804c824 <Ymodem_Receive+0x170>
 804c80e:	2d03      	cmp	r5, #3
 804c810:	d037      	beq.n	804c882 <Ymodem_Receive+0x1ce>
 804c812:	2d00      	cmp	r5, #0
 804c814:	d1b1      	bne.n	804c77a <Ymodem_Receive+0xc6>
              Serial_PutByte(ACK);
 804c816:	2006      	movs	r0, #6
 804c818:	f7fe fa11 	bl	804ac3e <Serial_PutByte>
              *puSize = filesize;
 804c81c:	9a02      	ldr	r2, [sp, #8]
 804c81e:	9b06      	ldr	r3, [sp, #24]
 804c820:	6013      	str	r3, [r2, #0]
 804c822:	e750      	b.n	804c6c6 <Ymodem_Receive+0x12>
              Serial_PutByte(ACK);
 804c824:	2006      	movs	r0, #6
          Serial_PutByte(CA);
 804c826:	f7fe fa0a 	bl	804ac3e <Serial_PutByte>
          break;
 804c82a:	e063      	b.n	804c8f4 <Ymodem_Receive+0x240>
                      m_aFileName[i++] = *file_ptr++;
 804c82c:	5483      	strb	r3, [r0, r2]
 804c82e:	3201      	adds	r2, #1
                    while ((*file_ptr != 0U) && (i < FILE_NAME_LENGTH))
 804c830:	f811 3b01 	ldrb.w	r3, [r1], #1
 804c834:	b10b      	cbz	r3, 804c83a <Ymodem_Receive+0x186>
 804c836:	2a40      	cmp	r2, #64	; 0x40
 804c838:	d1f8      	bne.n	804c82c <Ymodem_Receive+0x178>
                    m_aFileName[i++] = '\0';
 804c83a:	2300      	movs	r3, #0
 804c83c:	5483      	strb	r3, [r0, r2]
 804c83e:	a807      	add	r0, sp, #28
                    while ((*file_ptr != ' ') && (i < FILE_SIZE_LENGTH))
 804c840:	5cca      	ldrb	r2, [r1, r3]
 804c842:	2a20      	cmp	r2, #32
 804c844:	d001      	beq.n	804c84a <Ymodem_Receive+0x196>
 804c846:	2b10      	cmp	r3, #16
 804c848:	d141      	bne.n	804c8ce <Ymodem_Receive+0x21a>
                    file_size[i++] = '\0';
 804c84a:	aa0c      	add	r2, sp, #48	; 0x30
 804c84c:	4413      	add	r3, r2
                    Str2Int(file_size, &filesize);
 804c84e:	a906      	add	r1, sp, #24
                    file_size[i++] = '\0';
 804c850:	2200      	movs	r2, #0
 804c852:	f803 2c14 	strb.w	r2, [r3, #-20]
                    Str2Int(file_size, &filesize);
 804c856:	f7fe f9a4 	bl	804aba2 <Str2Int>
                    if (appCb->Ymodem_HeaderPktRxCpltCallback((uint32_t) filesize) == HAL_OK)
 804c85a:	f8da 3000 	ldr.w	r3, [sl]
 804c85e:	9806      	ldr	r0, [sp, #24]
 804c860:	4798      	blx	r3
 804c862:	4604      	mov	r4, r0
 804c864:	bbb0      	cbnz	r0, 804c8d4 <Ymodem_Receive+0x220>
                      Serial_PutByte(ACK);
 804c866:	2006      	movs	r0, #6
 804c868:	f7fe f9e9 	bl	804ac3e <Serial_PutByte>
                      COM_Flush();
 804c86c:	f7ff ff18 	bl	804c6a0 <COM_Flush>
                      Serial_PutByte(CRC16);
 804c870:	2043      	movs	r0, #67	; 0x43
                    Serial_PutByte(ACK);
 804c872:	f7fe f9e4 	bl	804ac3e <Serial_PutByte>
 804c876:	4620      	mov	r0, r4
                packets_received ++;
 804c878:	3601      	adds	r6, #1
                session_begin = 1U;
 804c87a:	f04f 0901 	mov.w	r9, #1
    while ((file_done == 0U) && (e_result == COM_OK))
 804c87e:	2800      	cmp	r0, #0
 804c880:	d18a      	bne.n	804c798 <Ymodem_Receive+0xe4>
 804c882:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(IWDG->KR, IWDG_KEY_RELOAD);
 804c886:	4b31      	ldr	r3, [pc, #196]	; (804c94c <Ymodem_Receive+0x298>)
 804c888:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 804c88c:	601a      	str	r2, [r3, #0]
  status = (HAL_StatusTypeDef)COM_Receive(&char1, 1, uTimeout);
 804c88e:	2101      	movs	r1, #1
 804c890:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 804c894:	f10d 0017 	add.w	r0, sp, #23
 804c898:	f7ff fefa 	bl	804c690 <COM_Receive>
 804c89c:	4604      	mov	r4, r0
 804c89e:	4605      	mov	r5, r0
  if (status == HAL_OK)
 804c8a0:	2800      	cmp	r0, #0
 804c8a2:	d1a2      	bne.n	804c7ea <Ymodem_Receive+0x136>
    switch (char1)
 804c8a4:	f89d 3017 	ldrb.w	r3, [sp, #23]
 804c8a8:	2b18      	cmp	r3, #24
 804c8aa:	f43f af78 	beq.w	804c79e <Ymodem_Receive+0xea>
 804c8ae:	f63f af0c 	bhi.w	804c6ca <Ymodem_Receive+0x16>
 804c8b2:	2b02      	cmp	r3, #2
 804c8b4:	f43f af13 	beq.w	804c6de <Ymodem_Receive+0x2a>
 804c8b8:	2b04      	cmp	r3, #4
 804c8ba:	f43f af0e 	beq.w	804c6da <Ymodem_Receive+0x26>
 804c8be:	2b01      	cmp	r3, #1
 804c8c0:	d18e      	bne.n	804c7e0 <Ymodem_Receive+0x12c>
        packet_size = PACKET_SIZE;
 804c8c2:	2580      	movs	r5, #128	; 0x80
 804c8c4:	e70d      	b.n	804c6e2 <Ymodem_Receive+0x2e>
 804c8c6:	4632      	mov	r2, r6
                    file_ptr = m_aPacketData + PACKET_DATA_INDEX;
 804c8c8:	4921      	ldr	r1, [pc, #132]	; (804c950 <Ymodem_Receive+0x29c>)
 804c8ca:	4822      	ldr	r0, [pc, #136]	; (804c954 <Ymodem_Receive+0x2a0>)
 804c8cc:	e7b0      	b.n	804c830 <Ymodem_Receive+0x17c>
                      file_size[i++] = *file_ptr++;
 804c8ce:	54c2      	strb	r2, [r0, r3]
 804c8d0:	3301      	adds	r3, #1
 804c8d2:	e7b5      	b.n	804c840 <Ymodem_Receive+0x18c>
                      tmp = CA;
 804c8d4:	ac0c      	add	r4, sp, #48	; 0x30
 804c8d6:	2318      	movs	r3, #24
 804c8d8:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c8dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c8e0:	2101      	movs	r1, #1
 804c8e2:	4620      	mov	r0, r4
 804c8e4:	f7ff fecc 	bl	804c680 <COM_Transmit>
                      COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c8e8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c8ec:	2101      	movs	r1, #1
 804c8ee:	4620      	mov	r0, r4
 804c8f0:	f7ff fec6 	bl	804c680 <COM_Transmit>
                session_begin = 1U;
 804c8f4:	2002      	movs	r0, #2
  return e_result;
 804c8f6:	e74f      	b.n	804c798 <Ymodem_Receive+0xe4>
                  if (appCb->Ymodem_DataPktRxCpltCallback((uint8_t *) ramsource, uFlashDestination,
 804c8f8:	f8da 3004 	ldr.w	r3, [sl, #4]
 804c8fc:	9903      	ldr	r1, [sp, #12]
 804c8fe:	4814      	ldr	r0, [pc, #80]	; (804c950 <Ymodem_Receive+0x29c>)
 804c900:	462a      	mov	r2, r5
 804c902:	4798      	blx	r3
 804c904:	4604      	mov	r4, r0
 804c906:	b908      	cbnz	r0, 804c90c <Ymodem_Receive+0x258>
                    Serial_PutByte(ACK);
 804c908:	2006      	movs	r0, #6
 804c90a:	e7b2      	b.n	804c872 <Ymodem_Receive+0x1be>
                    tmp = CA;
 804c90c:	ac0c      	add	r4, sp, #48	; 0x30
 804c90e:	2318      	movs	r3, #24
 804c910:	f804 3d1a 	strb.w	r3, [r4, #-26]!
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c914:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c918:	2101      	movs	r1, #1
 804c91a:	4620      	mov	r0, r4
 804c91c:	f7ff feb0 	bl	804c680 <COM_Transmit>
                    COM_Transmit(&tmp, 1U, NAK_TIMEOUT);
 804c920:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 804c924:	2101      	movs	r1, #1
 804c926:	4620      	mov	r0, r4
 804c928:	f7ff feaa 	bl	804c680 <COM_Transmit>
                    e_result = COM_ERROR;
 804c92c:	2001      	movs	r0, #1
 804c92e:	e7a3      	b.n	804c878 <Ymodem_Receive+0x1c4>
            Serial_PutByte(CRC16); /* Ask for a packet */
 804c930:	2043      	movs	r0, #67	; 0x43
 804c932:	f7fe f984 	bl	804ac3e <Serial_PutByte>
            printf("\b.");         /* Replace C char by . on display console */
 804c936:	4808      	ldr	r0, [pc, #32]	; (804c958 <Ymodem_Receive+0x2a4>)
 804c938:	f000 f848 	bl	804c9cc <iprintf>
 804c93c:	e7a3      	b.n	804c886 <Ymodem_Receive+0x1d2>
 804c93e:	bf00      	nop
 804c940:	20009724 	.word	0x20009724
 804c944:	20009726 	.word	0x20009726
 804c948:	20009727 	.word	0x20009727
 804c94c:	40003000 	.word	0x40003000
 804c950:	20009728 	.word	0x20009728
 804c954:	2000c344 	.word	0x2000c344
 804c958:	0804ed88 	.word	0x0804ed88

0804c95c <__libc_init_array>:
 804c95c:	b570      	push	{r4, r5, r6, lr}
 804c95e:	4e0d      	ldr	r6, [pc, #52]	; (804c994 <__libc_init_array+0x38>)
 804c960:	4c0d      	ldr	r4, [pc, #52]	; (804c998 <__libc_init_array+0x3c>)
 804c962:	1ba4      	subs	r4, r4, r6
 804c964:	10a4      	asrs	r4, r4, #2
 804c966:	2500      	movs	r5, #0
 804c968:	42a5      	cmp	r5, r4
 804c96a:	d109      	bne.n	804c980 <__libc_init_array+0x24>
 804c96c:	4e0b      	ldr	r6, [pc, #44]	; (804c99c <__libc_init_array+0x40>)
 804c96e:	4c0c      	ldr	r4, [pc, #48]	; (804c9a0 <__libc_init_array+0x44>)
 804c970:	f001 fbaa 	bl	804e0c8 <_init>
 804c974:	1ba4      	subs	r4, r4, r6
 804c976:	10a4      	asrs	r4, r4, #2
 804c978:	2500      	movs	r5, #0
 804c97a:	42a5      	cmp	r5, r4
 804c97c:	d105      	bne.n	804c98a <__libc_init_array+0x2e>
 804c97e:	bd70      	pop	{r4, r5, r6, pc}
 804c980:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 804c984:	4798      	blx	r3
 804c986:	3501      	adds	r5, #1
 804c988:	e7ee      	b.n	804c968 <__libc_init_array+0xc>
 804c98a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 804c98e:	4798      	blx	r3
 804c990:	3501      	adds	r5, #1
 804c992:	e7f2      	b.n	804c97a <__libc_init_array+0x1e>
 804c994:	0804ee30 	.word	0x0804ee30
 804c998:	0804ee30 	.word	0x0804ee30
 804c99c:	0804ee30 	.word	0x0804ee30
 804c9a0:	0804ee34 	.word	0x0804ee34

0804c9a4 <memcpy>:
 804c9a4:	b510      	push	{r4, lr}
 804c9a6:	1e43      	subs	r3, r0, #1
 804c9a8:	440a      	add	r2, r1
 804c9aa:	4291      	cmp	r1, r2
 804c9ac:	d100      	bne.n	804c9b0 <memcpy+0xc>
 804c9ae:	bd10      	pop	{r4, pc}
 804c9b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 804c9b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 804c9b8:	e7f7      	b.n	804c9aa <memcpy+0x6>

0804c9ba <memset>:
 804c9ba:	4402      	add	r2, r0
 804c9bc:	4603      	mov	r3, r0
 804c9be:	4293      	cmp	r3, r2
 804c9c0:	d100      	bne.n	804c9c4 <memset+0xa>
 804c9c2:	4770      	bx	lr
 804c9c4:	f803 1b01 	strb.w	r1, [r3], #1
 804c9c8:	e7f9      	b.n	804c9be <memset+0x4>
	...

0804c9cc <iprintf>:
 804c9cc:	b40f      	push	{r0, r1, r2, r3}
 804c9ce:	4b0a      	ldr	r3, [pc, #40]	; (804c9f8 <iprintf+0x2c>)
 804c9d0:	b513      	push	{r0, r1, r4, lr}
 804c9d2:	681c      	ldr	r4, [r3, #0]
 804c9d4:	b124      	cbz	r4, 804c9e0 <iprintf+0x14>
 804c9d6:	69a3      	ldr	r3, [r4, #24]
 804c9d8:	b913      	cbnz	r3, 804c9e0 <iprintf+0x14>
 804c9da:	4620      	mov	r0, r4
 804c9dc:	f000 fb2a 	bl	804d034 <__sinit>
 804c9e0:	ab05      	add	r3, sp, #20
 804c9e2:	9a04      	ldr	r2, [sp, #16]
 804c9e4:	68a1      	ldr	r1, [r4, #8]
 804c9e6:	9301      	str	r3, [sp, #4]
 804c9e8:	4620      	mov	r0, r4
 804c9ea:	f000 fe3d 	bl	804d668 <_vfiprintf_r>
 804c9ee:	b002      	add	sp, #8
 804c9f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804c9f4:	b004      	add	sp, #16
 804c9f6:	4770      	bx	lr
 804c9f8:	200010ec 	.word	0x200010ec

0804c9fc <_puts_r>:
 804c9fc:	b570      	push	{r4, r5, r6, lr}
 804c9fe:	460e      	mov	r6, r1
 804ca00:	4605      	mov	r5, r0
 804ca02:	b118      	cbz	r0, 804ca0c <_puts_r+0x10>
 804ca04:	6983      	ldr	r3, [r0, #24]
 804ca06:	b90b      	cbnz	r3, 804ca0c <_puts_r+0x10>
 804ca08:	f000 fb14 	bl	804d034 <__sinit>
 804ca0c:	69ab      	ldr	r3, [r5, #24]
 804ca0e:	68ac      	ldr	r4, [r5, #8]
 804ca10:	b913      	cbnz	r3, 804ca18 <_puts_r+0x1c>
 804ca12:	4628      	mov	r0, r5
 804ca14:	f000 fb0e 	bl	804d034 <__sinit>
 804ca18:	4b23      	ldr	r3, [pc, #140]	; (804caa8 <_puts_r+0xac>)
 804ca1a:	429c      	cmp	r4, r3
 804ca1c:	d117      	bne.n	804ca4e <_puts_r+0x52>
 804ca1e:	686c      	ldr	r4, [r5, #4]
 804ca20:	89a3      	ldrh	r3, [r4, #12]
 804ca22:	071b      	lsls	r3, r3, #28
 804ca24:	d51d      	bpl.n	804ca62 <_puts_r+0x66>
 804ca26:	6923      	ldr	r3, [r4, #16]
 804ca28:	b1db      	cbz	r3, 804ca62 <_puts_r+0x66>
 804ca2a:	3e01      	subs	r6, #1
 804ca2c:	68a3      	ldr	r3, [r4, #8]
 804ca2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 804ca32:	3b01      	subs	r3, #1
 804ca34:	60a3      	str	r3, [r4, #8]
 804ca36:	b9e9      	cbnz	r1, 804ca74 <_puts_r+0x78>
 804ca38:	2b00      	cmp	r3, #0
 804ca3a:	da2e      	bge.n	804ca9a <_puts_r+0x9e>
 804ca3c:	4622      	mov	r2, r4
 804ca3e:	210a      	movs	r1, #10
 804ca40:	4628      	mov	r0, r5
 804ca42:	f000 f947 	bl	804ccd4 <__swbuf_r>
 804ca46:	3001      	adds	r0, #1
 804ca48:	d011      	beq.n	804ca6e <_puts_r+0x72>
 804ca4a:	200a      	movs	r0, #10
 804ca4c:	e011      	b.n	804ca72 <_puts_r+0x76>
 804ca4e:	4b17      	ldr	r3, [pc, #92]	; (804caac <_puts_r+0xb0>)
 804ca50:	429c      	cmp	r4, r3
 804ca52:	d101      	bne.n	804ca58 <_puts_r+0x5c>
 804ca54:	68ac      	ldr	r4, [r5, #8]
 804ca56:	e7e3      	b.n	804ca20 <_puts_r+0x24>
 804ca58:	4b15      	ldr	r3, [pc, #84]	; (804cab0 <_puts_r+0xb4>)
 804ca5a:	429c      	cmp	r4, r3
 804ca5c:	bf08      	it	eq
 804ca5e:	68ec      	ldreq	r4, [r5, #12]
 804ca60:	e7de      	b.n	804ca20 <_puts_r+0x24>
 804ca62:	4621      	mov	r1, r4
 804ca64:	4628      	mov	r0, r5
 804ca66:	f000 f987 	bl	804cd78 <__swsetup_r>
 804ca6a:	2800      	cmp	r0, #0
 804ca6c:	d0dd      	beq.n	804ca2a <_puts_r+0x2e>
 804ca6e:	f04f 30ff 	mov.w	r0, #4294967295
 804ca72:	bd70      	pop	{r4, r5, r6, pc}
 804ca74:	2b00      	cmp	r3, #0
 804ca76:	da04      	bge.n	804ca82 <_puts_r+0x86>
 804ca78:	69a2      	ldr	r2, [r4, #24]
 804ca7a:	429a      	cmp	r2, r3
 804ca7c:	dc06      	bgt.n	804ca8c <_puts_r+0x90>
 804ca7e:	290a      	cmp	r1, #10
 804ca80:	d004      	beq.n	804ca8c <_puts_r+0x90>
 804ca82:	6823      	ldr	r3, [r4, #0]
 804ca84:	1c5a      	adds	r2, r3, #1
 804ca86:	6022      	str	r2, [r4, #0]
 804ca88:	7019      	strb	r1, [r3, #0]
 804ca8a:	e7cf      	b.n	804ca2c <_puts_r+0x30>
 804ca8c:	4622      	mov	r2, r4
 804ca8e:	4628      	mov	r0, r5
 804ca90:	f000 f920 	bl	804ccd4 <__swbuf_r>
 804ca94:	3001      	adds	r0, #1
 804ca96:	d1c9      	bne.n	804ca2c <_puts_r+0x30>
 804ca98:	e7e9      	b.n	804ca6e <_puts_r+0x72>
 804ca9a:	6823      	ldr	r3, [r4, #0]
 804ca9c:	200a      	movs	r0, #10
 804ca9e:	1c5a      	adds	r2, r3, #1
 804caa0:	6022      	str	r2, [r4, #0]
 804caa2:	7018      	strb	r0, [r3, #0]
 804caa4:	e7e5      	b.n	804ca72 <_puts_r+0x76>
 804caa6:	bf00      	nop
 804caa8:	0804edb0 	.word	0x0804edb0
 804caac:	0804edd0 	.word	0x0804edd0
 804cab0:	0804ed90 	.word	0x0804ed90

0804cab4 <puts>:
 804cab4:	4b02      	ldr	r3, [pc, #8]	; (804cac0 <puts+0xc>)
 804cab6:	4601      	mov	r1, r0
 804cab8:	6818      	ldr	r0, [r3, #0]
 804caba:	f7ff bf9f 	b.w	804c9fc <_puts_r>
 804cabe:	bf00      	nop
 804cac0:	200010ec 	.word	0x200010ec

0804cac4 <setvbuf>:
 804cac4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 804cac8:	461d      	mov	r5, r3
 804caca:	4b51      	ldr	r3, [pc, #324]	; (804cc10 <setvbuf+0x14c>)
 804cacc:	681e      	ldr	r6, [r3, #0]
 804cace:	4604      	mov	r4, r0
 804cad0:	460f      	mov	r7, r1
 804cad2:	4690      	mov	r8, r2
 804cad4:	b126      	cbz	r6, 804cae0 <setvbuf+0x1c>
 804cad6:	69b3      	ldr	r3, [r6, #24]
 804cad8:	b913      	cbnz	r3, 804cae0 <setvbuf+0x1c>
 804cada:	4630      	mov	r0, r6
 804cadc:	f000 faaa 	bl	804d034 <__sinit>
 804cae0:	4b4c      	ldr	r3, [pc, #304]	; (804cc14 <setvbuf+0x150>)
 804cae2:	429c      	cmp	r4, r3
 804cae4:	d152      	bne.n	804cb8c <setvbuf+0xc8>
 804cae6:	6874      	ldr	r4, [r6, #4]
 804cae8:	f1b8 0f02 	cmp.w	r8, #2
 804caec:	d006      	beq.n	804cafc <setvbuf+0x38>
 804caee:	f1b8 0f01 	cmp.w	r8, #1
 804caf2:	f200 8089 	bhi.w	804cc08 <setvbuf+0x144>
 804caf6:	2d00      	cmp	r5, #0
 804caf8:	f2c0 8086 	blt.w	804cc08 <setvbuf+0x144>
 804cafc:	4621      	mov	r1, r4
 804cafe:	4630      	mov	r0, r6
 804cb00:	f000 fa2e 	bl	804cf60 <_fflush_r>
 804cb04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cb06:	b141      	cbz	r1, 804cb1a <setvbuf+0x56>
 804cb08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cb0c:	4299      	cmp	r1, r3
 804cb0e:	d002      	beq.n	804cb16 <setvbuf+0x52>
 804cb10:	4630      	mov	r0, r6
 804cb12:	f000 fb85 	bl	804d220 <_free_r>
 804cb16:	2300      	movs	r3, #0
 804cb18:	6363      	str	r3, [r4, #52]	; 0x34
 804cb1a:	2300      	movs	r3, #0
 804cb1c:	61a3      	str	r3, [r4, #24]
 804cb1e:	6063      	str	r3, [r4, #4]
 804cb20:	89a3      	ldrh	r3, [r4, #12]
 804cb22:	061b      	lsls	r3, r3, #24
 804cb24:	d503      	bpl.n	804cb2e <setvbuf+0x6a>
 804cb26:	6921      	ldr	r1, [r4, #16]
 804cb28:	4630      	mov	r0, r6
 804cb2a:	f000 fb79 	bl	804d220 <_free_r>
 804cb2e:	89a3      	ldrh	r3, [r4, #12]
 804cb30:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 804cb34:	f023 0303 	bic.w	r3, r3, #3
 804cb38:	f1b8 0f02 	cmp.w	r8, #2
 804cb3c:	81a3      	strh	r3, [r4, #12]
 804cb3e:	d05d      	beq.n	804cbfc <setvbuf+0x138>
 804cb40:	ab01      	add	r3, sp, #4
 804cb42:	466a      	mov	r2, sp
 804cb44:	4621      	mov	r1, r4
 804cb46:	4630      	mov	r0, r6
 804cb48:	f000 fafe 	bl	804d148 <__swhatbuf_r>
 804cb4c:	89a3      	ldrh	r3, [r4, #12]
 804cb4e:	4318      	orrs	r0, r3
 804cb50:	81a0      	strh	r0, [r4, #12]
 804cb52:	bb2d      	cbnz	r5, 804cba0 <setvbuf+0xdc>
 804cb54:	9d00      	ldr	r5, [sp, #0]
 804cb56:	4628      	mov	r0, r5
 804cb58:	f000 fb5a 	bl	804d210 <malloc>
 804cb5c:	4607      	mov	r7, r0
 804cb5e:	2800      	cmp	r0, #0
 804cb60:	d14e      	bne.n	804cc00 <setvbuf+0x13c>
 804cb62:	f8dd 9000 	ldr.w	r9, [sp]
 804cb66:	45a9      	cmp	r9, r5
 804cb68:	d13c      	bne.n	804cbe4 <setvbuf+0x120>
 804cb6a:	f04f 30ff 	mov.w	r0, #4294967295
 804cb6e:	89a3      	ldrh	r3, [r4, #12]
 804cb70:	f043 0302 	orr.w	r3, r3, #2
 804cb74:	81a3      	strh	r3, [r4, #12]
 804cb76:	2300      	movs	r3, #0
 804cb78:	60a3      	str	r3, [r4, #8]
 804cb7a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 804cb7e:	6023      	str	r3, [r4, #0]
 804cb80:	6123      	str	r3, [r4, #16]
 804cb82:	2301      	movs	r3, #1
 804cb84:	6163      	str	r3, [r4, #20]
 804cb86:	b003      	add	sp, #12
 804cb88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804cb8c:	4b22      	ldr	r3, [pc, #136]	; (804cc18 <setvbuf+0x154>)
 804cb8e:	429c      	cmp	r4, r3
 804cb90:	d101      	bne.n	804cb96 <setvbuf+0xd2>
 804cb92:	68b4      	ldr	r4, [r6, #8]
 804cb94:	e7a8      	b.n	804cae8 <setvbuf+0x24>
 804cb96:	4b21      	ldr	r3, [pc, #132]	; (804cc1c <setvbuf+0x158>)
 804cb98:	429c      	cmp	r4, r3
 804cb9a:	bf08      	it	eq
 804cb9c:	68f4      	ldreq	r4, [r6, #12]
 804cb9e:	e7a3      	b.n	804cae8 <setvbuf+0x24>
 804cba0:	2f00      	cmp	r7, #0
 804cba2:	d0d8      	beq.n	804cb56 <setvbuf+0x92>
 804cba4:	69b3      	ldr	r3, [r6, #24]
 804cba6:	b913      	cbnz	r3, 804cbae <setvbuf+0xea>
 804cba8:	4630      	mov	r0, r6
 804cbaa:	f000 fa43 	bl	804d034 <__sinit>
 804cbae:	f1b8 0f01 	cmp.w	r8, #1
 804cbb2:	bf08      	it	eq
 804cbb4:	89a3      	ldrheq	r3, [r4, #12]
 804cbb6:	6027      	str	r7, [r4, #0]
 804cbb8:	bf04      	itt	eq
 804cbba:	f043 0301 	orreq.w	r3, r3, #1
 804cbbe:	81a3      	strheq	r3, [r4, #12]
 804cbc0:	89a3      	ldrh	r3, [r4, #12]
 804cbc2:	f013 0008 	ands.w	r0, r3, #8
 804cbc6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 804cbca:	d01b      	beq.n	804cc04 <setvbuf+0x140>
 804cbcc:	f013 0001 	ands.w	r0, r3, #1
 804cbd0:	bf18      	it	ne
 804cbd2:	426d      	negne	r5, r5
 804cbd4:	f04f 0300 	mov.w	r3, #0
 804cbd8:	bf1d      	ittte	ne
 804cbda:	60a3      	strne	r3, [r4, #8]
 804cbdc:	61a5      	strne	r5, [r4, #24]
 804cbde:	4618      	movne	r0, r3
 804cbe0:	60a5      	streq	r5, [r4, #8]
 804cbe2:	e7d0      	b.n	804cb86 <setvbuf+0xc2>
 804cbe4:	4648      	mov	r0, r9
 804cbe6:	f000 fb13 	bl	804d210 <malloc>
 804cbea:	4607      	mov	r7, r0
 804cbec:	2800      	cmp	r0, #0
 804cbee:	d0bc      	beq.n	804cb6a <setvbuf+0xa6>
 804cbf0:	89a3      	ldrh	r3, [r4, #12]
 804cbf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804cbf6:	81a3      	strh	r3, [r4, #12]
 804cbf8:	464d      	mov	r5, r9
 804cbfa:	e7d3      	b.n	804cba4 <setvbuf+0xe0>
 804cbfc:	2000      	movs	r0, #0
 804cbfe:	e7b6      	b.n	804cb6e <setvbuf+0xaa>
 804cc00:	46a9      	mov	r9, r5
 804cc02:	e7f5      	b.n	804cbf0 <setvbuf+0x12c>
 804cc04:	60a0      	str	r0, [r4, #8]
 804cc06:	e7be      	b.n	804cb86 <setvbuf+0xc2>
 804cc08:	f04f 30ff 	mov.w	r0, #4294967295
 804cc0c:	e7bb      	b.n	804cb86 <setvbuf+0xc2>
 804cc0e:	bf00      	nop
 804cc10:	200010ec 	.word	0x200010ec
 804cc14:	0804edb0 	.word	0x0804edb0
 804cc18:	0804edd0 	.word	0x0804edd0
 804cc1c:	0804ed90 	.word	0x0804ed90

0804cc20 <siprintf>:
 804cc20:	b40e      	push	{r1, r2, r3}
 804cc22:	b500      	push	{lr}
 804cc24:	b09c      	sub	sp, #112	; 0x70
 804cc26:	ab1d      	add	r3, sp, #116	; 0x74
 804cc28:	9002      	str	r0, [sp, #8]
 804cc2a:	9006      	str	r0, [sp, #24]
 804cc2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 804cc30:	4809      	ldr	r0, [pc, #36]	; (804cc58 <siprintf+0x38>)
 804cc32:	9107      	str	r1, [sp, #28]
 804cc34:	9104      	str	r1, [sp, #16]
 804cc36:	4909      	ldr	r1, [pc, #36]	; (804cc5c <siprintf+0x3c>)
 804cc38:	f853 2b04 	ldr.w	r2, [r3], #4
 804cc3c:	9105      	str	r1, [sp, #20]
 804cc3e:	6800      	ldr	r0, [r0, #0]
 804cc40:	9301      	str	r3, [sp, #4]
 804cc42:	a902      	add	r1, sp, #8
 804cc44:	f000 fbee 	bl	804d424 <_svfiprintf_r>
 804cc48:	9b02      	ldr	r3, [sp, #8]
 804cc4a:	2200      	movs	r2, #0
 804cc4c:	701a      	strb	r2, [r3, #0]
 804cc4e:	b01c      	add	sp, #112	; 0x70
 804cc50:	f85d eb04 	ldr.w	lr, [sp], #4
 804cc54:	b003      	add	sp, #12
 804cc56:	4770      	bx	lr
 804cc58:	200010ec 	.word	0x200010ec
 804cc5c:	ffff0208 	.word	0xffff0208

0804cc60 <_vsniprintf_r>:
 804cc60:	b530      	push	{r4, r5, lr}
 804cc62:	1e14      	subs	r4, r2, #0
 804cc64:	4605      	mov	r5, r0
 804cc66:	b09b      	sub	sp, #108	; 0x6c
 804cc68:	4618      	mov	r0, r3
 804cc6a:	da05      	bge.n	804cc78 <_vsniprintf_r+0x18>
 804cc6c:	238b      	movs	r3, #139	; 0x8b
 804cc6e:	602b      	str	r3, [r5, #0]
 804cc70:	f04f 30ff 	mov.w	r0, #4294967295
 804cc74:	b01b      	add	sp, #108	; 0x6c
 804cc76:	bd30      	pop	{r4, r5, pc}
 804cc78:	f44f 7302 	mov.w	r3, #520	; 0x208
 804cc7c:	f8ad 300c 	strh.w	r3, [sp, #12]
 804cc80:	bf14      	ite	ne
 804cc82:	f104 33ff 	addne.w	r3, r4, #4294967295
 804cc86:	4623      	moveq	r3, r4
 804cc88:	9302      	str	r3, [sp, #8]
 804cc8a:	9305      	str	r3, [sp, #20]
 804cc8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 804cc90:	9100      	str	r1, [sp, #0]
 804cc92:	9104      	str	r1, [sp, #16]
 804cc94:	f8ad 300e 	strh.w	r3, [sp, #14]
 804cc98:	4602      	mov	r2, r0
 804cc9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 804cc9c:	4669      	mov	r1, sp
 804cc9e:	4628      	mov	r0, r5
 804cca0:	f000 fbc0 	bl	804d424 <_svfiprintf_r>
 804cca4:	1c43      	adds	r3, r0, #1
 804cca6:	bfbc      	itt	lt
 804cca8:	238b      	movlt	r3, #139	; 0x8b
 804ccaa:	602b      	strlt	r3, [r5, #0]
 804ccac:	2c00      	cmp	r4, #0
 804ccae:	d0e1      	beq.n	804cc74 <_vsniprintf_r+0x14>
 804ccb0:	9b00      	ldr	r3, [sp, #0]
 804ccb2:	2200      	movs	r2, #0
 804ccb4:	701a      	strb	r2, [r3, #0]
 804ccb6:	e7dd      	b.n	804cc74 <_vsniprintf_r+0x14>

0804ccb8 <vsniprintf>:
 804ccb8:	b507      	push	{r0, r1, r2, lr}
 804ccba:	9300      	str	r3, [sp, #0]
 804ccbc:	4613      	mov	r3, r2
 804ccbe:	460a      	mov	r2, r1
 804ccc0:	4601      	mov	r1, r0
 804ccc2:	4803      	ldr	r0, [pc, #12]	; (804ccd0 <vsniprintf+0x18>)
 804ccc4:	6800      	ldr	r0, [r0, #0]
 804ccc6:	f7ff ffcb 	bl	804cc60 <_vsniprintf_r>
 804ccca:	b003      	add	sp, #12
 804cccc:	f85d fb04 	ldr.w	pc, [sp], #4
 804ccd0:	200010ec 	.word	0x200010ec

0804ccd4 <__swbuf_r>:
 804ccd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804ccd6:	460e      	mov	r6, r1
 804ccd8:	4614      	mov	r4, r2
 804ccda:	4605      	mov	r5, r0
 804ccdc:	b118      	cbz	r0, 804cce6 <__swbuf_r+0x12>
 804ccde:	6983      	ldr	r3, [r0, #24]
 804cce0:	b90b      	cbnz	r3, 804cce6 <__swbuf_r+0x12>
 804cce2:	f000 f9a7 	bl	804d034 <__sinit>
 804cce6:	4b21      	ldr	r3, [pc, #132]	; (804cd6c <__swbuf_r+0x98>)
 804cce8:	429c      	cmp	r4, r3
 804ccea:	d12a      	bne.n	804cd42 <__swbuf_r+0x6e>
 804ccec:	686c      	ldr	r4, [r5, #4]
 804ccee:	69a3      	ldr	r3, [r4, #24]
 804ccf0:	60a3      	str	r3, [r4, #8]
 804ccf2:	89a3      	ldrh	r3, [r4, #12]
 804ccf4:	071a      	lsls	r2, r3, #28
 804ccf6:	d52e      	bpl.n	804cd56 <__swbuf_r+0x82>
 804ccf8:	6923      	ldr	r3, [r4, #16]
 804ccfa:	b363      	cbz	r3, 804cd56 <__swbuf_r+0x82>
 804ccfc:	6923      	ldr	r3, [r4, #16]
 804ccfe:	6820      	ldr	r0, [r4, #0]
 804cd00:	1ac0      	subs	r0, r0, r3
 804cd02:	6963      	ldr	r3, [r4, #20]
 804cd04:	b2f6      	uxtb	r6, r6
 804cd06:	4283      	cmp	r3, r0
 804cd08:	4637      	mov	r7, r6
 804cd0a:	dc04      	bgt.n	804cd16 <__swbuf_r+0x42>
 804cd0c:	4621      	mov	r1, r4
 804cd0e:	4628      	mov	r0, r5
 804cd10:	f000 f926 	bl	804cf60 <_fflush_r>
 804cd14:	bb28      	cbnz	r0, 804cd62 <__swbuf_r+0x8e>
 804cd16:	68a3      	ldr	r3, [r4, #8]
 804cd18:	3b01      	subs	r3, #1
 804cd1a:	60a3      	str	r3, [r4, #8]
 804cd1c:	6823      	ldr	r3, [r4, #0]
 804cd1e:	1c5a      	adds	r2, r3, #1
 804cd20:	6022      	str	r2, [r4, #0]
 804cd22:	701e      	strb	r6, [r3, #0]
 804cd24:	6963      	ldr	r3, [r4, #20]
 804cd26:	3001      	adds	r0, #1
 804cd28:	4283      	cmp	r3, r0
 804cd2a:	d004      	beq.n	804cd36 <__swbuf_r+0x62>
 804cd2c:	89a3      	ldrh	r3, [r4, #12]
 804cd2e:	07db      	lsls	r3, r3, #31
 804cd30:	d519      	bpl.n	804cd66 <__swbuf_r+0x92>
 804cd32:	2e0a      	cmp	r6, #10
 804cd34:	d117      	bne.n	804cd66 <__swbuf_r+0x92>
 804cd36:	4621      	mov	r1, r4
 804cd38:	4628      	mov	r0, r5
 804cd3a:	f000 f911 	bl	804cf60 <_fflush_r>
 804cd3e:	b190      	cbz	r0, 804cd66 <__swbuf_r+0x92>
 804cd40:	e00f      	b.n	804cd62 <__swbuf_r+0x8e>
 804cd42:	4b0b      	ldr	r3, [pc, #44]	; (804cd70 <__swbuf_r+0x9c>)
 804cd44:	429c      	cmp	r4, r3
 804cd46:	d101      	bne.n	804cd4c <__swbuf_r+0x78>
 804cd48:	68ac      	ldr	r4, [r5, #8]
 804cd4a:	e7d0      	b.n	804ccee <__swbuf_r+0x1a>
 804cd4c:	4b09      	ldr	r3, [pc, #36]	; (804cd74 <__swbuf_r+0xa0>)
 804cd4e:	429c      	cmp	r4, r3
 804cd50:	bf08      	it	eq
 804cd52:	68ec      	ldreq	r4, [r5, #12]
 804cd54:	e7cb      	b.n	804ccee <__swbuf_r+0x1a>
 804cd56:	4621      	mov	r1, r4
 804cd58:	4628      	mov	r0, r5
 804cd5a:	f000 f80d 	bl	804cd78 <__swsetup_r>
 804cd5e:	2800      	cmp	r0, #0
 804cd60:	d0cc      	beq.n	804ccfc <__swbuf_r+0x28>
 804cd62:	f04f 37ff 	mov.w	r7, #4294967295
 804cd66:	4638      	mov	r0, r7
 804cd68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804cd6a:	bf00      	nop
 804cd6c:	0804edb0 	.word	0x0804edb0
 804cd70:	0804edd0 	.word	0x0804edd0
 804cd74:	0804ed90 	.word	0x0804ed90

0804cd78 <__swsetup_r>:
 804cd78:	4b32      	ldr	r3, [pc, #200]	; (804ce44 <__swsetup_r+0xcc>)
 804cd7a:	b570      	push	{r4, r5, r6, lr}
 804cd7c:	681d      	ldr	r5, [r3, #0]
 804cd7e:	4606      	mov	r6, r0
 804cd80:	460c      	mov	r4, r1
 804cd82:	b125      	cbz	r5, 804cd8e <__swsetup_r+0x16>
 804cd84:	69ab      	ldr	r3, [r5, #24]
 804cd86:	b913      	cbnz	r3, 804cd8e <__swsetup_r+0x16>
 804cd88:	4628      	mov	r0, r5
 804cd8a:	f000 f953 	bl	804d034 <__sinit>
 804cd8e:	4b2e      	ldr	r3, [pc, #184]	; (804ce48 <__swsetup_r+0xd0>)
 804cd90:	429c      	cmp	r4, r3
 804cd92:	d10f      	bne.n	804cdb4 <__swsetup_r+0x3c>
 804cd94:	686c      	ldr	r4, [r5, #4]
 804cd96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cd9a:	b29a      	uxth	r2, r3
 804cd9c:	0715      	lsls	r5, r2, #28
 804cd9e:	d42c      	bmi.n	804cdfa <__swsetup_r+0x82>
 804cda0:	06d0      	lsls	r0, r2, #27
 804cda2:	d411      	bmi.n	804cdc8 <__swsetup_r+0x50>
 804cda4:	2209      	movs	r2, #9
 804cda6:	6032      	str	r2, [r6, #0]
 804cda8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cdac:	81a3      	strh	r3, [r4, #12]
 804cdae:	f04f 30ff 	mov.w	r0, #4294967295
 804cdb2:	e03e      	b.n	804ce32 <__swsetup_r+0xba>
 804cdb4:	4b25      	ldr	r3, [pc, #148]	; (804ce4c <__swsetup_r+0xd4>)
 804cdb6:	429c      	cmp	r4, r3
 804cdb8:	d101      	bne.n	804cdbe <__swsetup_r+0x46>
 804cdba:	68ac      	ldr	r4, [r5, #8]
 804cdbc:	e7eb      	b.n	804cd96 <__swsetup_r+0x1e>
 804cdbe:	4b24      	ldr	r3, [pc, #144]	; (804ce50 <__swsetup_r+0xd8>)
 804cdc0:	429c      	cmp	r4, r3
 804cdc2:	bf08      	it	eq
 804cdc4:	68ec      	ldreq	r4, [r5, #12]
 804cdc6:	e7e6      	b.n	804cd96 <__swsetup_r+0x1e>
 804cdc8:	0751      	lsls	r1, r2, #29
 804cdca:	d512      	bpl.n	804cdf2 <__swsetup_r+0x7a>
 804cdcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804cdce:	b141      	cbz	r1, 804cde2 <__swsetup_r+0x6a>
 804cdd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cdd4:	4299      	cmp	r1, r3
 804cdd6:	d002      	beq.n	804cdde <__swsetup_r+0x66>
 804cdd8:	4630      	mov	r0, r6
 804cdda:	f000 fa21 	bl	804d220 <_free_r>
 804cdde:	2300      	movs	r3, #0
 804cde0:	6363      	str	r3, [r4, #52]	; 0x34
 804cde2:	89a3      	ldrh	r3, [r4, #12]
 804cde4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 804cde8:	81a3      	strh	r3, [r4, #12]
 804cdea:	2300      	movs	r3, #0
 804cdec:	6063      	str	r3, [r4, #4]
 804cdee:	6923      	ldr	r3, [r4, #16]
 804cdf0:	6023      	str	r3, [r4, #0]
 804cdf2:	89a3      	ldrh	r3, [r4, #12]
 804cdf4:	f043 0308 	orr.w	r3, r3, #8
 804cdf8:	81a3      	strh	r3, [r4, #12]
 804cdfa:	6923      	ldr	r3, [r4, #16]
 804cdfc:	b94b      	cbnz	r3, 804ce12 <__swsetup_r+0x9a>
 804cdfe:	89a3      	ldrh	r3, [r4, #12]
 804ce00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 804ce04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 804ce08:	d003      	beq.n	804ce12 <__swsetup_r+0x9a>
 804ce0a:	4621      	mov	r1, r4
 804ce0c:	4630      	mov	r0, r6
 804ce0e:	f000 f9bf 	bl	804d190 <__smakebuf_r>
 804ce12:	89a2      	ldrh	r2, [r4, #12]
 804ce14:	f012 0301 	ands.w	r3, r2, #1
 804ce18:	d00c      	beq.n	804ce34 <__swsetup_r+0xbc>
 804ce1a:	2300      	movs	r3, #0
 804ce1c:	60a3      	str	r3, [r4, #8]
 804ce1e:	6963      	ldr	r3, [r4, #20]
 804ce20:	425b      	negs	r3, r3
 804ce22:	61a3      	str	r3, [r4, #24]
 804ce24:	6923      	ldr	r3, [r4, #16]
 804ce26:	b953      	cbnz	r3, 804ce3e <__swsetup_r+0xc6>
 804ce28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804ce2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 804ce30:	d1ba      	bne.n	804cda8 <__swsetup_r+0x30>
 804ce32:	bd70      	pop	{r4, r5, r6, pc}
 804ce34:	0792      	lsls	r2, r2, #30
 804ce36:	bf58      	it	pl
 804ce38:	6963      	ldrpl	r3, [r4, #20]
 804ce3a:	60a3      	str	r3, [r4, #8]
 804ce3c:	e7f2      	b.n	804ce24 <__swsetup_r+0xac>
 804ce3e:	2000      	movs	r0, #0
 804ce40:	e7f7      	b.n	804ce32 <__swsetup_r+0xba>
 804ce42:	bf00      	nop
 804ce44:	200010ec 	.word	0x200010ec
 804ce48:	0804edb0 	.word	0x0804edb0
 804ce4c:	0804edd0 	.word	0x0804edd0
 804ce50:	0804ed90 	.word	0x0804ed90

0804ce54 <__sflush_r>:
 804ce54:	898a      	ldrh	r2, [r1, #12]
 804ce56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ce5a:	4605      	mov	r5, r0
 804ce5c:	0710      	lsls	r0, r2, #28
 804ce5e:	460c      	mov	r4, r1
 804ce60:	d458      	bmi.n	804cf14 <__sflush_r+0xc0>
 804ce62:	684b      	ldr	r3, [r1, #4]
 804ce64:	2b00      	cmp	r3, #0
 804ce66:	dc05      	bgt.n	804ce74 <__sflush_r+0x20>
 804ce68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 804ce6a:	2b00      	cmp	r3, #0
 804ce6c:	dc02      	bgt.n	804ce74 <__sflush_r+0x20>
 804ce6e:	2000      	movs	r0, #0
 804ce70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804ce74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804ce76:	2e00      	cmp	r6, #0
 804ce78:	d0f9      	beq.n	804ce6e <__sflush_r+0x1a>
 804ce7a:	2300      	movs	r3, #0
 804ce7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 804ce80:	682f      	ldr	r7, [r5, #0]
 804ce82:	6a21      	ldr	r1, [r4, #32]
 804ce84:	602b      	str	r3, [r5, #0]
 804ce86:	d032      	beq.n	804ceee <__sflush_r+0x9a>
 804ce88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 804ce8a:	89a3      	ldrh	r3, [r4, #12]
 804ce8c:	075a      	lsls	r2, r3, #29
 804ce8e:	d505      	bpl.n	804ce9c <__sflush_r+0x48>
 804ce90:	6863      	ldr	r3, [r4, #4]
 804ce92:	1ac0      	subs	r0, r0, r3
 804ce94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804ce96:	b10b      	cbz	r3, 804ce9c <__sflush_r+0x48>
 804ce98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 804ce9a:	1ac0      	subs	r0, r0, r3
 804ce9c:	2300      	movs	r3, #0
 804ce9e:	4602      	mov	r2, r0
 804cea0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804cea2:	6a21      	ldr	r1, [r4, #32]
 804cea4:	4628      	mov	r0, r5
 804cea6:	47b0      	blx	r6
 804cea8:	1c43      	adds	r3, r0, #1
 804ceaa:	89a3      	ldrh	r3, [r4, #12]
 804ceac:	d106      	bne.n	804cebc <__sflush_r+0x68>
 804ceae:	6829      	ldr	r1, [r5, #0]
 804ceb0:	291d      	cmp	r1, #29
 804ceb2:	d848      	bhi.n	804cf46 <__sflush_r+0xf2>
 804ceb4:	4a29      	ldr	r2, [pc, #164]	; (804cf5c <__sflush_r+0x108>)
 804ceb6:	40ca      	lsrs	r2, r1
 804ceb8:	07d6      	lsls	r6, r2, #31
 804ceba:	d544      	bpl.n	804cf46 <__sflush_r+0xf2>
 804cebc:	2200      	movs	r2, #0
 804cebe:	6062      	str	r2, [r4, #4]
 804cec0:	04d9      	lsls	r1, r3, #19
 804cec2:	6922      	ldr	r2, [r4, #16]
 804cec4:	6022      	str	r2, [r4, #0]
 804cec6:	d504      	bpl.n	804ced2 <__sflush_r+0x7e>
 804cec8:	1c42      	adds	r2, r0, #1
 804ceca:	d101      	bne.n	804ced0 <__sflush_r+0x7c>
 804cecc:	682b      	ldr	r3, [r5, #0]
 804cece:	b903      	cbnz	r3, 804ced2 <__sflush_r+0x7e>
 804ced0:	6560      	str	r0, [r4, #84]	; 0x54
 804ced2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804ced4:	602f      	str	r7, [r5, #0]
 804ced6:	2900      	cmp	r1, #0
 804ced8:	d0c9      	beq.n	804ce6e <__sflush_r+0x1a>
 804ceda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804cede:	4299      	cmp	r1, r3
 804cee0:	d002      	beq.n	804cee8 <__sflush_r+0x94>
 804cee2:	4628      	mov	r0, r5
 804cee4:	f000 f99c 	bl	804d220 <_free_r>
 804cee8:	2000      	movs	r0, #0
 804ceea:	6360      	str	r0, [r4, #52]	; 0x34
 804ceec:	e7c0      	b.n	804ce70 <__sflush_r+0x1c>
 804ceee:	2301      	movs	r3, #1
 804cef0:	4628      	mov	r0, r5
 804cef2:	47b0      	blx	r6
 804cef4:	1c41      	adds	r1, r0, #1
 804cef6:	d1c8      	bne.n	804ce8a <__sflush_r+0x36>
 804cef8:	682b      	ldr	r3, [r5, #0]
 804cefa:	2b00      	cmp	r3, #0
 804cefc:	d0c5      	beq.n	804ce8a <__sflush_r+0x36>
 804cefe:	2b1d      	cmp	r3, #29
 804cf00:	d001      	beq.n	804cf06 <__sflush_r+0xb2>
 804cf02:	2b16      	cmp	r3, #22
 804cf04:	d101      	bne.n	804cf0a <__sflush_r+0xb6>
 804cf06:	602f      	str	r7, [r5, #0]
 804cf08:	e7b1      	b.n	804ce6e <__sflush_r+0x1a>
 804cf0a:	89a3      	ldrh	r3, [r4, #12]
 804cf0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cf10:	81a3      	strh	r3, [r4, #12]
 804cf12:	e7ad      	b.n	804ce70 <__sflush_r+0x1c>
 804cf14:	690f      	ldr	r7, [r1, #16]
 804cf16:	2f00      	cmp	r7, #0
 804cf18:	d0a9      	beq.n	804ce6e <__sflush_r+0x1a>
 804cf1a:	0793      	lsls	r3, r2, #30
 804cf1c:	680e      	ldr	r6, [r1, #0]
 804cf1e:	bf08      	it	eq
 804cf20:	694b      	ldreq	r3, [r1, #20]
 804cf22:	600f      	str	r7, [r1, #0]
 804cf24:	bf18      	it	ne
 804cf26:	2300      	movne	r3, #0
 804cf28:	eba6 0807 	sub.w	r8, r6, r7
 804cf2c:	608b      	str	r3, [r1, #8]
 804cf2e:	f1b8 0f00 	cmp.w	r8, #0
 804cf32:	dd9c      	ble.n	804ce6e <__sflush_r+0x1a>
 804cf34:	4643      	mov	r3, r8
 804cf36:	463a      	mov	r2, r7
 804cf38:	6a21      	ldr	r1, [r4, #32]
 804cf3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 804cf3c:	4628      	mov	r0, r5
 804cf3e:	47b0      	blx	r6
 804cf40:	2800      	cmp	r0, #0
 804cf42:	dc06      	bgt.n	804cf52 <__sflush_r+0xfe>
 804cf44:	89a3      	ldrh	r3, [r4, #12]
 804cf46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804cf4a:	81a3      	strh	r3, [r4, #12]
 804cf4c:	f04f 30ff 	mov.w	r0, #4294967295
 804cf50:	e78e      	b.n	804ce70 <__sflush_r+0x1c>
 804cf52:	4407      	add	r7, r0
 804cf54:	eba8 0800 	sub.w	r8, r8, r0
 804cf58:	e7e9      	b.n	804cf2e <__sflush_r+0xda>
 804cf5a:	bf00      	nop
 804cf5c:	20400001 	.word	0x20400001

0804cf60 <_fflush_r>:
 804cf60:	b538      	push	{r3, r4, r5, lr}
 804cf62:	690b      	ldr	r3, [r1, #16]
 804cf64:	4605      	mov	r5, r0
 804cf66:	460c      	mov	r4, r1
 804cf68:	b1db      	cbz	r3, 804cfa2 <_fflush_r+0x42>
 804cf6a:	b118      	cbz	r0, 804cf74 <_fflush_r+0x14>
 804cf6c:	6983      	ldr	r3, [r0, #24]
 804cf6e:	b90b      	cbnz	r3, 804cf74 <_fflush_r+0x14>
 804cf70:	f000 f860 	bl	804d034 <__sinit>
 804cf74:	4b0c      	ldr	r3, [pc, #48]	; (804cfa8 <_fflush_r+0x48>)
 804cf76:	429c      	cmp	r4, r3
 804cf78:	d109      	bne.n	804cf8e <_fflush_r+0x2e>
 804cf7a:	686c      	ldr	r4, [r5, #4]
 804cf7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804cf80:	b17b      	cbz	r3, 804cfa2 <_fflush_r+0x42>
 804cf82:	4621      	mov	r1, r4
 804cf84:	4628      	mov	r0, r5
 804cf86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804cf8a:	f7ff bf63 	b.w	804ce54 <__sflush_r>
 804cf8e:	4b07      	ldr	r3, [pc, #28]	; (804cfac <_fflush_r+0x4c>)
 804cf90:	429c      	cmp	r4, r3
 804cf92:	d101      	bne.n	804cf98 <_fflush_r+0x38>
 804cf94:	68ac      	ldr	r4, [r5, #8]
 804cf96:	e7f1      	b.n	804cf7c <_fflush_r+0x1c>
 804cf98:	4b05      	ldr	r3, [pc, #20]	; (804cfb0 <_fflush_r+0x50>)
 804cf9a:	429c      	cmp	r4, r3
 804cf9c:	bf08      	it	eq
 804cf9e:	68ec      	ldreq	r4, [r5, #12]
 804cfa0:	e7ec      	b.n	804cf7c <_fflush_r+0x1c>
 804cfa2:	2000      	movs	r0, #0
 804cfa4:	bd38      	pop	{r3, r4, r5, pc}
 804cfa6:	bf00      	nop
 804cfa8:	0804edb0 	.word	0x0804edb0
 804cfac:	0804edd0 	.word	0x0804edd0
 804cfb0:	0804ed90 	.word	0x0804ed90

0804cfb4 <std>:
 804cfb4:	2300      	movs	r3, #0
 804cfb6:	b510      	push	{r4, lr}
 804cfb8:	4604      	mov	r4, r0
 804cfba:	e9c0 3300 	strd	r3, r3, [r0]
 804cfbe:	6083      	str	r3, [r0, #8]
 804cfc0:	8181      	strh	r1, [r0, #12]
 804cfc2:	6643      	str	r3, [r0, #100]	; 0x64
 804cfc4:	81c2      	strh	r2, [r0, #14]
 804cfc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 804cfca:	6183      	str	r3, [r0, #24]
 804cfcc:	4619      	mov	r1, r3
 804cfce:	2208      	movs	r2, #8
 804cfd0:	305c      	adds	r0, #92	; 0x5c
 804cfd2:	f7ff fcf2 	bl	804c9ba <memset>
 804cfd6:	4b05      	ldr	r3, [pc, #20]	; (804cfec <std+0x38>)
 804cfd8:	6263      	str	r3, [r4, #36]	; 0x24
 804cfda:	4b05      	ldr	r3, [pc, #20]	; (804cff0 <std+0x3c>)
 804cfdc:	62a3      	str	r3, [r4, #40]	; 0x28
 804cfde:	4b05      	ldr	r3, [pc, #20]	; (804cff4 <std+0x40>)
 804cfe0:	62e3      	str	r3, [r4, #44]	; 0x2c
 804cfe2:	4b05      	ldr	r3, [pc, #20]	; (804cff8 <std+0x44>)
 804cfe4:	6224      	str	r4, [r4, #32]
 804cfe6:	6323      	str	r3, [r4, #48]	; 0x30
 804cfe8:	bd10      	pop	{r4, pc}
 804cfea:	bf00      	nop
 804cfec:	0804dbc5 	.word	0x0804dbc5
 804cff0:	0804dbe7 	.word	0x0804dbe7
 804cff4:	0804dc1f 	.word	0x0804dc1f
 804cff8:	0804dc43 	.word	0x0804dc43

0804cffc <_cleanup_r>:
 804cffc:	4901      	ldr	r1, [pc, #4]	; (804d004 <_cleanup_r+0x8>)
 804cffe:	f000 b885 	b.w	804d10c <_fwalk_reent>
 804d002:	bf00      	nop
 804d004:	0804cf61 	.word	0x0804cf61

0804d008 <__sfmoreglue>:
 804d008:	b570      	push	{r4, r5, r6, lr}
 804d00a:	1e4a      	subs	r2, r1, #1
 804d00c:	2568      	movs	r5, #104	; 0x68
 804d00e:	4355      	muls	r5, r2
 804d010:	460e      	mov	r6, r1
 804d012:	f105 0174 	add.w	r1, r5, #116	; 0x74
 804d016:	f000 f951 	bl	804d2bc <_malloc_r>
 804d01a:	4604      	mov	r4, r0
 804d01c:	b140      	cbz	r0, 804d030 <__sfmoreglue+0x28>
 804d01e:	2100      	movs	r1, #0
 804d020:	e9c0 1600 	strd	r1, r6, [r0]
 804d024:	300c      	adds	r0, #12
 804d026:	60a0      	str	r0, [r4, #8]
 804d028:	f105 0268 	add.w	r2, r5, #104	; 0x68
 804d02c:	f7ff fcc5 	bl	804c9ba <memset>
 804d030:	4620      	mov	r0, r4
 804d032:	bd70      	pop	{r4, r5, r6, pc}

0804d034 <__sinit>:
 804d034:	6983      	ldr	r3, [r0, #24]
 804d036:	b510      	push	{r4, lr}
 804d038:	4604      	mov	r4, r0
 804d03a:	bb33      	cbnz	r3, 804d08a <__sinit+0x56>
 804d03c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 804d040:	6503      	str	r3, [r0, #80]	; 0x50
 804d042:	4b12      	ldr	r3, [pc, #72]	; (804d08c <__sinit+0x58>)
 804d044:	4a12      	ldr	r2, [pc, #72]	; (804d090 <__sinit+0x5c>)
 804d046:	681b      	ldr	r3, [r3, #0]
 804d048:	6282      	str	r2, [r0, #40]	; 0x28
 804d04a:	4298      	cmp	r0, r3
 804d04c:	bf04      	itt	eq
 804d04e:	2301      	moveq	r3, #1
 804d050:	6183      	streq	r3, [r0, #24]
 804d052:	f000 f81f 	bl	804d094 <__sfp>
 804d056:	6060      	str	r0, [r4, #4]
 804d058:	4620      	mov	r0, r4
 804d05a:	f000 f81b 	bl	804d094 <__sfp>
 804d05e:	60a0      	str	r0, [r4, #8]
 804d060:	4620      	mov	r0, r4
 804d062:	f000 f817 	bl	804d094 <__sfp>
 804d066:	2200      	movs	r2, #0
 804d068:	60e0      	str	r0, [r4, #12]
 804d06a:	2104      	movs	r1, #4
 804d06c:	6860      	ldr	r0, [r4, #4]
 804d06e:	f7ff ffa1 	bl	804cfb4 <std>
 804d072:	2201      	movs	r2, #1
 804d074:	2109      	movs	r1, #9
 804d076:	68a0      	ldr	r0, [r4, #8]
 804d078:	f7ff ff9c 	bl	804cfb4 <std>
 804d07c:	2202      	movs	r2, #2
 804d07e:	2112      	movs	r1, #18
 804d080:	68e0      	ldr	r0, [r4, #12]
 804d082:	f7ff ff97 	bl	804cfb4 <std>
 804d086:	2301      	movs	r3, #1
 804d088:	61a3      	str	r3, [r4, #24]
 804d08a:	bd10      	pop	{r4, pc}
 804d08c:	0804ed8c 	.word	0x0804ed8c
 804d090:	0804cffd 	.word	0x0804cffd

0804d094 <__sfp>:
 804d094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804d096:	4b1b      	ldr	r3, [pc, #108]	; (804d104 <__sfp+0x70>)
 804d098:	681e      	ldr	r6, [r3, #0]
 804d09a:	69b3      	ldr	r3, [r6, #24]
 804d09c:	4607      	mov	r7, r0
 804d09e:	b913      	cbnz	r3, 804d0a6 <__sfp+0x12>
 804d0a0:	4630      	mov	r0, r6
 804d0a2:	f7ff ffc7 	bl	804d034 <__sinit>
 804d0a6:	3648      	adds	r6, #72	; 0x48
 804d0a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 804d0ac:	3b01      	subs	r3, #1
 804d0ae:	d503      	bpl.n	804d0b8 <__sfp+0x24>
 804d0b0:	6833      	ldr	r3, [r6, #0]
 804d0b2:	b133      	cbz	r3, 804d0c2 <__sfp+0x2e>
 804d0b4:	6836      	ldr	r6, [r6, #0]
 804d0b6:	e7f7      	b.n	804d0a8 <__sfp+0x14>
 804d0b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 804d0bc:	b16d      	cbz	r5, 804d0da <__sfp+0x46>
 804d0be:	3468      	adds	r4, #104	; 0x68
 804d0c0:	e7f4      	b.n	804d0ac <__sfp+0x18>
 804d0c2:	2104      	movs	r1, #4
 804d0c4:	4638      	mov	r0, r7
 804d0c6:	f7ff ff9f 	bl	804d008 <__sfmoreglue>
 804d0ca:	6030      	str	r0, [r6, #0]
 804d0cc:	2800      	cmp	r0, #0
 804d0ce:	d1f1      	bne.n	804d0b4 <__sfp+0x20>
 804d0d0:	230c      	movs	r3, #12
 804d0d2:	603b      	str	r3, [r7, #0]
 804d0d4:	4604      	mov	r4, r0
 804d0d6:	4620      	mov	r0, r4
 804d0d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804d0da:	4b0b      	ldr	r3, [pc, #44]	; (804d108 <__sfp+0x74>)
 804d0dc:	6665      	str	r5, [r4, #100]	; 0x64
 804d0de:	e9c4 5500 	strd	r5, r5, [r4]
 804d0e2:	60a5      	str	r5, [r4, #8]
 804d0e4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 804d0e8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 804d0ec:	2208      	movs	r2, #8
 804d0ee:	4629      	mov	r1, r5
 804d0f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 804d0f4:	f7ff fc61 	bl	804c9ba <memset>
 804d0f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 804d0fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 804d100:	e7e9      	b.n	804d0d6 <__sfp+0x42>
 804d102:	bf00      	nop
 804d104:	0804ed8c 	.word	0x0804ed8c
 804d108:	ffff0001 	.word	0xffff0001

0804d10c <_fwalk_reent>:
 804d10c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 804d110:	4680      	mov	r8, r0
 804d112:	4689      	mov	r9, r1
 804d114:	f100 0448 	add.w	r4, r0, #72	; 0x48
 804d118:	2600      	movs	r6, #0
 804d11a:	b914      	cbnz	r4, 804d122 <_fwalk_reent+0x16>
 804d11c:	4630      	mov	r0, r6
 804d11e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804d122:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 804d126:	3f01      	subs	r7, #1
 804d128:	d501      	bpl.n	804d12e <_fwalk_reent+0x22>
 804d12a:	6824      	ldr	r4, [r4, #0]
 804d12c:	e7f5      	b.n	804d11a <_fwalk_reent+0xe>
 804d12e:	89ab      	ldrh	r3, [r5, #12]
 804d130:	2b01      	cmp	r3, #1
 804d132:	d907      	bls.n	804d144 <_fwalk_reent+0x38>
 804d134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 804d138:	3301      	adds	r3, #1
 804d13a:	d003      	beq.n	804d144 <_fwalk_reent+0x38>
 804d13c:	4629      	mov	r1, r5
 804d13e:	4640      	mov	r0, r8
 804d140:	47c8      	blx	r9
 804d142:	4306      	orrs	r6, r0
 804d144:	3568      	adds	r5, #104	; 0x68
 804d146:	e7ee      	b.n	804d126 <_fwalk_reent+0x1a>

0804d148 <__swhatbuf_r>:
 804d148:	b570      	push	{r4, r5, r6, lr}
 804d14a:	460e      	mov	r6, r1
 804d14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804d150:	2900      	cmp	r1, #0
 804d152:	b096      	sub	sp, #88	; 0x58
 804d154:	4614      	mov	r4, r2
 804d156:	461d      	mov	r5, r3
 804d158:	da07      	bge.n	804d16a <__swhatbuf_r+0x22>
 804d15a:	2300      	movs	r3, #0
 804d15c:	602b      	str	r3, [r5, #0]
 804d15e:	89b3      	ldrh	r3, [r6, #12]
 804d160:	061a      	lsls	r2, r3, #24
 804d162:	d410      	bmi.n	804d186 <__swhatbuf_r+0x3e>
 804d164:	f44f 6380 	mov.w	r3, #1024	; 0x400
 804d168:	e00e      	b.n	804d188 <__swhatbuf_r+0x40>
 804d16a:	466a      	mov	r2, sp
 804d16c:	f000 fd90 	bl	804dc90 <_fstat_r>
 804d170:	2800      	cmp	r0, #0
 804d172:	dbf2      	blt.n	804d15a <__swhatbuf_r+0x12>
 804d174:	9a01      	ldr	r2, [sp, #4]
 804d176:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 804d17a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 804d17e:	425a      	negs	r2, r3
 804d180:	415a      	adcs	r2, r3
 804d182:	602a      	str	r2, [r5, #0]
 804d184:	e7ee      	b.n	804d164 <__swhatbuf_r+0x1c>
 804d186:	2340      	movs	r3, #64	; 0x40
 804d188:	2000      	movs	r0, #0
 804d18a:	6023      	str	r3, [r4, #0]
 804d18c:	b016      	add	sp, #88	; 0x58
 804d18e:	bd70      	pop	{r4, r5, r6, pc}

0804d190 <__smakebuf_r>:
 804d190:	898b      	ldrh	r3, [r1, #12]
 804d192:	b573      	push	{r0, r1, r4, r5, r6, lr}
 804d194:	079d      	lsls	r5, r3, #30
 804d196:	4606      	mov	r6, r0
 804d198:	460c      	mov	r4, r1
 804d19a:	d507      	bpl.n	804d1ac <__smakebuf_r+0x1c>
 804d19c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 804d1a0:	6023      	str	r3, [r4, #0]
 804d1a2:	6123      	str	r3, [r4, #16]
 804d1a4:	2301      	movs	r3, #1
 804d1a6:	6163      	str	r3, [r4, #20]
 804d1a8:	b002      	add	sp, #8
 804d1aa:	bd70      	pop	{r4, r5, r6, pc}
 804d1ac:	ab01      	add	r3, sp, #4
 804d1ae:	466a      	mov	r2, sp
 804d1b0:	f7ff ffca 	bl	804d148 <__swhatbuf_r>
 804d1b4:	9900      	ldr	r1, [sp, #0]
 804d1b6:	4605      	mov	r5, r0
 804d1b8:	4630      	mov	r0, r6
 804d1ba:	f000 f87f 	bl	804d2bc <_malloc_r>
 804d1be:	b948      	cbnz	r0, 804d1d4 <__smakebuf_r+0x44>
 804d1c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804d1c4:	059a      	lsls	r2, r3, #22
 804d1c6:	d4ef      	bmi.n	804d1a8 <__smakebuf_r+0x18>
 804d1c8:	f023 0303 	bic.w	r3, r3, #3
 804d1cc:	f043 0302 	orr.w	r3, r3, #2
 804d1d0:	81a3      	strh	r3, [r4, #12]
 804d1d2:	e7e3      	b.n	804d19c <__smakebuf_r+0xc>
 804d1d4:	4b0d      	ldr	r3, [pc, #52]	; (804d20c <__smakebuf_r+0x7c>)
 804d1d6:	62b3      	str	r3, [r6, #40]	; 0x28
 804d1d8:	89a3      	ldrh	r3, [r4, #12]
 804d1da:	6020      	str	r0, [r4, #0]
 804d1dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804d1e0:	81a3      	strh	r3, [r4, #12]
 804d1e2:	9b00      	ldr	r3, [sp, #0]
 804d1e4:	6163      	str	r3, [r4, #20]
 804d1e6:	9b01      	ldr	r3, [sp, #4]
 804d1e8:	6120      	str	r0, [r4, #16]
 804d1ea:	b15b      	cbz	r3, 804d204 <__smakebuf_r+0x74>
 804d1ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804d1f0:	4630      	mov	r0, r6
 804d1f2:	f000 fd5f 	bl	804dcb4 <_isatty_r>
 804d1f6:	b128      	cbz	r0, 804d204 <__smakebuf_r+0x74>
 804d1f8:	89a3      	ldrh	r3, [r4, #12]
 804d1fa:	f023 0303 	bic.w	r3, r3, #3
 804d1fe:	f043 0301 	orr.w	r3, r3, #1
 804d202:	81a3      	strh	r3, [r4, #12]
 804d204:	89a3      	ldrh	r3, [r4, #12]
 804d206:	431d      	orrs	r5, r3
 804d208:	81a5      	strh	r5, [r4, #12]
 804d20a:	e7cd      	b.n	804d1a8 <__smakebuf_r+0x18>
 804d20c:	0804cffd 	.word	0x0804cffd

0804d210 <malloc>:
 804d210:	4b02      	ldr	r3, [pc, #8]	; (804d21c <malloc+0xc>)
 804d212:	4601      	mov	r1, r0
 804d214:	6818      	ldr	r0, [r3, #0]
 804d216:	f000 b851 	b.w	804d2bc <_malloc_r>
 804d21a:	bf00      	nop
 804d21c:	200010ec 	.word	0x200010ec

0804d220 <_free_r>:
 804d220:	b538      	push	{r3, r4, r5, lr}
 804d222:	4605      	mov	r5, r0
 804d224:	2900      	cmp	r1, #0
 804d226:	d045      	beq.n	804d2b4 <_free_r+0x94>
 804d228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804d22c:	1f0c      	subs	r4, r1, #4
 804d22e:	2b00      	cmp	r3, #0
 804d230:	bfb8      	it	lt
 804d232:	18e4      	addlt	r4, r4, r3
 804d234:	f000 fd79 	bl	804dd2a <__malloc_lock>
 804d238:	4a1f      	ldr	r2, [pc, #124]	; (804d2b8 <_free_r+0x98>)
 804d23a:	6813      	ldr	r3, [r2, #0]
 804d23c:	4610      	mov	r0, r2
 804d23e:	b933      	cbnz	r3, 804d24e <_free_r+0x2e>
 804d240:	6063      	str	r3, [r4, #4]
 804d242:	6014      	str	r4, [r2, #0]
 804d244:	4628      	mov	r0, r5
 804d246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 804d24a:	f000 bd6f 	b.w	804dd2c <__malloc_unlock>
 804d24e:	42a3      	cmp	r3, r4
 804d250:	d90c      	bls.n	804d26c <_free_r+0x4c>
 804d252:	6821      	ldr	r1, [r4, #0]
 804d254:	1862      	adds	r2, r4, r1
 804d256:	4293      	cmp	r3, r2
 804d258:	bf04      	itt	eq
 804d25a:	681a      	ldreq	r2, [r3, #0]
 804d25c:	685b      	ldreq	r3, [r3, #4]
 804d25e:	6063      	str	r3, [r4, #4]
 804d260:	bf04      	itt	eq
 804d262:	1852      	addeq	r2, r2, r1
 804d264:	6022      	streq	r2, [r4, #0]
 804d266:	6004      	str	r4, [r0, #0]
 804d268:	e7ec      	b.n	804d244 <_free_r+0x24>
 804d26a:	4613      	mov	r3, r2
 804d26c:	685a      	ldr	r2, [r3, #4]
 804d26e:	b10a      	cbz	r2, 804d274 <_free_r+0x54>
 804d270:	42a2      	cmp	r2, r4
 804d272:	d9fa      	bls.n	804d26a <_free_r+0x4a>
 804d274:	6819      	ldr	r1, [r3, #0]
 804d276:	1858      	adds	r0, r3, r1
 804d278:	42a0      	cmp	r0, r4
 804d27a:	d10b      	bne.n	804d294 <_free_r+0x74>
 804d27c:	6820      	ldr	r0, [r4, #0]
 804d27e:	4401      	add	r1, r0
 804d280:	1858      	adds	r0, r3, r1
 804d282:	4282      	cmp	r2, r0
 804d284:	6019      	str	r1, [r3, #0]
 804d286:	d1dd      	bne.n	804d244 <_free_r+0x24>
 804d288:	6810      	ldr	r0, [r2, #0]
 804d28a:	6852      	ldr	r2, [r2, #4]
 804d28c:	605a      	str	r2, [r3, #4]
 804d28e:	4401      	add	r1, r0
 804d290:	6019      	str	r1, [r3, #0]
 804d292:	e7d7      	b.n	804d244 <_free_r+0x24>
 804d294:	d902      	bls.n	804d29c <_free_r+0x7c>
 804d296:	230c      	movs	r3, #12
 804d298:	602b      	str	r3, [r5, #0]
 804d29a:	e7d3      	b.n	804d244 <_free_r+0x24>
 804d29c:	6820      	ldr	r0, [r4, #0]
 804d29e:	1821      	adds	r1, r4, r0
 804d2a0:	428a      	cmp	r2, r1
 804d2a2:	bf04      	itt	eq
 804d2a4:	6811      	ldreq	r1, [r2, #0]
 804d2a6:	6852      	ldreq	r2, [r2, #4]
 804d2a8:	6062      	str	r2, [r4, #4]
 804d2aa:	bf04      	itt	eq
 804d2ac:	1809      	addeq	r1, r1, r0
 804d2ae:	6021      	streq	r1, [r4, #0]
 804d2b0:	605c      	str	r4, [r3, #4]
 804d2b2:	e7c7      	b.n	804d244 <_free_r+0x24>
 804d2b4:	bd38      	pop	{r3, r4, r5, pc}
 804d2b6:	bf00      	nop
 804d2b8:	20009b2c 	.word	0x20009b2c

0804d2bc <_malloc_r>:
 804d2bc:	b570      	push	{r4, r5, r6, lr}
 804d2be:	1ccd      	adds	r5, r1, #3
 804d2c0:	f025 0503 	bic.w	r5, r5, #3
 804d2c4:	3508      	adds	r5, #8
 804d2c6:	2d0c      	cmp	r5, #12
 804d2c8:	bf38      	it	cc
 804d2ca:	250c      	movcc	r5, #12
 804d2cc:	2d00      	cmp	r5, #0
 804d2ce:	4606      	mov	r6, r0
 804d2d0:	db01      	blt.n	804d2d6 <_malloc_r+0x1a>
 804d2d2:	42a9      	cmp	r1, r5
 804d2d4:	d903      	bls.n	804d2de <_malloc_r+0x22>
 804d2d6:	230c      	movs	r3, #12
 804d2d8:	6033      	str	r3, [r6, #0]
 804d2da:	2000      	movs	r0, #0
 804d2dc:	bd70      	pop	{r4, r5, r6, pc}
 804d2de:	f000 fd24 	bl	804dd2a <__malloc_lock>
 804d2e2:	4a21      	ldr	r2, [pc, #132]	; (804d368 <_malloc_r+0xac>)
 804d2e4:	6814      	ldr	r4, [r2, #0]
 804d2e6:	4621      	mov	r1, r4
 804d2e8:	b991      	cbnz	r1, 804d310 <_malloc_r+0x54>
 804d2ea:	4c20      	ldr	r4, [pc, #128]	; (804d36c <_malloc_r+0xb0>)
 804d2ec:	6823      	ldr	r3, [r4, #0]
 804d2ee:	b91b      	cbnz	r3, 804d2f8 <_malloc_r+0x3c>
 804d2f0:	4630      	mov	r0, r6
 804d2f2:	f000 fc57 	bl	804dba4 <_sbrk_r>
 804d2f6:	6020      	str	r0, [r4, #0]
 804d2f8:	4629      	mov	r1, r5
 804d2fa:	4630      	mov	r0, r6
 804d2fc:	f000 fc52 	bl	804dba4 <_sbrk_r>
 804d300:	1c43      	adds	r3, r0, #1
 804d302:	d124      	bne.n	804d34e <_malloc_r+0x92>
 804d304:	230c      	movs	r3, #12
 804d306:	6033      	str	r3, [r6, #0]
 804d308:	4630      	mov	r0, r6
 804d30a:	f000 fd0f 	bl	804dd2c <__malloc_unlock>
 804d30e:	e7e4      	b.n	804d2da <_malloc_r+0x1e>
 804d310:	680b      	ldr	r3, [r1, #0]
 804d312:	1b5b      	subs	r3, r3, r5
 804d314:	d418      	bmi.n	804d348 <_malloc_r+0x8c>
 804d316:	2b0b      	cmp	r3, #11
 804d318:	d90f      	bls.n	804d33a <_malloc_r+0x7e>
 804d31a:	600b      	str	r3, [r1, #0]
 804d31c:	50cd      	str	r5, [r1, r3]
 804d31e:	18cc      	adds	r4, r1, r3
 804d320:	4630      	mov	r0, r6
 804d322:	f000 fd03 	bl	804dd2c <__malloc_unlock>
 804d326:	f104 000b 	add.w	r0, r4, #11
 804d32a:	1d23      	adds	r3, r4, #4
 804d32c:	f020 0007 	bic.w	r0, r0, #7
 804d330:	1ac3      	subs	r3, r0, r3
 804d332:	d0d3      	beq.n	804d2dc <_malloc_r+0x20>
 804d334:	425a      	negs	r2, r3
 804d336:	50e2      	str	r2, [r4, r3]
 804d338:	e7d0      	b.n	804d2dc <_malloc_r+0x20>
 804d33a:	428c      	cmp	r4, r1
 804d33c:	684b      	ldr	r3, [r1, #4]
 804d33e:	bf16      	itet	ne
 804d340:	6063      	strne	r3, [r4, #4]
 804d342:	6013      	streq	r3, [r2, #0]
 804d344:	460c      	movne	r4, r1
 804d346:	e7eb      	b.n	804d320 <_malloc_r+0x64>
 804d348:	460c      	mov	r4, r1
 804d34a:	6849      	ldr	r1, [r1, #4]
 804d34c:	e7cc      	b.n	804d2e8 <_malloc_r+0x2c>
 804d34e:	1cc4      	adds	r4, r0, #3
 804d350:	f024 0403 	bic.w	r4, r4, #3
 804d354:	42a0      	cmp	r0, r4
 804d356:	d005      	beq.n	804d364 <_malloc_r+0xa8>
 804d358:	1a21      	subs	r1, r4, r0
 804d35a:	4630      	mov	r0, r6
 804d35c:	f000 fc22 	bl	804dba4 <_sbrk_r>
 804d360:	3001      	adds	r0, #1
 804d362:	d0cf      	beq.n	804d304 <_malloc_r+0x48>
 804d364:	6025      	str	r5, [r4, #0]
 804d366:	e7db      	b.n	804d320 <_malloc_r+0x64>
 804d368:	20009b2c 	.word	0x20009b2c
 804d36c:	20009b30 	.word	0x20009b30

0804d370 <__ssputs_r>:
 804d370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d374:	688e      	ldr	r6, [r1, #8]
 804d376:	429e      	cmp	r6, r3
 804d378:	4682      	mov	sl, r0
 804d37a:	460c      	mov	r4, r1
 804d37c:	4690      	mov	r8, r2
 804d37e:	4699      	mov	r9, r3
 804d380:	d837      	bhi.n	804d3f2 <__ssputs_r+0x82>
 804d382:	898a      	ldrh	r2, [r1, #12]
 804d384:	f412 6f90 	tst.w	r2, #1152	; 0x480
 804d388:	d031      	beq.n	804d3ee <__ssputs_r+0x7e>
 804d38a:	6825      	ldr	r5, [r4, #0]
 804d38c:	6909      	ldr	r1, [r1, #16]
 804d38e:	1a6f      	subs	r7, r5, r1
 804d390:	6965      	ldr	r5, [r4, #20]
 804d392:	2302      	movs	r3, #2
 804d394:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 804d398:	fb95 f5f3 	sdiv	r5, r5, r3
 804d39c:	f109 0301 	add.w	r3, r9, #1
 804d3a0:	443b      	add	r3, r7
 804d3a2:	429d      	cmp	r5, r3
 804d3a4:	bf38      	it	cc
 804d3a6:	461d      	movcc	r5, r3
 804d3a8:	0553      	lsls	r3, r2, #21
 804d3aa:	d530      	bpl.n	804d40e <__ssputs_r+0x9e>
 804d3ac:	4629      	mov	r1, r5
 804d3ae:	f7ff ff85 	bl	804d2bc <_malloc_r>
 804d3b2:	4606      	mov	r6, r0
 804d3b4:	b950      	cbnz	r0, 804d3cc <__ssputs_r+0x5c>
 804d3b6:	230c      	movs	r3, #12
 804d3b8:	f8ca 3000 	str.w	r3, [sl]
 804d3bc:	89a3      	ldrh	r3, [r4, #12]
 804d3be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 804d3c2:	81a3      	strh	r3, [r4, #12]
 804d3c4:	f04f 30ff 	mov.w	r0, #4294967295
 804d3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d3cc:	463a      	mov	r2, r7
 804d3ce:	6921      	ldr	r1, [r4, #16]
 804d3d0:	f7ff fae8 	bl	804c9a4 <memcpy>
 804d3d4:	89a3      	ldrh	r3, [r4, #12]
 804d3d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 804d3da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 804d3de:	81a3      	strh	r3, [r4, #12]
 804d3e0:	6126      	str	r6, [r4, #16]
 804d3e2:	6165      	str	r5, [r4, #20]
 804d3e4:	443e      	add	r6, r7
 804d3e6:	1bed      	subs	r5, r5, r7
 804d3e8:	6026      	str	r6, [r4, #0]
 804d3ea:	60a5      	str	r5, [r4, #8]
 804d3ec:	464e      	mov	r6, r9
 804d3ee:	454e      	cmp	r6, r9
 804d3f0:	d900      	bls.n	804d3f4 <__ssputs_r+0x84>
 804d3f2:	464e      	mov	r6, r9
 804d3f4:	4632      	mov	r2, r6
 804d3f6:	4641      	mov	r1, r8
 804d3f8:	6820      	ldr	r0, [r4, #0]
 804d3fa:	f000 fc7d 	bl	804dcf8 <memmove>
 804d3fe:	68a3      	ldr	r3, [r4, #8]
 804d400:	1b9b      	subs	r3, r3, r6
 804d402:	60a3      	str	r3, [r4, #8]
 804d404:	6823      	ldr	r3, [r4, #0]
 804d406:	441e      	add	r6, r3
 804d408:	6026      	str	r6, [r4, #0]
 804d40a:	2000      	movs	r0, #0
 804d40c:	e7dc      	b.n	804d3c8 <__ssputs_r+0x58>
 804d40e:	462a      	mov	r2, r5
 804d410:	f000 fc8d 	bl	804dd2e <_realloc_r>
 804d414:	4606      	mov	r6, r0
 804d416:	2800      	cmp	r0, #0
 804d418:	d1e2      	bne.n	804d3e0 <__ssputs_r+0x70>
 804d41a:	6921      	ldr	r1, [r4, #16]
 804d41c:	4650      	mov	r0, sl
 804d41e:	f7ff feff 	bl	804d220 <_free_r>
 804d422:	e7c8      	b.n	804d3b6 <__ssputs_r+0x46>

0804d424 <_svfiprintf_r>:
 804d424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d428:	461d      	mov	r5, r3
 804d42a:	898b      	ldrh	r3, [r1, #12]
 804d42c:	061f      	lsls	r7, r3, #24
 804d42e:	b09d      	sub	sp, #116	; 0x74
 804d430:	4680      	mov	r8, r0
 804d432:	460c      	mov	r4, r1
 804d434:	4616      	mov	r6, r2
 804d436:	d50f      	bpl.n	804d458 <_svfiprintf_r+0x34>
 804d438:	690b      	ldr	r3, [r1, #16]
 804d43a:	b96b      	cbnz	r3, 804d458 <_svfiprintf_r+0x34>
 804d43c:	2140      	movs	r1, #64	; 0x40
 804d43e:	f7ff ff3d 	bl	804d2bc <_malloc_r>
 804d442:	6020      	str	r0, [r4, #0]
 804d444:	6120      	str	r0, [r4, #16]
 804d446:	b928      	cbnz	r0, 804d454 <_svfiprintf_r+0x30>
 804d448:	230c      	movs	r3, #12
 804d44a:	f8c8 3000 	str.w	r3, [r8]
 804d44e:	f04f 30ff 	mov.w	r0, #4294967295
 804d452:	e0c8      	b.n	804d5e6 <_svfiprintf_r+0x1c2>
 804d454:	2340      	movs	r3, #64	; 0x40
 804d456:	6163      	str	r3, [r4, #20]
 804d458:	2300      	movs	r3, #0
 804d45a:	9309      	str	r3, [sp, #36]	; 0x24
 804d45c:	2320      	movs	r3, #32
 804d45e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d462:	2330      	movs	r3, #48	; 0x30
 804d464:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d468:	9503      	str	r5, [sp, #12]
 804d46a:	f04f 0b01 	mov.w	fp, #1
 804d46e:	4637      	mov	r7, r6
 804d470:	463d      	mov	r5, r7
 804d472:	f815 3b01 	ldrb.w	r3, [r5], #1
 804d476:	b10b      	cbz	r3, 804d47c <_svfiprintf_r+0x58>
 804d478:	2b25      	cmp	r3, #37	; 0x25
 804d47a:	d13e      	bne.n	804d4fa <_svfiprintf_r+0xd6>
 804d47c:	ebb7 0a06 	subs.w	sl, r7, r6
 804d480:	d00b      	beq.n	804d49a <_svfiprintf_r+0x76>
 804d482:	4653      	mov	r3, sl
 804d484:	4632      	mov	r2, r6
 804d486:	4621      	mov	r1, r4
 804d488:	4640      	mov	r0, r8
 804d48a:	f7ff ff71 	bl	804d370 <__ssputs_r>
 804d48e:	3001      	adds	r0, #1
 804d490:	f000 80a4 	beq.w	804d5dc <_svfiprintf_r+0x1b8>
 804d494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d496:	4453      	add	r3, sl
 804d498:	9309      	str	r3, [sp, #36]	; 0x24
 804d49a:	783b      	ldrb	r3, [r7, #0]
 804d49c:	2b00      	cmp	r3, #0
 804d49e:	f000 809d 	beq.w	804d5dc <_svfiprintf_r+0x1b8>
 804d4a2:	2300      	movs	r3, #0
 804d4a4:	f04f 32ff 	mov.w	r2, #4294967295
 804d4a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d4ac:	9304      	str	r3, [sp, #16]
 804d4ae:	9307      	str	r3, [sp, #28]
 804d4b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d4b4:	931a      	str	r3, [sp, #104]	; 0x68
 804d4b6:	462f      	mov	r7, r5
 804d4b8:	2205      	movs	r2, #5
 804d4ba:	f817 1b01 	ldrb.w	r1, [r7], #1
 804d4be:	4850      	ldr	r0, [pc, #320]	; (804d600 <_svfiprintf_r+0x1dc>)
 804d4c0:	f7f2 ffbe 	bl	8040440 <memchr>
 804d4c4:	9b04      	ldr	r3, [sp, #16]
 804d4c6:	b9d0      	cbnz	r0, 804d4fe <_svfiprintf_r+0xda>
 804d4c8:	06d9      	lsls	r1, r3, #27
 804d4ca:	bf44      	itt	mi
 804d4cc:	2220      	movmi	r2, #32
 804d4ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d4d2:	071a      	lsls	r2, r3, #28
 804d4d4:	bf44      	itt	mi
 804d4d6:	222b      	movmi	r2, #43	; 0x2b
 804d4d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d4dc:	782a      	ldrb	r2, [r5, #0]
 804d4de:	2a2a      	cmp	r2, #42	; 0x2a
 804d4e0:	d015      	beq.n	804d50e <_svfiprintf_r+0xea>
 804d4e2:	9a07      	ldr	r2, [sp, #28]
 804d4e4:	462f      	mov	r7, r5
 804d4e6:	2000      	movs	r0, #0
 804d4e8:	250a      	movs	r5, #10
 804d4ea:	4639      	mov	r1, r7
 804d4ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d4f0:	3b30      	subs	r3, #48	; 0x30
 804d4f2:	2b09      	cmp	r3, #9
 804d4f4:	d94d      	bls.n	804d592 <_svfiprintf_r+0x16e>
 804d4f6:	b1b8      	cbz	r0, 804d528 <_svfiprintf_r+0x104>
 804d4f8:	e00f      	b.n	804d51a <_svfiprintf_r+0xf6>
 804d4fa:	462f      	mov	r7, r5
 804d4fc:	e7b8      	b.n	804d470 <_svfiprintf_r+0x4c>
 804d4fe:	4a40      	ldr	r2, [pc, #256]	; (804d600 <_svfiprintf_r+0x1dc>)
 804d500:	1a80      	subs	r0, r0, r2
 804d502:	fa0b f000 	lsl.w	r0, fp, r0
 804d506:	4318      	orrs	r0, r3
 804d508:	9004      	str	r0, [sp, #16]
 804d50a:	463d      	mov	r5, r7
 804d50c:	e7d3      	b.n	804d4b6 <_svfiprintf_r+0x92>
 804d50e:	9a03      	ldr	r2, [sp, #12]
 804d510:	1d11      	adds	r1, r2, #4
 804d512:	6812      	ldr	r2, [r2, #0]
 804d514:	9103      	str	r1, [sp, #12]
 804d516:	2a00      	cmp	r2, #0
 804d518:	db01      	blt.n	804d51e <_svfiprintf_r+0xfa>
 804d51a:	9207      	str	r2, [sp, #28]
 804d51c:	e004      	b.n	804d528 <_svfiprintf_r+0x104>
 804d51e:	4252      	negs	r2, r2
 804d520:	f043 0302 	orr.w	r3, r3, #2
 804d524:	9207      	str	r2, [sp, #28]
 804d526:	9304      	str	r3, [sp, #16]
 804d528:	783b      	ldrb	r3, [r7, #0]
 804d52a:	2b2e      	cmp	r3, #46	; 0x2e
 804d52c:	d10c      	bne.n	804d548 <_svfiprintf_r+0x124>
 804d52e:	787b      	ldrb	r3, [r7, #1]
 804d530:	2b2a      	cmp	r3, #42	; 0x2a
 804d532:	d133      	bne.n	804d59c <_svfiprintf_r+0x178>
 804d534:	9b03      	ldr	r3, [sp, #12]
 804d536:	1d1a      	adds	r2, r3, #4
 804d538:	681b      	ldr	r3, [r3, #0]
 804d53a:	9203      	str	r2, [sp, #12]
 804d53c:	2b00      	cmp	r3, #0
 804d53e:	bfb8      	it	lt
 804d540:	f04f 33ff 	movlt.w	r3, #4294967295
 804d544:	3702      	adds	r7, #2
 804d546:	9305      	str	r3, [sp, #20]
 804d548:	4d2e      	ldr	r5, [pc, #184]	; (804d604 <_svfiprintf_r+0x1e0>)
 804d54a:	7839      	ldrb	r1, [r7, #0]
 804d54c:	2203      	movs	r2, #3
 804d54e:	4628      	mov	r0, r5
 804d550:	f7f2 ff76 	bl	8040440 <memchr>
 804d554:	b138      	cbz	r0, 804d566 <_svfiprintf_r+0x142>
 804d556:	2340      	movs	r3, #64	; 0x40
 804d558:	1b40      	subs	r0, r0, r5
 804d55a:	fa03 f000 	lsl.w	r0, r3, r0
 804d55e:	9b04      	ldr	r3, [sp, #16]
 804d560:	4303      	orrs	r3, r0
 804d562:	3701      	adds	r7, #1
 804d564:	9304      	str	r3, [sp, #16]
 804d566:	7839      	ldrb	r1, [r7, #0]
 804d568:	4827      	ldr	r0, [pc, #156]	; (804d608 <_svfiprintf_r+0x1e4>)
 804d56a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d56e:	2206      	movs	r2, #6
 804d570:	1c7e      	adds	r6, r7, #1
 804d572:	f7f2 ff65 	bl	8040440 <memchr>
 804d576:	2800      	cmp	r0, #0
 804d578:	d038      	beq.n	804d5ec <_svfiprintf_r+0x1c8>
 804d57a:	4b24      	ldr	r3, [pc, #144]	; (804d60c <_svfiprintf_r+0x1e8>)
 804d57c:	bb13      	cbnz	r3, 804d5c4 <_svfiprintf_r+0x1a0>
 804d57e:	9b03      	ldr	r3, [sp, #12]
 804d580:	3307      	adds	r3, #7
 804d582:	f023 0307 	bic.w	r3, r3, #7
 804d586:	3308      	adds	r3, #8
 804d588:	9303      	str	r3, [sp, #12]
 804d58a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d58c:	444b      	add	r3, r9
 804d58e:	9309      	str	r3, [sp, #36]	; 0x24
 804d590:	e76d      	b.n	804d46e <_svfiprintf_r+0x4a>
 804d592:	fb05 3202 	mla	r2, r5, r2, r3
 804d596:	2001      	movs	r0, #1
 804d598:	460f      	mov	r7, r1
 804d59a:	e7a6      	b.n	804d4ea <_svfiprintf_r+0xc6>
 804d59c:	2300      	movs	r3, #0
 804d59e:	3701      	adds	r7, #1
 804d5a0:	9305      	str	r3, [sp, #20]
 804d5a2:	4619      	mov	r1, r3
 804d5a4:	250a      	movs	r5, #10
 804d5a6:	4638      	mov	r0, r7
 804d5a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d5ac:	3a30      	subs	r2, #48	; 0x30
 804d5ae:	2a09      	cmp	r2, #9
 804d5b0:	d903      	bls.n	804d5ba <_svfiprintf_r+0x196>
 804d5b2:	2b00      	cmp	r3, #0
 804d5b4:	d0c8      	beq.n	804d548 <_svfiprintf_r+0x124>
 804d5b6:	9105      	str	r1, [sp, #20]
 804d5b8:	e7c6      	b.n	804d548 <_svfiprintf_r+0x124>
 804d5ba:	fb05 2101 	mla	r1, r5, r1, r2
 804d5be:	2301      	movs	r3, #1
 804d5c0:	4607      	mov	r7, r0
 804d5c2:	e7f0      	b.n	804d5a6 <_svfiprintf_r+0x182>
 804d5c4:	ab03      	add	r3, sp, #12
 804d5c6:	9300      	str	r3, [sp, #0]
 804d5c8:	4622      	mov	r2, r4
 804d5ca:	4b11      	ldr	r3, [pc, #68]	; (804d610 <_svfiprintf_r+0x1ec>)
 804d5cc:	a904      	add	r1, sp, #16
 804d5ce:	4640      	mov	r0, r8
 804d5d0:	f3af 8000 	nop.w
 804d5d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 804d5d8:	4681      	mov	r9, r0
 804d5da:	d1d6      	bne.n	804d58a <_svfiprintf_r+0x166>
 804d5dc:	89a3      	ldrh	r3, [r4, #12]
 804d5de:	065b      	lsls	r3, r3, #25
 804d5e0:	f53f af35 	bmi.w	804d44e <_svfiprintf_r+0x2a>
 804d5e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d5e6:	b01d      	add	sp, #116	; 0x74
 804d5e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d5ec:	ab03      	add	r3, sp, #12
 804d5ee:	9300      	str	r3, [sp, #0]
 804d5f0:	4622      	mov	r2, r4
 804d5f2:	4b07      	ldr	r3, [pc, #28]	; (804d610 <_svfiprintf_r+0x1ec>)
 804d5f4:	a904      	add	r1, sp, #16
 804d5f6:	4640      	mov	r0, r8
 804d5f8:	f000 f9c2 	bl	804d980 <_printf_i>
 804d5fc:	e7ea      	b.n	804d5d4 <_svfiprintf_r+0x1b0>
 804d5fe:	bf00      	nop
 804d600:	0804edf0 	.word	0x0804edf0
 804d604:	0804edf6 	.word	0x0804edf6
 804d608:	0804edfa 	.word	0x0804edfa
 804d60c:	00000000 	.word	0x00000000
 804d610:	0804d371 	.word	0x0804d371

0804d614 <__sfputc_r>:
 804d614:	6893      	ldr	r3, [r2, #8]
 804d616:	3b01      	subs	r3, #1
 804d618:	2b00      	cmp	r3, #0
 804d61a:	b410      	push	{r4}
 804d61c:	6093      	str	r3, [r2, #8]
 804d61e:	da08      	bge.n	804d632 <__sfputc_r+0x1e>
 804d620:	6994      	ldr	r4, [r2, #24]
 804d622:	42a3      	cmp	r3, r4
 804d624:	db01      	blt.n	804d62a <__sfputc_r+0x16>
 804d626:	290a      	cmp	r1, #10
 804d628:	d103      	bne.n	804d632 <__sfputc_r+0x1e>
 804d62a:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d62e:	f7ff bb51 	b.w	804ccd4 <__swbuf_r>
 804d632:	6813      	ldr	r3, [r2, #0]
 804d634:	1c58      	adds	r0, r3, #1
 804d636:	6010      	str	r0, [r2, #0]
 804d638:	7019      	strb	r1, [r3, #0]
 804d63a:	4608      	mov	r0, r1
 804d63c:	f85d 4b04 	ldr.w	r4, [sp], #4
 804d640:	4770      	bx	lr

0804d642 <__sfputs_r>:
 804d642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804d644:	4606      	mov	r6, r0
 804d646:	460f      	mov	r7, r1
 804d648:	4614      	mov	r4, r2
 804d64a:	18d5      	adds	r5, r2, r3
 804d64c:	42ac      	cmp	r4, r5
 804d64e:	d101      	bne.n	804d654 <__sfputs_r+0x12>
 804d650:	2000      	movs	r0, #0
 804d652:	e007      	b.n	804d664 <__sfputs_r+0x22>
 804d654:	463a      	mov	r2, r7
 804d656:	f814 1b01 	ldrb.w	r1, [r4], #1
 804d65a:	4630      	mov	r0, r6
 804d65c:	f7ff ffda 	bl	804d614 <__sfputc_r>
 804d660:	1c43      	adds	r3, r0, #1
 804d662:	d1f3      	bne.n	804d64c <__sfputs_r+0xa>
 804d664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0804d668 <_vfiprintf_r>:
 804d668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 804d66c:	460c      	mov	r4, r1
 804d66e:	b09d      	sub	sp, #116	; 0x74
 804d670:	4617      	mov	r7, r2
 804d672:	461d      	mov	r5, r3
 804d674:	4606      	mov	r6, r0
 804d676:	b118      	cbz	r0, 804d680 <_vfiprintf_r+0x18>
 804d678:	6983      	ldr	r3, [r0, #24]
 804d67a:	b90b      	cbnz	r3, 804d680 <_vfiprintf_r+0x18>
 804d67c:	f7ff fcda 	bl	804d034 <__sinit>
 804d680:	4b7c      	ldr	r3, [pc, #496]	; (804d874 <_vfiprintf_r+0x20c>)
 804d682:	429c      	cmp	r4, r3
 804d684:	d158      	bne.n	804d738 <_vfiprintf_r+0xd0>
 804d686:	6874      	ldr	r4, [r6, #4]
 804d688:	89a3      	ldrh	r3, [r4, #12]
 804d68a:	0718      	lsls	r0, r3, #28
 804d68c:	d55e      	bpl.n	804d74c <_vfiprintf_r+0xe4>
 804d68e:	6923      	ldr	r3, [r4, #16]
 804d690:	2b00      	cmp	r3, #0
 804d692:	d05b      	beq.n	804d74c <_vfiprintf_r+0xe4>
 804d694:	2300      	movs	r3, #0
 804d696:	9309      	str	r3, [sp, #36]	; 0x24
 804d698:	2320      	movs	r3, #32
 804d69a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 804d69e:	2330      	movs	r3, #48	; 0x30
 804d6a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 804d6a4:	9503      	str	r5, [sp, #12]
 804d6a6:	f04f 0b01 	mov.w	fp, #1
 804d6aa:	46b8      	mov	r8, r7
 804d6ac:	4645      	mov	r5, r8
 804d6ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 804d6b2:	b10b      	cbz	r3, 804d6b8 <_vfiprintf_r+0x50>
 804d6b4:	2b25      	cmp	r3, #37	; 0x25
 804d6b6:	d154      	bne.n	804d762 <_vfiprintf_r+0xfa>
 804d6b8:	ebb8 0a07 	subs.w	sl, r8, r7
 804d6bc:	d00b      	beq.n	804d6d6 <_vfiprintf_r+0x6e>
 804d6be:	4653      	mov	r3, sl
 804d6c0:	463a      	mov	r2, r7
 804d6c2:	4621      	mov	r1, r4
 804d6c4:	4630      	mov	r0, r6
 804d6c6:	f7ff ffbc 	bl	804d642 <__sfputs_r>
 804d6ca:	3001      	adds	r0, #1
 804d6cc:	f000 80c2 	beq.w	804d854 <_vfiprintf_r+0x1ec>
 804d6d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d6d2:	4453      	add	r3, sl
 804d6d4:	9309      	str	r3, [sp, #36]	; 0x24
 804d6d6:	f898 3000 	ldrb.w	r3, [r8]
 804d6da:	2b00      	cmp	r3, #0
 804d6dc:	f000 80ba 	beq.w	804d854 <_vfiprintf_r+0x1ec>
 804d6e0:	2300      	movs	r3, #0
 804d6e2:	f04f 32ff 	mov.w	r2, #4294967295
 804d6e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 804d6ea:	9304      	str	r3, [sp, #16]
 804d6ec:	9307      	str	r3, [sp, #28]
 804d6ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 804d6f2:	931a      	str	r3, [sp, #104]	; 0x68
 804d6f4:	46a8      	mov	r8, r5
 804d6f6:	2205      	movs	r2, #5
 804d6f8:	f818 1b01 	ldrb.w	r1, [r8], #1
 804d6fc:	485e      	ldr	r0, [pc, #376]	; (804d878 <_vfiprintf_r+0x210>)
 804d6fe:	f7f2 fe9f 	bl	8040440 <memchr>
 804d702:	9b04      	ldr	r3, [sp, #16]
 804d704:	bb78      	cbnz	r0, 804d766 <_vfiprintf_r+0xfe>
 804d706:	06d9      	lsls	r1, r3, #27
 804d708:	bf44      	itt	mi
 804d70a:	2220      	movmi	r2, #32
 804d70c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d710:	071a      	lsls	r2, r3, #28
 804d712:	bf44      	itt	mi
 804d714:	222b      	movmi	r2, #43	; 0x2b
 804d716:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 804d71a:	782a      	ldrb	r2, [r5, #0]
 804d71c:	2a2a      	cmp	r2, #42	; 0x2a
 804d71e:	d02a      	beq.n	804d776 <_vfiprintf_r+0x10e>
 804d720:	9a07      	ldr	r2, [sp, #28]
 804d722:	46a8      	mov	r8, r5
 804d724:	2000      	movs	r0, #0
 804d726:	250a      	movs	r5, #10
 804d728:	4641      	mov	r1, r8
 804d72a:	f811 3b01 	ldrb.w	r3, [r1], #1
 804d72e:	3b30      	subs	r3, #48	; 0x30
 804d730:	2b09      	cmp	r3, #9
 804d732:	d969      	bls.n	804d808 <_vfiprintf_r+0x1a0>
 804d734:	b360      	cbz	r0, 804d790 <_vfiprintf_r+0x128>
 804d736:	e024      	b.n	804d782 <_vfiprintf_r+0x11a>
 804d738:	4b50      	ldr	r3, [pc, #320]	; (804d87c <_vfiprintf_r+0x214>)
 804d73a:	429c      	cmp	r4, r3
 804d73c:	d101      	bne.n	804d742 <_vfiprintf_r+0xda>
 804d73e:	68b4      	ldr	r4, [r6, #8]
 804d740:	e7a2      	b.n	804d688 <_vfiprintf_r+0x20>
 804d742:	4b4f      	ldr	r3, [pc, #316]	; (804d880 <_vfiprintf_r+0x218>)
 804d744:	429c      	cmp	r4, r3
 804d746:	bf08      	it	eq
 804d748:	68f4      	ldreq	r4, [r6, #12]
 804d74a:	e79d      	b.n	804d688 <_vfiprintf_r+0x20>
 804d74c:	4621      	mov	r1, r4
 804d74e:	4630      	mov	r0, r6
 804d750:	f7ff fb12 	bl	804cd78 <__swsetup_r>
 804d754:	2800      	cmp	r0, #0
 804d756:	d09d      	beq.n	804d694 <_vfiprintf_r+0x2c>
 804d758:	f04f 30ff 	mov.w	r0, #4294967295
 804d75c:	b01d      	add	sp, #116	; 0x74
 804d75e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 804d762:	46a8      	mov	r8, r5
 804d764:	e7a2      	b.n	804d6ac <_vfiprintf_r+0x44>
 804d766:	4a44      	ldr	r2, [pc, #272]	; (804d878 <_vfiprintf_r+0x210>)
 804d768:	1a80      	subs	r0, r0, r2
 804d76a:	fa0b f000 	lsl.w	r0, fp, r0
 804d76e:	4318      	orrs	r0, r3
 804d770:	9004      	str	r0, [sp, #16]
 804d772:	4645      	mov	r5, r8
 804d774:	e7be      	b.n	804d6f4 <_vfiprintf_r+0x8c>
 804d776:	9a03      	ldr	r2, [sp, #12]
 804d778:	1d11      	adds	r1, r2, #4
 804d77a:	6812      	ldr	r2, [r2, #0]
 804d77c:	9103      	str	r1, [sp, #12]
 804d77e:	2a00      	cmp	r2, #0
 804d780:	db01      	blt.n	804d786 <_vfiprintf_r+0x11e>
 804d782:	9207      	str	r2, [sp, #28]
 804d784:	e004      	b.n	804d790 <_vfiprintf_r+0x128>
 804d786:	4252      	negs	r2, r2
 804d788:	f043 0302 	orr.w	r3, r3, #2
 804d78c:	9207      	str	r2, [sp, #28]
 804d78e:	9304      	str	r3, [sp, #16]
 804d790:	f898 3000 	ldrb.w	r3, [r8]
 804d794:	2b2e      	cmp	r3, #46	; 0x2e
 804d796:	d10e      	bne.n	804d7b6 <_vfiprintf_r+0x14e>
 804d798:	f898 3001 	ldrb.w	r3, [r8, #1]
 804d79c:	2b2a      	cmp	r3, #42	; 0x2a
 804d79e:	d138      	bne.n	804d812 <_vfiprintf_r+0x1aa>
 804d7a0:	9b03      	ldr	r3, [sp, #12]
 804d7a2:	1d1a      	adds	r2, r3, #4
 804d7a4:	681b      	ldr	r3, [r3, #0]
 804d7a6:	9203      	str	r2, [sp, #12]
 804d7a8:	2b00      	cmp	r3, #0
 804d7aa:	bfb8      	it	lt
 804d7ac:	f04f 33ff 	movlt.w	r3, #4294967295
 804d7b0:	f108 0802 	add.w	r8, r8, #2
 804d7b4:	9305      	str	r3, [sp, #20]
 804d7b6:	4d33      	ldr	r5, [pc, #204]	; (804d884 <_vfiprintf_r+0x21c>)
 804d7b8:	f898 1000 	ldrb.w	r1, [r8]
 804d7bc:	2203      	movs	r2, #3
 804d7be:	4628      	mov	r0, r5
 804d7c0:	f7f2 fe3e 	bl	8040440 <memchr>
 804d7c4:	b140      	cbz	r0, 804d7d8 <_vfiprintf_r+0x170>
 804d7c6:	2340      	movs	r3, #64	; 0x40
 804d7c8:	1b40      	subs	r0, r0, r5
 804d7ca:	fa03 f000 	lsl.w	r0, r3, r0
 804d7ce:	9b04      	ldr	r3, [sp, #16]
 804d7d0:	4303      	orrs	r3, r0
 804d7d2:	f108 0801 	add.w	r8, r8, #1
 804d7d6:	9304      	str	r3, [sp, #16]
 804d7d8:	f898 1000 	ldrb.w	r1, [r8]
 804d7dc:	482a      	ldr	r0, [pc, #168]	; (804d888 <_vfiprintf_r+0x220>)
 804d7de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 804d7e2:	2206      	movs	r2, #6
 804d7e4:	f108 0701 	add.w	r7, r8, #1
 804d7e8:	f7f2 fe2a 	bl	8040440 <memchr>
 804d7ec:	2800      	cmp	r0, #0
 804d7ee:	d037      	beq.n	804d860 <_vfiprintf_r+0x1f8>
 804d7f0:	4b26      	ldr	r3, [pc, #152]	; (804d88c <_vfiprintf_r+0x224>)
 804d7f2:	bb1b      	cbnz	r3, 804d83c <_vfiprintf_r+0x1d4>
 804d7f4:	9b03      	ldr	r3, [sp, #12]
 804d7f6:	3307      	adds	r3, #7
 804d7f8:	f023 0307 	bic.w	r3, r3, #7
 804d7fc:	3308      	adds	r3, #8
 804d7fe:	9303      	str	r3, [sp, #12]
 804d800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 804d802:	444b      	add	r3, r9
 804d804:	9309      	str	r3, [sp, #36]	; 0x24
 804d806:	e750      	b.n	804d6aa <_vfiprintf_r+0x42>
 804d808:	fb05 3202 	mla	r2, r5, r2, r3
 804d80c:	2001      	movs	r0, #1
 804d80e:	4688      	mov	r8, r1
 804d810:	e78a      	b.n	804d728 <_vfiprintf_r+0xc0>
 804d812:	2300      	movs	r3, #0
 804d814:	f108 0801 	add.w	r8, r8, #1
 804d818:	9305      	str	r3, [sp, #20]
 804d81a:	4619      	mov	r1, r3
 804d81c:	250a      	movs	r5, #10
 804d81e:	4640      	mov	r0, r8
 804d820:	f810 2b01 	ldrb.w	r2, [r0], #1
 804d824:	3a30      	subs	r2, #48	; 0x30
 804d826:	2a09      	cmp	r2, #9
 804d828:	d903      	bls.n	804d832 <_vfiprintf_r+0x1ca>
 804d82a:	2b00      	cmp	r3, #0
 804d82c:	d0c3      	beq.n	804d7b6 <_vfiprintf_r+0x14e>
 804d82e:	9105      	str	r1, [sp, #20]
 804d830:	e7c1      	b.n	804d7b6 <_vfiprintf_r+0x14e>
 804d832:	fb05 2101 	mla	r1, r5, r1, r2
 804d836:	2301      	movs	r3, #1
 804d838:	4680      	mov	r8, r0
 804d83a:	e7f0      	b.n	804d81e <_vfiprintf_r+0x1b6>
 804d83c:	ab03      	add	r3, sp, #12
 804d83e:	9300      	str	r3, [sp, #0]
 804d840:	4622      	mov	r2, r4
 804d842:	4b13      	ldr	r3, [pc, #76]	; (804d890 <_vfiprintf_r+0x228>)
 804d844:	a904      	add	r1, sp, #16
 804d846:	4630      	mov	r0, r6
 804d848:	f3af 8000 	nop.w
 804d84c:	f1b0 3fff 	cmp.w	r0, #4294967295
 804d850:	4681      	mov	r9, r0
 804d852:	d1d5      	bne.n	804d800 <_vfiprintf_r+0x198>
 804d854:	89a3      	ldrh	r3, [r4, #12]
 804d856:	065b      	lsls	r3, r3, #25
 804d858:	f53f af7e 	bmi.w	804d758 <_vfiprintf_r+0xf0>
 804d85c:	9809      	ldr	r0, [sp, #36]	; 0x24
 804d85e:	e77d      	b.n	804d75c <_vfiprintf_r+0xf4>
 804d860:	ab03      	add	r3, sp, #12
 804d862:	9300      	str	r3, [sp, #0]
 804d864:	4622      	mov	r2, r4
 804d866:	4b0a      	ldr	r3, [pc, #40]	; (804d890 <_vfiprintf_r+0x228>)
 804d868:	a904      	add	r1, sp, #16
 804d86a:	4630      	mov	r0, r6
 804d86c:	f000 f888 	bl	804d980 <_printf_i>
 804d870:	e7ec      	b.n	804d84c <_vfiprintf_r+0x1e4>
 804d872:	bf00      	nop
 804d874:	0804edb0 	.word	0x0804edb0
 804d878:	0804edf0 	.word	0x0804edf0
 804d87c:	0804edd0 	.word	0x0804edd0
 804d880:	0804ed90 	.word	0x0804ed90
 804d884:	0804edf6 	.word	0x0804edf6
 804d888:	0804edfa 	.word	0x0804edfa
 804d88c:	00000000 	.word	0x00000000
 804d890:	0804d643 	.word	0x0804d643

0804d894 <_printf_common>:
 804d894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 804d898:	4691      	mov	r9, r2
 804d89a:	461f      	mov	r7, r3
 804d89c:	688a      	ldr	r2, [r1, #8]
 804d89e:	690b      	ldr	r3, [r1, #16]
 804d8a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 804d8a4:	4293      	cmp	r3, r2
 804d8a6:	bfb8      	it	lt
 804d8a8:	4613      	movlt	r3, r2
 804d8aa:	f8c9 3000 	str.w	r3, [r9]
 804d8ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 804d8b2:	4606      	mov	r6, r0
 804d8b4:	460c      	mov	r4, r1
 804d8b6:	b112      	cbz	r2, 804d8be <_printf_common+0x2a>
 804d8b8:	3301      	adds	r3, #1
 804d8ba:	f8c9 3000 	str.w	r3, [r9]
 804d8be:	6823      	ldr	r3, [r4, #0]
 804d8c0:	0699      	lsls	r1, r3, #26
 804d8c2:	bf42      	ittt	mi
 804d8c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 804d8c8:	3302      	addmi	r3, #2
 804d8ca:	f8c9 3000 	strmi.w	r3, [r9]
 804d8ce:	6825      	ldr	r5, [r4, #0]
 804d8d0:	f015 0506 	ands.w	r5, r5, #6
 804d8d4:	d107      	bne.n	804d8e6 <_printf_common+0x52>
 804d8d6:	f104 0a19 	add.w	sl, r4, #25
 804d8da:	68e3      	ldr	r3, [r4, #12]
 804d8dc:	f8d9 2000 	ldr.w	r2, [r9]
 804d8e0:	1a9b      	subs	r3, r3, r2
 804d8e2:	42ab      	cmp	r3, r5
 804d8e4:	dc28      	bgt.n	804d938 <_printf_common+0xa4>
 804d8e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 804d8ea:	6822      	ldr	r2, [r4, #0]
 804d8ec:	3300      	adds	r3, #0
 804d8ee:	bf18      	it	ne
 804d8f0:	2301      	movne	r3, #1
 804d8f2:	0692      	lsls	r2, r2, #26
 804d8f4:	d42d      	bmi.n	804d952 <_printf_common+0xbe>
 804d8f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 804d8fa:	4639      	mov	r1, r7
 804d8fc:	4630      	mov	r0, r6
 804d8fe:	47c0      	blx	r8
 804d900:	3001      	adds	r0, #1
 804d902:	d020      	beq.n	804d946 <_printf_common+0xb2>
 804d904:	6823      	ldr	r3, [r4, #0]
 804d906:	68e5      	ldr	r5, [r4, #12]
 804d908:	f8d9 2000 	ldr.w	r2, [r9]
 804d90c:	f003 0306 	and.w	r3, r3, #6
 804d910:	2b04      	cmp	r3, #4
 804d912:	bf08      	it	eq
 804d914:	1aad      	subeq	r5, r5, r2
 804d916:	68a3      	ldr	r3, [r4, #8]
 804d918:	6922      	ldr	r2, [r4, #16]
 804d91a:	bf0c      	ite	eq
 804d91c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 804d920:	2500      	movne	r5, #0
 804d922:	4293      	cmp	r3, r2
 804d924:	bfc4      	itt	gt
 804d926:	1a9b      	subgt	r3, r3, r2
 804d928:	18ed      	addgt	r5, r5, r3
 804d92a:	f04f 0900 	mov.w	r9, #0
 804d92e:	341a      	adds	r4, #26
 804d930:	454d      	cmp	r5, r9
 804d932:	d11a      	bne.n	804d96a <_printf_common+0xd6>
 804d934:	2000      	movs	r0, #0
 804d936:	e008      	b.n	804d94a <_printf_common+0xb6>
 804d938:	2301      	movs	r3, #1
 804d93a:	4652      	mov	r2, sl
 804d93c:	4639      	mov	r1, r7
 804d93e:	4630      	mov	r0, r6
 804d940:	47c0      	blx	r8
 804d942:	3001      	adds	r0, #1
 804d944:	d103      	bne.n	804d94e <_printf_common+0xba>
 804d946:	f04f 30ff 	mov.w	r0, #4294967295
 804d94a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804d94e:	3501      	adds	r5, #1
 804d950:	e7c3      	b.n	804d8da <_printf_common+0x46>
 804d952:	18e1      	adds	r1, r4, r3
 804d954:	1c5a      	adds	r2, r3, #1
 804d956:	2030      	movs	r0, #48	; 0x30
 804d958:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 804d95c:	4422      	add	r2, r4
 804d95e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 804d962:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 804d966:	3302      	adds	r3, #2
 804d968:	e7c5      	b.n	804d8f6 <_printf_common+0x62>
 804d96a:	2301      	movs	r3, #1
 804d96c:	4622      	mov	r2, r4
 804d96e:	4639      	mov	r1, r7
 804d970:	4630      	mov	r0, r6
 804d972:	47c0      	blx	r8
 804d974:	3001      	adds	r0, #1
 804d976:	d0e6      	beq.n	804d946 <_printf_common+0xb2>
 804d978:	f109 0901 	add.w	r9, r9, #1
 804d97c:	e7d8      	b.n	804d930 <_printf_common+0x9c>
	...

0804d980 <_printf_i>:
 804d980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 804d984:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 804d988:	460c      	mov	r4, r1
 804d98a:	7e09      	ldrb	r1, [r1, #24]
 804d98c:	b085      	sub	sp, #20
 804d98e:	296e      	cmp	r1, #110	; 0x6e
 804d990:	4617      	mov	r7, r2
 804d992:	4606      	mov	r6, r0
 804d994:	4698      	mov	r8, r3
 804d996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 804d998:	f000 80b3 	beq.w	804db02 <_printf_i+0x182>
 804d99c:	d822      	bhi.n	804d9e4 <_printf_i+0x64>
 804d99e:	2963      	cmp	r1, #99	; 0x63
 804d9a0:	d036      	beq.n	804da10 <_printf_i+0x90>
 804d9a2:	d80a      	bhi.n	804d9ba <_printf_i+0x3a>
 804d9a4:	2900      	cmp	r1, #0
 804d9a6:	f000 80b9 	beq.w	804db1c <_printf_i+0x19c>
 804d9aa:	2958      	cmp	r1, #88	; 0x58
 804d9ac:	f000 8083 	beq.w	804dab6 <_printf_i+0x136>
 804d9b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804d9b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 804d9b8:	e032      	b.n	804da20 <_printf_i+0xa0>
 804d9ba:	2964      	cmp	r1, #100	; 0x64
 804d9bc:	d001      	beq.n	804d9c2 <_printf_i+0x42>
 804d9be:	2969      	cmp	r1, #105	; 0x69
 804d9c0:	d1f6      	bne.n	804d9b0 <_printf_i+0x30>
 804d9c2:	6820      	ldr	r0, [r4, #0]
 804d9c4:	6813      	ldr	r3, [r2, #0]
 804d9c6:	0605      	lsls	r5, r0, #24
 804d9c8:	f103 0104 	add.w	r1, r3, #4
 804d9cc:	d52a      	bpl.n	804da24 <_printf_i+0xa4>
 804d9ce:	681b      	ldr	r3, [r3, #0]
 804d9d0:	6011      	str	r1, [r2, #0]
 804d9d2:	2b00      	cmp	r3, #0
 804d9d4:	da03      	bge.n	804d9de <_printf_i+0x5e>
 804d9d6:	222d      	movs	r2, #45	; 0x2d
 804d9d8:	425b      	negs	r3, r3
 804d9da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 804d9de:	486f      	ldr	r0, [pc, #444]	; (804db9c <_printf_i+0x21c>)
 804d9e0:	220a      	movs	r2, #10
 804d9e2:	e039      	b.n	804da58 <_printf_i+0xd8>
 804d9e4:	2973      	cmp	r1, #115	; 0x73
 804d9e6:	f000 809d 	beq.w	804db24 <_printf_i+0x1a4>
 804d9ea:	d808      	bhi.n	804d9fe <_printf_i+0x7e>
 804d9ec:	296f      	cmp	r1, #111	; 0x6f
 804d9ee:	d020      	beq.n	804da32 <_printf_i+0xb2>
 804d9f0:	2970      	cmp	r1, #112	; 0x70
 804d9f2:	d1dd      	bne.n	804d9b0 <_printf_i+0x30>
 804d9f4:	6823      	ldr	r3, [r4, #0]
 804d9f6:	f043 0320 	orr.w	r3, r3, #32
 804d9fa:	6023      	str	r3, [r4, #0]
 804d9fc:	e003      	b.n	804da06 <_printf_i+0x86>
 804d9fe:	2975      	cmp	r1, #117	; 0x75
 804da00:	d017      	beq.n	804da32 <_printf_i+0xb2>
 804da02:	2978      	cmp	r1, #120	; 0x78
 804da04:	d1d4      	bne.n	804d9b0 <_printf_i+0x30>
 804da06:	2378      	movs	r3, #120	; 0x78
 804da08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 804da0c:	4864      	ldr	r0, [pc, #400]	; (804dba0 <_printf_i+0x220>)
 804da0e:	e055      	b.n	804dabc <_printf_i+0x13c>
 804da10:	6813      	ldr	r3, [r2, #0]
 804da12:	1d19      	adds	r1, r3, #4
 804da14:	681b      	ldr	r3, [r3, #0]
 804da16:	6011      	str	r1, [r2, #0]
 804da18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804da1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 804da20:	2301      	movs	r3, #1
 804da22:	e08c      	b.n	804db3e <_printf_i+0x1be>
 804da24:	681b      	ldr	r3, [r3, #0]
 804da26:	6011      	str	r1, [r2, #0]
 804da28:	f010 0f40 	tst.w	r0, #64	; 0x40
 804da2c:	bf18      	it	ne
 804da2e:	b21b      	sxthne	r3, r3
 804da30:	e7cf      	b.n	804d9d2 <_printf_i+0x52>
 804da32:	6813      	ldr	r3, [r2, #0]
 804da34:	6825      	ldr	r5, [r4, #0]
 804da36:	1d18      	adds	r0, r3, #4
 804da38:	6010      	str	r0, [r2, #0]
 804da3a:	0628      	lsls	r0, r5, #24
 804da3c:	d501      	bpl.n	804da42 <_printf_i+0xc2>
 804da3e:	681b      	ldr	r3, [r3, #0]
 804da40:	e002      	b.n	804da48 <_printf_i+0xc8>
 804da42:	0668      	lsls	r0, r5, #25
 804da44:	d5fb      	bpl.n	804da3e <_printf_i+0xbe>
 804da46:	881b      	ldrh	r3, [r3, #0]
 804da48:	4854      	ldr	r0, [pc, #336]	; (804db9c <_printf_i+0x21c>)
 804da4a:	296f      	cmp	r1, #111	; 0x6f
 804da4c:	bf14      	ite	ne
 804da4e:	220a      	movne	r2, #10
 804da50:	2208      	moveq	r2, #8
 804da52:	2100      	movs	r1, #0
 804da54:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 804da58:	6865      	ldr	r5, [r4, #4]
 804da5a:	60a5      	str	r5, [r4, #8]
 804da5c:	2d00      	cmp	r5, #0
 804da5e:	f2c0 8095 	blt.w	804db8c <_printf_i+0x20c>
 804da62:	6821      	ldr	r1, [r4, #0]
 804da64:	f021 0104 	bic.w	r1, r1, #4
 804da68:	6021      	str	r1, [r4, #0]
 804da6a:	2b00      	cmp	r3, #0
 804da6c:	d13d      	bne.n	804daea <_printf_i+0x16a>
 804da6e:	2d00      	cmp	r5, #0
 804da70:	f040 808e 	bne.w	804db90 <_printf_i+0x210>
 804da74:	4665      	mov	r5, ip
 804da76:	2a08      	cmp	r2, #8
 804da78:	d10b      	bne.n	804da92 <_printf_i+0x112>
 804da7a:	6823      	ldr	r3, [r4, #0]
 804da7c:	07db      	lsls	r3, r3, #31
 804da7e:	d508      	bpl.n	804da92 <_printf_i+0x112>
 804da80:	6923      	ldr	r3, [r4, #16]
 804da82:	6862      	ldr	r2, [r4, #4]
 804da84:	429a      	cmp	r2, r3
 804da86:	bfde      	ittt	le
 804da88:	2330      	movle	r3, #48	; 0x30
 804da8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 804da8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 804da92:	ebac 0305 	sub.w	r3, ip, r5
 804da96:	6123      	str	r3, [r4, #16]
 804da98:	f8cd 8000 	str.w	r8, [sp]
 804da9c:	463b      	mov	r3, r7
 804da9e:	aa03      	add	r2, sp, #12
 804daa0:	4621      	mov	r1, r4
 804daa2:	4630      	mov	r0, r6
 804daa4:	f7ff fef6 	bl	804d894 <_printf_common>
 804daa8:	3001      	adds	r0, #1
 804daaa:	d14d      	bne.n	804db48 <_printf_i+0x1c8>
 804daac:	f04f 30ff 	mov.w	r0, #4294967295
 804dab0:	b005      	add	sp, #20
 804dab2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 804dab6:	4839      	ldr	r0, [pc, #228]	; (804db9c <_printf_i+0x21c>)
 804dab8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 804dabc:	6813      	ldr	r3, [r2, #0]
 804dabe:	6821      	ldr	r1, [r4, #0]
 804dac0:	1d1d      	adds	r5, r3, #4
 804dac2:	681b      	ldr	r3, [r3, #0]
 804dac4:	6015      	str	r5, [r2, #0]
 804dac6:	060a      	lsls	r2, r1, #24
 804dac8:	d50b      	bpl.n	804dae2 <_printf_i+0x162>
 804daca:	07ca      	lsls	r2, r1, #31
 804dacc:	bf44      	itt	mi
 804dace:	f041 0120 	orrmi.w	r1, r1, #32
 804dad2:	6021      	strmi	r1, [r4, #0]
 804dad4:	b91b      	cbnz	r3, 804dade <_printf_i+0x15e>
 804dad6:	6822      	ldr	r2, [r4, #0]
 804dad8:	f022 0220 	bic.w	r2, r2, #32
 804dadc:	6022      	str	r2, [r4, #0]
 804dade:	2210      	movs	r2, #16
 804dae0:	e7b7      	b.n	804da52 <_printf_i+0xd2>
 804dae2:	064d      	lsls	r5, r1, #25
 804dae4:	bf48      	it	mi
 804dae6:	b29b      	uxthmi	r3, r3
 804dae8:	e7ef      	b.n	804daca <_printf_i+0x14a>
 804daea:	4665      	mov	r5, ip
 804daec:	fbb3 f1f2 	udiv	r1, r3, r2
 804daf0:	fb02 3311 	mls	r3, r2, r1, r3
 804daf4:	5cc3      	ldrb	r3, [r0, r3]
 804daf6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 804dafa:	460b      	mov	r3, r1
 804dafc:	2900      	cmp	r1, #0
 804dafe:	d1f5      	bne.n	804daec <_printf_i+0x16c>
 804db00:	e7b9      	b.n	804da76 <_printf_i+0xf6>
 804db02:	6813      	ldr	r3, [r2, #0]
 804db04:	6825      	ldr	r5, [r4, #0]
 804db06:	6961      	ldr	r1, [r4, #20]
 804db08:	1d18      	adds	r0, r3, #4
 804db0a:	6010      	str	r0, [r2, #0]
 804db0c:	0628      	lsls	r0, r5, #24
 804db0e:	681b      	ldr	r3, [r3, #0]
 804db10:	d501      	bpl.n	804db16 <_printf_i+0x196>
 804db12:	6019      	str	r1, [r3, #0]
 804db14:	e002      	b.n	804db1c <_printf_i+0x19c>
 804db16:	066a      	lsls	r2, r5, #25
 804db18:	d5fb      	bpl.n	804db12 <_printf_i+0x192>
 804db1a:	8019      	strh	r1, [r3, #0]
 804db1c:	2300      	movs	r3, #0
 804db1e:	6123      	str	r3, [r4, #16]
 804db20:	4665      	mov	r5, ip
 804db22:	e7b9      	b.n	804da98 <_printf_i+0x118>
 804db24:	6813      	ldr	r3, [r2, #0]
 804db26:	1d19      	adds	r1, r3, #4
 804db28:	6011      	str	r1, [r2, #0]
 804db2a:	681d      	ldr	r5, [r3, #0]
 804db2c:	6862      	ldr	r2, [r4, #4]
 804db2e:	2100      	movs	r1, #0
 804db30:	4628      	mov	r0, r5
 804db32:	f7f2 fc85 	bl	8040440 <memchr>
 804db36:	b108      	cbz	r0, 804db3c <_printf_i+0x1bc>
 804db38:	1b40      	subs	r0, r0, r5
 804db3a:	6060      	str	r0, [r4, #4]
 804db3c:	6863      	ldr	r3, [r4, #4]
 804db3e:	6123      	str	r3, [r4, #16]
 804db40:	2300      	movs	r3, #0
 804db42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 804db46:	e7a7      	b.n	804da98 <_printf_i+0x118>
 804db48:	6923      	ldr	r3, [r4, #16]
 804db4a:	462a      	mov	r2, r5
 804db4c:	4639      	mov	r1, r7
 804db4e:	4630      	mov	r0, r6
 804db50:	47c0      	blx	r8
 804db52:	3001      	adds	r0, #1
 804db54:	d0aa      	beq.n	804daac <_printf_i+0x12c>
 804db56:	6823      	ldr	r3, [r4, #0]
 804db58:	079b      	lsls	r3, r3, #30
 804db5a:	d413      	bmi.n	804db84 <_printf_i+0x204>
 804db5c:	68e0      	ldr	r0, [r4, #12]
 804db5e:	9b03      	ldr	r3, [sp, #12]
 804db60:	4298      	cmp	r0, r3
 804db62:	bfb8      	it	lt
 804db64:	4618      	movlt	r0, r3
 804db66:	e7a3      	b.n	804dab0 <_printf_i+0x130>
 804db68:	2301      	movs	r3, #1
 804db6a:	464a      	mov	r2, r9
 804db6c:	4639      	mov	r1, r7
 804db6e:	4630      	mov	r0, r6
 804db70:	47c0      	blx	r8
 804db72:	3001      	adds	r0, #1
 804db74:	d09a      	beq.n	804daac <_printf_i+0x12c>
 804db76:	3501      	adds	r5, #1
 804db78:	68e3      	ldr	r3, [r4, #12]
 804db7a:	9a03      	ldr	r2, [sp, #12]
 804db7c:	1a9b      	subs	r3, r3, r2
 804db7e:	42ab      	cmp	r3, r5
 804db80:	dcf2      	bgt.n	804db68 <_printf_i+0x1e8>
 804db82:	e7eb      	b.n	804db5c <_printf_i+0x1dc>
 804db84:	2500      	movs	r5, #0
 804db86:	f104 0919 	add.w	r9, r4, #25
 804db8a:	e7f5      	b.n	804db78 <_printf_i+0x1f8>
 804db8c:	2b00      	cmp	r3, #0
 804db8e:	d1ac      	bne.n	804daea <_printf_i+0x16a>
 804db90:	7803      	ldrb	r3, [r0, #0]
 804db92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 804db96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 804db9a:	e76c      	b.n	804da76 <_printf_i+0xf6>
 804db9c:	0804ee01 	.word	0x0804ee01
 804dba0:	0804ee12 	.word	0x0804ee12

0804dba4 <_sbrk_r>:
 804dba4:	b538      	push	{r3, r4, r5, lr}
 804dba6:	4c06      	ldr	r4, [pc, #24]	; (804dbc0 <_sbrk_r+0x1c>)
 804dba8:	2300      	movs	r3, #0
 804dbaa:	4605      	mov	r5, r0
 804dbac:	4608      	mov	r0, r1
 804dbae:	6023      	str	r3, [r4, #0]
 804dbb0:	f000 fa74 	bl	804e09c <_sbrk>
 804dbb4:	1c43      	adds	r3, r0, #1
 804dbb6:	d102      	bne.n	804dbbe <_sbrk_r+0x1a>
 804dbb8:	6823      	ldr	r3, [r4, #0]
 804dbba:	b103      	cbz	r3, 804dbbe <_sbrk_r+0x1a>
 804dbbc:	602b      	str	r3, [r5, #0]
 804dbbe:	bd38      	pop	{r3, r4, r5, pc}
 804dbc0:	2000c388 	.word	0x2000c388

0804dbc4 <__sread>:
 804dbc4:	b510      	push	{r4, lr}
 804dbc6:	460c      	mov	r4, r1
 804dbc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dbcc:	f000 f8d6 	bl	804dd7c <_read_r>
 804dbd0:	2800      	cmp	r0, #0
 804dbd2:	bfab      	itete	ge
 804dbd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 804dbd6:	89a3      	ldrhlt	r3, [r4, #12]
 804dbd8:	181b      	addge	r3, r3, r0
 804dbda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 804dbde:	bfac      	ite	ge
 804dbe0:	6563      	strge	r3, [r4, #84]	; 0x54
 804dbe2:	81a3      	strhlt	r3, [r4, #12]
 804dbe4:	bd10      	pop	{r4, pc}

0804dbe6 <__swrite>:
 804dbe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804dbea:	461f      	mov	r7, r3
 804dbec:	898b      	ldrh	r3, [r1, #12]
 804dbee:	05db      	lsls	r3, r3, #23
 804dbf0:	4605      	mov	r5, r0
 804dbf2:	460c      	mov	r4, r1
 804dbf4:	4616      	mov	r6, r2
 804dbf6:	d505      	bpl.n	804dc04 <__swrite+0x1e>
 804dbf8:	2302      	movs	r3, #2
 804dbfa:	2200      	movs	r2, #0
 804dbfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc00:	f000 f868 	bl	804dcd4 <_lseek_r>
 804dc04:	89a3      	ldrh	r3, [r4, #12]
 804dc06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804dc0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 804dc0e:	81a3      	strh	r3, [r4, #12]
 804dc10:	4632      	mov	r2, r6
 804dc12:	463b      	mov	r3, r7
 804dc14:	4628      	mov	r0, r5
 804dc16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804dc1a:	f000 b817 	b.w	804dc4c <_write_r>

0804dc1e <__sseek>:
 804dc1e:	b510      	push	{r4, lr}
 804dc20:	460c      	mov	r4, r1
 804dc22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc26:	f000 f855 	bl	804dcd4 <_lseek_r>
 804dc2a:	1c43      	adds	r3, r0, #1
 804dc2c:	89a3      	ldrh	r3, [r4, #12]
 804dc2e:	bf15      	itete	ne
 804dc30:	6560      	strne	r0, [r4, #84]	; 0x54
 804dc32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 804dc36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 804dc3a:	81a3      	strheq	r3, [r4, #12]
 804dc3c:	bf18      	it	ne
 804dc3e:	81a3      	strhne	r3, [r4, #12]
 804dc40:	bd10      	pop	{r4, pc}

0804dc42 <__sclose>:
 804dc42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804dc46:	f000 b813 	b.w	804dc70 <_close_r>
	...

0804dc4c <_write_r>:
 804dc4c:	b538      	push	{r3, r4, r5, lr}
 804dc4e:	4c07      	ldr	r4, [pc, #28]	; (804dc6c <_write_r+0x20>)
 804dc50:	4605      	mov	r5, r0
 804dc52:	4608      	mov	r0, r1
 804dc54:	4611      	mov	r1, r2
 804dc56:	2200      	movs	r2, #0
 804dc58:	6022      	str	r2, [r4, #0]
 804dc5a:	461a      	mov	r2, r3
 804dc5c:	f000 fa2c 	bl	804e0b8 <_write>
 804dc60:	1c43      	adds	r3, r0, #1
 804dc62:	d102      	bne.n	804dc6a <_write_r+0x1e>
 804dc64:	6823      	ldr	r3, [r4, #0]
 804dc66:	b103      	cbz	r3, 804dc6a <_write_r+0x1e>
 804dc68:	602b      	str	r3, [r5, #0]
 804dc6a:	bd38      	pop	{r3, r4, r5, pc}
 804dc6c:	2000c388 	.word	0x2000c388

0804dc70 <_close_r>:
 804dc70:	b538      	push	{r3, r4, r5, lr}
 804dc72:	4c06      	ldr	r4, [pc, #24]	; (804dc8c <_close_r+0x1c>)
 804dc74:	2300      	movs	r3, #0
 804dc76:	4605      	mov	r5, r0
 804dc78:	4608      	mov	r0, r1
 804dc7a:	6023      	str	r3, [r4, #0]
 804dc7c:	f000 f9e6 	bl	804e04c <_close>
 804dc80:	1c43      	adds	r3, r0, #1
 804dc82:	d102      	bne.n	804dc8a <_close_r+0x1a>
 804dc84:	6823      	ldr	r3, [r4, #0]
 804dc86:	b103      	cbz	r3, 804dc8a <_close_r+0x1a>
 804dc88:	602b      	str	r3, [r5, #0]
 804dc8a:	bd38      	pop	{r3, r4, r5, pc}
 804dc8c:	2000c388 	.word	0x2000c388

0804dc90 <_fstat_r>:
 804dc90:	b538      	push	{r3, r4, r5, lr}
 804dc92:	4c07      	ldr	r4, [pc, #28]	; (804dcb0 <_fstat_r+0x20>)
 804dc94:	2300      	movs	r3, #0
 804dc96:	4605      	mov	r5, r0
 804dc98:	4608      	mov	r0, r1
 804dc9a:	4611      	mov	r1, r2
 804dc9c:	6023      	str	r3, [r4, #0]
 804dc9e:	f000 f9dd 	bl	804e05c <_fstat>
 804dca2:	1c43      	adds	r3, r0, #1
 804dca4:	d102      	bne.n	804dcac <_fstat_r+0x1c>
 804dca6:	6823      	ldr	r3, [r4, #0]
 804dca8:	b103      	cbz	r3, 804dcac <_fstat_r+0x1c>
 804dcaa:	602b      	str	r3, [r5, #0]
 804dcac:	bd38      	pop	{r3, r4, r5, pc}
 804dcae:	bf00      	nop
 804dcb0:	2000c388 	.word	0x2000c388

0804dcb4 <_isatty_r>:
 804dcb4:	b538      	push	{r3, r4, r5, lr}
 804dcb6:	4c06      	ldr	r4, [pc, #24]	; (804dcd0 <_isatty_r+0x1c>)
 804dcb8:	2300      	movs	r3, #0
 804dcba:	4605      	mov	r5, r0
 804dcbc:	4608      	mov	r0, r1
 804dcbe:	6023      	str	r3, [r4, #0]
 804dcc0:	f000 f9d4 	bl	804e06c <_isatty>
 804dcc4:	1c43      	adds	r3, r0, #1
 804dcc6:	d102      	bne.n	804dcce <_isatty_r+0x1a>
 804dcc8:	6823      	ldr	r3, [r4, #0]
 804dcca:	b103      	cbz	r3, 804dcce <_isatty_r+0x1a>
 804dccc:	602b      	str	r3, [r5, #0]
 804dcce:	bd38      	pop	{r3, r4, r5, pc}
 804dcd0:	2000c388 	.word	0x2000c388

0804dcd4 <_lseek_r>:
 804dcd4:	b538      	push	{r3, r4, r5, lr}
 804dcd6:	4c07      	ldr	r4, [pc, #28]	; (804dcf4 <_lseek_r+0x20>)
 804dcd8:	4605      	mov	r5, r0
 804dcda:	4608      	mov	r0, r1
 804dcdc:	4611      	mov	r1, r2
 804dcde:	2200      	movs	r2, #0
 804dce0:	6022      	str	r2, [r4, #0]
 804dce2:	461a      	mov	r2, r3
 804dce4:	f000 f9ca 	bl	804e07c <_lseek>
 804dce8:	1c43      	adds	r3, r0, #1
 804dcea:	d102      	bne.n	804dcf2 <_lseek_r+0x1e>
 804dcec:	6823      	ldr	r3, [r4, #0]
 804dcee:	b103      	cbz	r3, 804dcf2 <_lseek_r+0x1e>
 804dcf0:	602b      	str	r3, [r5, #0]
 804dcf2:	bd38      	pop	{r3, r4, r5, pc}
 804dcf4:	2000c388 	.word	0x2000c388

0804dcf8 <memmove>:
 804dcf8:	4288      	cmp	r0, r1
 804dcfa:	b510      	push	{r4, lr}
 804dcfc:	eb01 0302 	add.w	r3, r1, r2
 804dd00:	d807      	bhi.n	804dd12 <memmove+0x1a>
 804dd02:	1e42      	subs	r2, r0, #1
 804dd04:	4299      	cmp	r1, r3
 804dd06:	d00a      	beq.n	804dd1e <memmove+0x26>
 804dd08:	f811 4b01 	ldrb.w	r4, [r1], #1
 804dd0c:	f802 4f01 	strb.w	r4, [r2, #1]!
 804dd10:	e7f8      	b.n	804dd04 <memmove+0xc>
 804dd12:	4283      	cmp	r3, r0
 804dd14:	d9f5      	bls.n	804dd02 <memmove+0xa>
 804dd16:	1881      	adds	r1, r0, r2
 804dd18:	1ad2      	subs	r2, r2, r3
 804dd1a:	42d3      	cmn	r3, r2
 804dd1c:	d100      	bne.n	804dd20 <memmove+0x28>
 804dd1e:	bd10      	pop	{r4, pc}
 804dd20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 804dd24:	f801 4d01 	strb.w	r4, [r1, #-1]!
 804dd28:	e7f7      	b.n	804dd1a <memmove+0x22>

0804dd2a <__malloc_lock>:
 804dd2a:	4770      	bx	lr

0804dd2c <__malloc_unlock>:
 804dd2c:	4770      	bx	lr

0804dd2e <_realloc_r>:
 804dd2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dd30:	4607      	mov	r7, r0
 804dd32:	4614      	mov	r4, r2
 804dd34:	460e      	mov	r6, r1
 804dd36:	b921      	cbnz	r1, 804dd42 <_realloc_r+0x14>
 804dd38:	4611      	mov	r1, r2
 804dd3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 804dd3e:	f7ff babd 	b.w	804d2bc <_malloc_r>
 804dd42:	b922      	cbnz	r2, 804dd4e <_realloc_r+0x20>
 804dd44:	f7ff fa6c 	bl	804d220 <_free_r>
 804dd48:	4625      	mov	r5, r4
 804dd4a:	4628      	mov	r0, r5
 804dd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804dd4e:	f000 f827 	bl	804dda0 <_malloc_usable_size_r>
 804dd52:	42a0      	cmp	r0, r4
 804dd54:	d20f      	bcs.n	804dd76 <_realloc_r+0x48>
 804dd56:	4621      	mov	r1, r4
 804dd58:	4638      	mov	r0, r7
 804dd5a:	f7ff faaf 	bl	804d2bc <_malloc_r>
 804dd5e:	4605      	mov	r5, r0
 804dd60:	2800      	cmp	r0, #0
 804dd62:	d0f2      	beq.n	804dd4a <_realloc_r+0x1c>
 804dd64:	4631      	mov	r1, r6
 804dd66:	4622      	mov	r2, r4
 804dd68:	f7fe fe1c 	bl	804c9a4 <memcpy>
 804dd6c:	4631      	mov	r1, r6
 804dd6e:	4638      	mov	r0, r7
 804dd70:	f7ff fa56 	bl	804d220 <_free_r>
 804dd74:	e7e9      	b.n	804dd4a <_realloc_r+0x1c>
 804dd76:	4635      	mov	r5, r6
 804dd78:	e7e7      	b.n	804dd4a <_realloc_r+0x1c>
	...

0804dd7c <_read_r>:
 804dd7c:	b538      	push	{r3, r4, r5, lr}
 804dd7e:	4c07      	ldr	r4, [pc, #28]	; (804dd9c <_read_r+0x20>)
 804dd80:	4605      	mov	r5, r0
 804dd82:	4608      	mov	r0, r1
 804dd84:	4611      	mov	r1, r2
 804dd86:	2200      	movs	r2, #0
 804dd88:	6022      	str	r2, [r4, #0]
 804dd8a:	461a      	mov	r2, r3
 804dd8c:	f000 f97e 	bl	804e08c <_read>
 804dd90:	1c43      	adds	r3, r0, #1
 804dd92:	d102      	bne.n	804dd9a <_read_r+0x1e>
 804dd94:	6823      	ldr	r3, [r4, #0]
 804dd96:	b103      	cbz	r3, 804dd9a <_read_r+0x1e>
 804dd98:	602b      	str	r3, [r5, #0]
 804dd9a:	bd38      	pop	{r3, r4, r5, pc}
 804dd9c:	2000c388 	.word	0x2000c388

0804dda0 <_malloc_usable_size_r>:
 804dda0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 804dda4:	1f18      	subs	r0, r3, #4
 804dda6:	2b00      	cmp	r3, #0
 804dda8:	bfbc      	itt	lt
 804ddaa:	580b      	ldrlt	r3, [r1, r0]
 804ddac:	18c0      	addlt	r0, r0, r3
 804ddae:	4770      	bx	lr

0804ddb0 <ceil>:
 804ddb0:	ec51 0b10 	vmov	r0, r1, d0
 804ddb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804ddb8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 804ddbc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 804ddc0:	2e13      	cmp	r6, #19
 804ddc2:	460c      	mov	r4, r1
 804ddc4:	ee10 5a10 	vmov	r5, s0
 804ddc8:	4680      	mov	r8, r0
 804ddca:	dc30      	bgt.n	804de2e <ceil+0x7e>
 804ddcc:	2e00      	cmp	r6, #0
 804ddce:	da12      	bge.n	804ddf6 <ceil+0x46>
 804ddd0:	a333      	add	r3, pc, #204	; (adr r3, 804dea0 <ceil+0xf0>)
 804ddd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 804ddd6:	f7f2 fb89 	bl	80404ec <__adddf3>
 804ddda:	2200      	movs	r2, #0
 804dddc:	2300      	movs	r3, #0
 804ddde:	f7f2 ffcb 	bl	8040d78 <__aeabi_dcmpgt>
 804dde2:	b128      	cbz	r0, 804ddf0 <ceil+0x40>
 804dde4:	2c00      	cmp	r4, #0
 804dde6:	db55      	blt.n	804de94 <ceil+0xe4>
 804dde8:	432c      	orrs	r4, r5
 804ddea:	d057      	beq.n	804de9c <ceil+0xec>
 804ddec:	4c2e      	ldr	r4, [pc, #184]	; (804dea8 <ceil+0xf8>)
 804ddee:	2500      	movs	r5, #0
 804ddf0:	4621      	mov	r1, r4
 804ddf2:	4628      	mov	r0, r5
 804ddf4:	e025      	b.n	804de42 <ceil+0x92>
 804ddf6:	4f2d      	ldr	r7, [pc, #180]	; (804deac <ceil+0xfc>)
 804ddf8:	4137      	asrs	r7, r6
 804ddfa:	ea01 0307 	and.w	r3, r1, r7
 804ddfe:	4303      	orrs	r3, r0
 804de00:	d01f      	beq.n	804de42 <ceil+0x92>
 804de02:	a327      	add	r3, pc, #156	; (adr r3, 804dea0 <ceil+0xf0>)
 804de04:	e9d3 2300 	ldrd	r2, r3, [r3]
 804de08:	f7f2 fb70 	bl	80404ec <__adddf3>
 804de0c:	2200      	movs	r2, #0
 804de0e:	2300      	movs	r3, #0
 804de10:	f7f2 ffb2 	bl	8040d78 <__aeabi_dcmpgt>
 804de14:	2800      	cmp	r0, #0
 804de16:	d0eb      	beq.n	804ddf0 <ceil+0x40>
 804de18:	2c00      	cmp	r4, #0
 804de1a:	bfc2      	ittt	gt
 804de1c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 804de20:	fa43 f606 	asrgt.w	r6, r3, r6
 804de24:	19a4      	addgt	r4, r4, r6
 804de26:	ea24 0407 	bic.w	r4, r4, r7
 804de2a:	2500      	movs	r5, #0
 804de2c:	e7e0      	b.n	804ddf0 <ceil+0x40>
 804de2e:	2e33      	cmp	r6, #51	; 0x33
 804de30:	dd0b      	ble.n	804de4a <ceil+0x9a>
 804de32:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 804de36:	d104      	bne.n	804de42 <ceil+0x92>
 804de38:	ee10 2a10 	vmov	r2, s0
 804de3c:	460b      	mov	r3, r1
 804de3e:	f7f2 fb55 	bl	80404ec <__adddf3>
 804de42:	ec41 0b10 	vmov	d0, r0, r1
 804de46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804de4a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 804de4e:	f04f 33ff 	mov.w	r3, #4294967295
 804de52:	fa23 f707 	lsr.w	r7, r3, r7
 804de56:	4207      	tst	r7, r0
 804de58:	d0f3      	beq.n	804de42 <ceil+0x92>
 804de5a:	a311      	add	r3, pc, #68	; (adr r3, 804dea0 <ceil+0xf0>)
 804de5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 804de60:	f7f2 fb44 	bl	80404ec <__adddf3>
 804de64:	2200      	movs	r2, #0
 804de66:	2300      	movs	r3, #0
 804de68:	f7f2 ff86 	bl	8040d78 <__aeabi_dcmpgt>
 804de6c:	2800      	cmp	r0, #0
 804de6e:	d0bf      	beq.n	804ddf0 <ceil+0x40>
 804de70:	2c00      	cmp	r4, #0
 804de72:	dd02      	ble.n	804de7a <ceil+0xca>
 804de74:	2e14      	cmp	r6, #20
 804de76:	d103      	bne.n	804de80 <ceil+0xd0>
 804de78:	3401      	adds	r4, #1
 804de7a:	ea25 0507 	bic.w	r5, r5, r7
 804de7e:	e7b7      	b.n	804ddf0 <ceil+0x40>
 804de80:	2301      	movs	r3, #1
 804de82:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 804de86:	fa03 f606 	lsl.w	r6, r3, r6
 804de8a:	4435      	add	r5, r6
 804de8c:	4545      	cmp	r5, r8
 804de8e:	bf38      	it	cc
 804de90:	18e4      	addcc	r4, r4, r3
 804de92:	e7f2      	b.n	804de7a <ceil+0xca>
 804de94:	2500      	movs	r5, #0
 804de96:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 804de9a:	e7a9      	b.n	804ddf0 <ceil+0x40>
 804de9c:	4625      	mov	r5, r4
 804de9e:	e7a7      	b.n	804ddf0 <ceil+0x40>
 804dea0:	8800759c 	.word	0x8800759c
 804dea4:	7e37e43c 	.word	0x7e37e43c
 804dea8:	3ff00000 	.word	0x3ff00000
 804deac:	000fffff 	.word	0x000fffff

0804deb0 <floor>:
 804deb0:	ec51 0b10 	vmov	r0, r1, d0
 804deb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804deb8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 804debc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 804dec0:	2e13      	cmp	r6, #19
 804dec2:	460c      	mov	r4, r1
 804dec4:	ee10 5a10 	vmov	r5, s0
 804dec8:	4680      	mov	r8, r0
 804deca:	dc34      	bgt.n	804df36 <floor+0x86>
 804decc:	2e00      	cmp	r6, #0
 804dece:	da16      	bge.n	804defe <floor+0x4e>
 804ded0:	a335      	add	r3, pc, #212	; (adr r3, 804dfa8 <floor+0xf8>)
 804ded2:	e9d3 2300 	ldrd	r2, r3, [r3]
 804ded6:	f7f2 fb09 	bl	80404ec <__adddf3>
 804deda:	2200      	movs	r2, #0
 804dedc:	2300      	movs	r3, #0
 804dede:	f7f2 ff4b 	bl	8040d78 <__aeabi_dcmpgt>
 804dee2:	b148      	cbz	r0, 804def8 <floor+0x48>
 804dee4:	2c00      	cmp	r4, #0
 804dee6:	da59      	bge.n	804df9c <floor+0xec>
 804dee8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 804deec:	4a30      	ldr	r2, [pc, #192]	; (804dfb0 <floor+0x100>)
 804deee:	432b      	orrs	r3, r5
 804def0:	2500      	movs	r5, #0
 804def2:	42ab      	cmp	r3, r5
 804def4:	bf18      	it	ne
 804def6:	4614      	movne	r4, r2
 804def8:	4621      	mov	r1, r4
 804defa:	4628      	mov	r0, r5
 804defc:	e025      	b.n	804df4a <floor+0x9a>
 804defe:	4f2d      	ldr	r7, [pc, #180]	; (804dfb4 <floor+0x104>)
 804df00:	4137      	asrs	r7, r6
 804df02:	ea01 0307 	and.w	r3, r1, r7
 804df06:	4303      	orrs	r3, r0
 804df08:	d01f      	beq.n	804df4a <floor+0x9a>
 804df0a:	a327      	add	r3, pc, #156	; (adr r3, 804dfa8 <floor+0xf8>)
 804df0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 804df10:	f7f2 faec 	bl	80404ec <__adddf3>
 804df14:	2200      	movs	r2, #0
 804df16:	2300      	movs	r3, #0
 804df18:	f7f2 ff2e 	bl	8040d78 <__aeabi_dcmpgt>
 804df1c:	2800      	cmp	r0, #0
 804df1e:	d0eb      	beq.n	804def8 <floor+0x48>
 804df20:	2c00      	cmp	r4, #0
 804df22:	bfbe      	ittt	lt
 804df24:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 804df28:	fa43 f606 	asrlt.w	r6, r3, r6
 804df2c:	19a4      	addlt	r4, r4, r6
 804df2e:	ea24 0407 	bic.w	r4, r4, r7
 804df32:	2500      	movs	r5, #0
 804df34:	e7e0      	b.n	804def8 <floor+0x48>
 804df36:	2e33      	cmp	r6, #51	; 0x33
 804df38:	dd0b      	ble.n	804df52 <floor+0xa2>
 804df3a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 804df3e:	d104      	bne.n	804df4a <floor+0x9a>
 804df40:	ee10 2a10 	vmov	r2, s0
 804df44:	460b      	mov	r3, r1
 804df46:	f7f2 fad1 	bl	80404ec <__adddf3>
 804df4a:	ec41 0b10 	vmov	d0, r0, r1
 804df4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804df52:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 804df56:	f04f 33ff 	mov.w	r3, #4294967295
 804df5a:	fa23 f707 	lsr.w	r7, r3, r7
 804df5e:	4207      	tst	r7, r0
 804df60:	d0f3      	beq.n	804df4a <floor+0x9a>
 804df62:	a311      	add	r3, pc, #68	; (adr r3, 804dfa8 <floor+0xf8>)
 804df64:	e9d3 2300 	ldrd	r2, r3, [r3]
 804df68:	f7f2 fac0 	bl	80404ec <__adddf3>
 804df6c:	2200      	movs	r2, #0
 804df6e:	2300      	movs	r3, #0
 804df70:	f7f2 ff02 	bl	8040d78 <__aeabi_dcmpgt>
 804df74:	2800      	cmp	r0, #0
 804df76:	d0bf      	beq.n	804def8 <floor+0x48>
 804df78:	2c00      	cmp	r4, #0
 804df7a:	da02      	bge.n	804df82 <floor+0xd2>
 804df7c:	2e14      	cmp	r6, #20
 804df7e:	d103      	bne.n	804df88 <floor+0xd8>
 804df80:	3401      	adds	r4, #1
 804df82:	ea25 0507 	bic.w	r5, r5, r7
 804df86:	e7b7      	b.n	804def8 <floor+0x48>
 804df88:	2301      	movs	r3, #1
 804df8a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 804df8e:	fa03 f606 	lsl.w	r6, r3, r6
 804df92:	4435      	add	r5, r6
 804df94:	4545      	cmp	r5, r8
 804df96:	bf38      	it	cc
 804df98:	18e4      	addcc	r4, r4, r3
 804df9a:	e7f2      	b.n	804df82 <floor+0xd2>
 804df9c:	2500      	movs	r5, #0
 804df9e:	462c      	mov	r4, r5
 804dfa0:	e7aa      	b.n	804def8 <floor+0x48>
 804dfa2:	bf00      	nop
 804dfa4:	f3af 8000 	nop.w
 804dfa8:	8800759c 	.word	0x8800759c
 804dfac:	7e37e43c 	.word	0x7e37e43c
 804dfb0:	bff00000 	.word	0xbff00000
 804dfb4:	000fffff 	.word	0x000fffff

0804dfb8 <round>:
 804dfb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804dfba:	ec57 6b10 	vmov	r6, r7, d0
 804dfbe:	f3c7 500a 	ubfx	r0, r7, #20, #11
 804dfc2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 804dfc6:	2c13      	cmp	r4, #19
 804dfc8:	463b      	mov	r3, r7
 804dfca:	463d      	mov	r5, r7
 804dfcc:	dc17      	bgt.n	804dffe <round+0x46>
 804dfce:	2c00      	cmp	r4, #0
 804dfd0:	da09      	bge.n	804dfe6 <round+0x2e>
 804dfd2:	3401      	adds	r4, #1
 804dfd4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 804dfd8:	d103      	bne.n	804dfe2 <round+0x2a>
 804dfda:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 804dfde:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 804dfe2:	2100      	movs	r1, #0
 804dfe4:	e02c      	b.n	804e040 <round+0x88>
 804dfe6:	4a18      	ldr	r2, [pc, #96]	; (804e048 <round+0x90>)
 804dfe8:	4122      	asrs	r2, r4
 804dfea:	4217      	tst	r7, r2
 804dfec:	d100      	bne.n	804dff0 <round+0x38>
 804dfee:	b19e      	cbz	r6, 804e018 <round+0x60>
 804dff0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 804dff4:	4123      	asrs	r3, r4
 804dff6:	442b      	add	r3, r5
 804dff8:	ea23 0302 	bic.w	r3, r3, r2
 804dffc:	e7f1      	b.n	804dfe2 <round+0x2a>
 804dffe:	2c33      	cmp	r4, #51	; 0x33
 804e000:	dd0d      	ble.n	804e01e <round+0x66>
 804e002:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 804e006:	d107      	bne.n	804e018 <round+0x60>
 804e008:	4630      	mov	r0, r6
 804e00a:	4639      	mov	r1, r7
 804e00c:	ee10 2a10 	vmov	r2, s0
 804e010:	f7f2 fa6c 	bl	80404ec <__adddf3>
 804e014:	4606      	mov	r6, r0
 804e016:	460f      	mov	r7, r1
 804e018:	ec47 6b10 	vmov	d0, r6, r7
 804e01c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804e01e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 804e022:	f04f 30ff 	mov.w	r0, #4294967295
 804e026:	40d0      	lsrs	r0, r2
 804e028:	4206      	tst	r6, r0
 804e02a:	d0f5      	beq.n	804e018 <round+0x60>
 804e02c:	2201      	movs	r2, #1
 804e02e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 804e032:	fa02 f404 	lsl.w	r4, r2, r4
 804e036:	1931      	adds	r1, r6, r4
 804e038:	bf28      	it	cs
 804e03a:	189b      	addcs	r3, r3, r2
 804e03c:	ea21 0100 	bic.w	r1, r1, r0
 804e040:	461f      	mov	r7, r3
 804e042:	460e      	mov	r6, r1
 804e044:	e7e8      	b.n	804e018 <round+0x60>
 804e046:	bf00      	nop
 804e048:	000fffff 	.word	0x000fffff

0804e04c <_close>:
 804e04c:	4b02      	ldr	r3, [pc, #8]	; (804e058 <_close+0xc>)
 804e04e:	2258      	movs	r2, #88	; 0x58
 804e050:	601a      	str	r2, [r3, #0]
 804e052:	f04f 30ff 	mov.w	r0, #4294967295
 804e056:	4770      	bx	lr
 804e058:	2000c388 	.word	0x2000c388

0804e05c <_fstat>:
 804e05c:	4b02      	ldr	r3, [pc, #8]	; (804e068 <_fstat+0xc>)
 804e05e:	2258      	movs	r2, #88	; 0x58
 804e060:	601a      	str	r2, [r3, #0]
 804e062:	f04f 30ff 	mov.w	r0, #4294967295
 804e066:	4770      	bx	lr
 804e068:	2000c388 	.word	0x2000c388

0804e06c <_isatty>:
 804e06c:	4b02      	ldr	r3, [pc, #8]	; (804e078 <_isatty+0xc>)
 804e06e:	2258      	movs	r2, #88	; 0x58
 804e070:	601a      	str	r2, [r3, #0]
 804e072:	2000      	movs	r0, #0
 804e074:	4770      	bx	lr
 804e076:	bf00      	nop
 804e078:	2000c388 	.word	0x2000c388

0804e07c <_lseek>:
 804e07c:	4b02      	ldr	r3, [pc, #8]	; (804e088 <_lseek+0xc>)
 804e07e:	2258      	movs	r2, #88	; 0x58
 804e080:	601a      	str	r2, [r3, #0]
 804e082:	f04f 30ff 	mov.w	r0, #4294967295
 804e086:	4770      	bx	lr
 804e088:	2000c388 	.word	0x2000c388

0804e08c <_read>:
 804e08c:	4b02      	ldr	r3, [pc, #8]	; (804e098 <_read+0xc>)
 804e08e:	2258      	movs	r2, #88	; 0x58
 804e090:	601a      	str	r2, [r3, #0]
 804e092:	f04f 30ff 	mov.w	r0, #4294967295
 804e096:	4770      	bx	lr
 804e098:	2000c388 	.word	0x2000c388

0804e09c <_sbrk>:
 804e09c:	4b04      	ldr	r3, [pc, #16]	; (804e0b0 <_sbrk+0x14>)
 804e09e:	6819      	ldr	r1, [r3, #0]
 804e0a0:	4602      	mov	r2, r0
 804e0a2:	b909      	cbnz	r1, 804e0a8 <_sbrk+0xc>
 804e0a4:	4903      	ldr	r1, [pc, #12]	; (804e0b4 <_sbrk+0x18>)
 804e0a6:	6019      	str	r1, [r3, #0]
 804e0a8:	6818      	ldr	r0, [r3, #0]
 804e0aa:	4402      	add	r2, r0
 804e0ac:	601a      	str	r2, [r3, #0]
 804e0ae:	4770      	bx	lr
 804e0b0:	20009b34 	.word	0x20009b34
 804e0b4:	2000c390 	.word	0x2000c390

0804e0b8 <_write>:
 804e0b8:	4b02      	ldr	r3, [pc, #8]	; (804e0c4 <_write+0xc>)
 804e0ba:	2258      	movs	r2, #88	; 0x58
 804e0bc:	601a      	str	r2, [r3, #0]
 804e0be:	f04f 30ff 	mov.w	r0, #4294967295
 804e0c2:	4770      	bx	lr
 804e0c4:	2000c388 	.word	0x2000c388

0804e0c8 <_init>:
 804e0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804e0ca:	bf00      	nop
 804e0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804e0ce:	bc08      	pop	{r3}
 804e0d0:	469e      	mov	lr, r3
 804e0d2:	4770      	bx	lr

0804e0d4 <_fini>:
 804e0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804e0d6:	bf00      	nop
 804e0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804e0da:	bc08      	pop	{r3}
 804e0dc:	469e      	mov	lr, r3
 804e0de:	4770      	bx	lr
