read -sv run_verilog_mid/adder_32b_12_74_d9f2df4f0de360aa8864950dcb8a994d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_74_d9f2df4f0de360aa8864950dcb8a994d_yosys.v
