[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 85
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfHierPath/dut.sv
n<> u<84> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<84> s<83> l<1:1>
  n<> u<83> t<Source_text> p<84> c<31> l<1:1> el<16:10>
    n<> u<31> t<Description> p<83> c<30> s<82> l<1:1> el<5:13>
      n<> u<30> t<Interface_declaration> p<31> c<6> l<1:1> el<5:13>
        n<> u<6> t<Interface_ansi_header> p<30> c<2> s<28> l<1:1> el<1:25>
          n<> u<2> t<INTERFACE> p<6> s<4> l<1:1> el<1:10>
          n<logic_gate_if> u<4> t<Interface_identifier> p<6> c<3> s<5> l<1:11> el<1:24>
            n<logic_gate_if> u<3> t<STRING_CONST> p<4> l<1:11> el<1:24>
          n<> u<5> t<Package_import_declaration_list> p<6> l<1:24> el<1:24>
        n<> u<28> t<Non_port_interface_item> p<30> c<27> s<29> l<3:1> el<3:14>
          n<> u<27> t<Interface_or_generate_item> p<28> c<26> l<3:1> el<3:14>
            n<> u<26> t<Module_common_item> p<27> c<25> l<3:1> el<3:14>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:1> el<3:14>
                n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:14>
                  n<> u<23> t<Data_declaration> p<24> c<22> l<3:1> el<3:14>
                    n<> u<22> t<Variable_declaration> p<23> c<18> l<3:1> el<3:14>
                      n<> u<18> t<Data_type> p<22> c<7> s<21> l<3:1> el<3:11>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:1> el<3:6>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<3:6> el<3:11>
                          n<> u<16> t<Constant_range> p<17> c<11> l<3:7> el<3:10>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:7> el<3:8>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<3:7> el<3:8>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<3:7> el<3:8>
                                  n<3> u<8> t<INT_CONST> p<9> l<3:7> el<3:8>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<3:9> el<3:10>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<3:9> el<3:10>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<3:9> el<3:10>
                                  n<0> u<12> t<INT_CONST> p<13> l<3:9> el<3:10>
                      n<> u<21> t<Variable_decl_assignment_list> p<22> c<20> l<3:12> el<3:13>
                        n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<3:12> el<3:13>
                          n<a> u<19> t<STRING_CONST> p<20> l<3:12> el<3:13>
        n<> u<29> t<ENDINTERFACE> p<30> l<5:1> el<5:13>
    n<> u<82> t<Description> p<83> c<81> l<8:1> el<16:10>
      n<> u<81> t<Module_declaration> p<82> c<54> l<8:1> el<16:10>
        n<> u<54> t<Module_ansi_header> p<81> c<32> s<63> l<8:1> el<10:3>
          n<module> u<32> t<Module_keyword> p<54> s<33> l<8:1> el<8:7>
          n<or_ex> u<33> t<STRING_CONST> p<54> s<34> l<8:8> el<8:13>
          n<> u<34> t<Package_import_declaration_list> p<54> s<53> l<8:13> el<8:13>
          n<> u<53> t<Port_declaration_list> p<54> c<52> l<8:13> el<10:2>
            n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<9:5> el<9:23>
              n<> u<50> t<Net_port_header> p<52> c<35> s<51> l<9:5> el<9:21>
                n<> u<35> t<PortDir_Inp> p<50> s<49> l<9:5> el<9:10>
                n<> u<49> t<Net_port_type> p<50> c<48> l<9:11> el<9:21>
                  n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<9:11> el<9:21>
                    n<> u<47> t<Data_type> p<48> c<36> l<9:11> el<9:21>
                      n<> u<36> t<IntVec_TypeLogic> p<47> s<46> l<9:11> el<9:16>
                      n<> u<46> t<Packed_dimension> p<47> c<45> l<9:16> el<9:21>
                        n<> u<45> t<Constant_range> p<46> c<40> l<9:17> el<9:20>
                          n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<9:17> el<9:18>
                            n<> u<39> t<Constant_primary> p<40> c<38> l<9:17> el<9:18>
                              n<> u<38> t<Primary_literal> p<39> c<37> l<9:17> el<9:18>
                                n<3> u<37> t<INT_CONST> p<38> l<9:17> el<9:18>
                          n<> u<44> t<Constant_expression> p<45> c<43> l<9:19> el<9:20>
                            n<> u<43> t<Constant_primary> p<44> c<42> l<9:19> el<9:20>
                              n<> u<42> t<Primary_literal> p<43> c<41> l<9:19> el<9:20>
                                n<0> u<41> t<INT_CONST> p<42> l<9:19> el<9:20>
              n<a> u<51> t<STRING_CONST> p<52> l<9:22> el<9:23>
        n<> u<63> t<Non_port_module_item> p<81> c<62> s<79> l<12:3> el<12:23>
          n<> u<62> t<Module_or_generate_item> p<63> c<61> l<12:3> el<12:23>
            n<> u<61> t<Module_instantiation> p<62> c<55> l<12:3> el<12:23>
              n<logic_gate_if> u<55> t<STRING_CONST> p<61> s<60> l<12:3> el<12:16>
              n<> u<60> t<Hierarchical_instance> p<61> c<57> l<12:17> el<12:22>
                n<> u<57> t<Name_of_instance> p<60> c<56> s<59> l<12:17> el<12:19>
                  n<lg> u<56> t<STRING_CONST> p<57> l<12:17> el<12:19>
                n<> u<59> t<Port_connection_list> p<60> c<58> l<12:21> el<12:21>
                  n<> u<58> t<Ordered_port_connection> p<59> l<12:21> el<12:21>
        n<> u<79> t<Non_port_module_item> p<81> c<78> s<80> l<14:3> el<14:19>
          n<> u<78> t<Module_or_generate_item> p<79> c<77> l<14:3> el<14:19>
            n<> u<77> t<Module_common_item> p<78> c<76> l<14:3> el<14:19>
              n<> u<76> t<Continuous_assign> p<77> c<75> l<14:3> el<14:19>
                n<> u<75> t<Net_assignment_list> p<76> c<74> l<14:10> el<14:18>
                  n<> u<74> t<Net_assignment> p<75> c<69> l<14:10> el<14:18>
                    n<> u<69> t<Net_lvalue> p<74> c<65> s<73> l<14:10> el<14:14>
                      n<> u<65> t<Ps_or_hierarchical_identifier> p<69> c<64> s<68> l<14:10> el<14:12>
                        n<lg> u<64> t<STRING_CONST> p<65> l<14:10> el<14:12>
                      n<> u<68> t<Constant_select> p<69> c<66> l<14:12> el<14:14>
                        n<a> u<66> t<STRING_CONST> p<68> s<67> l<14:13> el<14:14>
                        n<> u<67> t<Constant_bit_select> p<68> l<14:15> el<14:15>
                    n<> u<73> t<Expression> p<74> c<72> l<14:17> el<14:18>
                      n<> u<72> t<Primary> p<73> c<71> l<14:17> el<14:18>
                        n<> u<71> t<Primary_literal> p<72> c<70> l<14:17> el<14:18>
                          n<a> u<70> t<STRING_CONST> p<71> l<14:17> el<14:18>
        n<> u<80> t<ENDMODULE> p<81> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfHierPath/dut.sv:1:1: No timescale set for "logic_gate_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfHierPath/dut.sv:8:1: No timescale set for "or_ex".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfHierPath/dut.sv:1:1: Compile interface "work@logic_gate_if".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfHierPath/dut.sv:8:1: Compile module "work@or_ex".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
HierPath                                               1
Interface                                              1
LogicNet                                               2
LogicTypespec                                          4
LogicVar                                               1
Module                                                 1
ModuleTypespec                                         1
Port                                                   1
Range                                                  2
RefModule                                              1
RefObj                                                 3
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@logic_gate_if
  |vpiVariables:
  \_LogicVar: (work@logic_gate_if.a), line:3:12, endln:3:13
    |vpiParent:
    \_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
    |vpiTypespec:
    \_RefTypespec: (work@logic_gate_if.a), line:3:1, endln:3:11
      |vpiParent:
      \_LogicVar: (work@logic_gate_if.a), line:3:12, endln:3:13
      |vpiFullName:work@logic_gate_if.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@logic_gate_if.a
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@logic_gate_if.a), line:3:12, endln:3:13
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
    |vpiRange:
    \_Range: , line:3:6, endln:3:11
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:7, endln:3:8
        |vpiParent:
        \_Range: , line:3:6, endln:3:11
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:9, endln:3:10
        |vpiParent:
        \_Range: , line:3:6, endln:3:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
    |vpiRange:
    \_Range: , line:3:6, endln:3:11
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:7, endln:3:8
        |vpiParent:
        \_Range: , line:3:6, endln:3:11
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:9, endln:3:10
        |vpiParent:
        \_Range: , line:3:6, endln:3:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@logic_gate_if.a), line:3:12, endln:3:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@logic_gate_if.a), line:3:12, endln:3:13
    |vpiParent:
    \_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
    |vpiTypespec:
    \_RefTypespec: (work@logic_gate_if.a), line:3:1, endln:3:11
      |vpiParent:
      \_LogicNet: (work@logic_gate_if.a), line:3:12, endln:3:13
      |vpiFullName:work@logic_gate_if.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@logic_gate_if.a
    |vpiNetType:36
  |vpiDefName:work@logic_gate_if
  |vpiNet:
  \_LogicNet: (work@logic_gate_if.a), line:3:12, endln:3:13
|vpiAllModules:
\_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@or_ex
  |vpiTypedef:
  \_ModuleTypespec: (logic_gate_if)
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
    |vpiName:logic_gate_if
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
  |vpiImportTypespec:
  \_ModuleTypespec: (logic_gate_if)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@or_ex.a), line:9:22, endln:9:23
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@or_ex.a), line:9:11, endln:9:16
      |vpiParent:
      \_LogicNet: (work@or_ex.a), line:9:22, endln:9:23
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@or_ex.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@or_ex
  |vpiNet:
  \_LogicNet: (work@or_ex.a), line:9:22, endln:9:23
  |vpiPort:
  \_Port: (a), line:9:22, endln:9:23
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@or_ex.a), line:9:11, endln:9:16
      |vpiParent:
      \_Port: (a), line:9:22, endln:9:23
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:14:10, endln:14:18
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
    |vpiRhs:
    \_RefObj: (work@or_ex.a), line:14:17, endln:14:18
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:18
      |vpiName:a
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_LogicNet: (work@or_ex.a), line:9:22, endln:9:23
    |vpiLhs:
    \_HierPath: (lg.a), line:14:12, endln:14:14
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:18
      |vpiActual:
      \_RefObj: (lg), line:14:12, endln:14:14
        |vpiParent:
        \_HierPath: (lg.a), line:14:12, endln:14:14
        |vpiName:lg
        |vpiActual:
        \_RefModule: work@logic_gate_if (lg), line:12:3, endln:12:16
      |vpiActual:
      \_RefObj: (a), line:14:13, endln:14:14
        |vpiParent:
        \_HierPath: (lg.a), line:14:12, endln:14:14
        |vpiName:a
        |vpiActual:
        \_LogicNet: (work@or_ex.a), line:9:22, endln:9:23
      |vpiName:lg.a
  |vpiRefModule:
  \_RefModule: work@logic_gate_if (lg), line:12:3, endln:12:16
    |vpiParent:
    \_Module: work@or_ex (work@or_ex), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:8:1, endln:16:10
    |vpiName:lg
    |vpiDefName:work@logic_gate_if
    |vpiActual:
    \_Interface: work@logic_gate_if (work@logic_gate_if), file:${SURELOG_DIR}/tests/InterfHierPath/dut.sv, line:1:1, endln:5:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
