#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 15 16:41:33 2024
# Process ID: 26831
# Current directory: /home/sinoradaniels/pulpino/git/traffic_light/synth
# Command line: vivado
# Log file: /home/sinoradaniels/pulpino/git/traffic_light/synth/vivado.log
# Journal file: /home/sinoradaniels/pulpino/git/traffic_light/synth/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools1/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 7404.562 ; gain = 59.332 ; free physical = 5640 ; free virtual = 12009
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_traffic_light_cntrl_behav -key {Behavioral:sim_1:Functional:tb_traffic_light_cntrl} -tclbatch {tb_traffic_light_cntrl.tcl} -view {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
source tb_traffic_light_cntrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7515.387 ; gain = 81.852 ; free physical = 5614 ; free virtual = 11983
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_traffic_light_cntrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7515.387 ; gain = 90.816 ; free physical = 5614 ; free virtual = 11983
run 1 ms
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7515.387 ; gain = 0.000 ; free physical = 5626 ; free virtual = 11995
run 1 ms
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7555.398 ; gain = 23.008 ; free physical = 5127 ; free virtual = 11954
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_traffic_light_cntrl_behav -key {Behavioral:sim_1:Functional:tb_traffic_light_cntrl} -tclbatch {tb_traffic_light_cntrl.tcl} -view {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
source tb_traffic_light_cntrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_traffic_light_cntrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 7578.410 ; gain = 23.012 ; free physical = 6586 ; free virtual = 13749
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse -scan_for_includes /home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7578.414 ; gain = 0.000 ; free physical = 3943 ; free virtual = 11106
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
INFO: [VRFC 10-2458] undeclared symbol rst_count, assumed default net type wire [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:15]
INFO: [VRFC 10-2458] undeclared symbol one_sec_timer, assumed default net type wire [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:16]
INFO: [VRFC 10-2458] undeclared symbol five_sec_timer, assumed default net type wire [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:17]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:144]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:155]
ERROR: [VRFC 10-2865] module 'traffic_light_cntrl' ignored due to previous errors [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:133]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:144]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rst_count is not permitted, left-hand side should be reg/integer/time/genvar [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:155]
ERROR: [VRFC 10-2865] module 'traffic_light_cntrl' ignored due to previous errors [/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.top_traffic_light_cntrl
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_traffic_light_cntrl_behav -key {Behavioral:sim_1:Functional:tb_traffic_light_cntrl} -tclbatch {tb_traffic_light_cntrl.tcl} -view {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/clk was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/reset_n was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/n_light was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/e_light was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/s_light was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/w_light was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/state was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/next_state was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/count was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/rst_count was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/RED was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/YELLOW was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/traffic_light_cntrl_inst/GREEN was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/clk was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/reset_n was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/rst_count was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/one_sec_timer was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/five_sec_timer was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/count was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/sec_count was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/FREQ was not found in the design.
WARNING: Simulation object /tb_traffic_light_cntrl/sec_timer_inst/DELAY_IN_SEC was not found in the design.
source tb_traffic_light_cntrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_traffic_light_cntrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7772.512 ; gain = 71.848 ; free physical = 4911 ; free virtual = 12079
current_wave_config {tb_traffic_light_cntrl_behav.wcfg}
tb_traffic_light_cntrl_behav.wcfg
add_wave {{/tb_traffic_light_cntrl/top_traffic_light_cntrl_inst}} 
add_wave: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:09 . Memory (MB): peak = 7772.512 ; gain = 0.000 ; free physical = 4934 ; free virtual = 12084
current_wave_config {tb_traffic_light_cntrl_behav.wcfg}
tb_traffic_light_cntrl_behav.wcfg
add_wave {{/tb_traffic_light_cntrl/top_traffic_light_cntrl_inst/traffic_light_cntrl_inst}} 
current_wave_config {tb_traffic_light_cntrl_behav.wcfg}
tb_traffic_light_cntrl_behav.wcfg
add_wave {{/tb_traffic_light_cntrl/top_traffic_light_cntrl_inst/sec_timer_inst}} 
add_wave: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:05 . Memory (MB): peak = 7772.512 ; gain = 0.000 ; free physical = 4935 ; free virtual = 12084
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.top_traffic_light_cntrl
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7772.512 ; gain = 0.000 ; free physical = 4931 ; free virtual = 12080
current_wave_config {tb_traffic_light_cntrl_behav.wcfg}
/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
add_wave {{/tb_traffic_light_cntrl/top_traffic_light_cntrl_inst/traffic_light_cntrl_inst}} 
add_wave: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:09 . Memory (MB): peak = 7772.512 ; gain = 0.000 ; free physical = 4929 ; free virtual = 12078
current_wave_config {tb_traffic_light_cntrl_behav.wcfg}
/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
add_wave {{/tb_traffic_light_cntrl/top_traffic_light_cntrl_inst/sec_timer_inst}} 
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
run 10 us
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.top_traffic_light_cntrl
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_traffic_light_cntrl_behav -key {Behavioral:sim_1:Functional:tb_traffic_light_cntrl} -tclbatch {tb_traffic_light_cntrl.tcl} -view {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg
source tb_traffic_light_cntrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_traffic_light_cntrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7777.508 ; gain = 4.996 ; free physical = 4889 ; free virtual = 12052
run 10 us
run 10 us
run 10 us
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
save_wave_config {/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/tb_traffic_light_cntrl_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_traffic_light_cntrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_traffic_light_cntrl_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_traffic_light_cntrl
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rst_count' is not allowed [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'one_sec_timer' is not allowed [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'five_sec_timer' is not allowed [/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_cntrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_cntrl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sinoradaniels/pulpino/git/traffic_light/synth/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'one_sec_timer' is not connected on this instance [/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 1. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.top_traffic_light_cntrl
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
