\hypertarget{group___s_d_m_m_c___l_l___clock___edge}{}\section{Clock Edge}
\label{group___s_d_m_m_c___l_l___clock___edge}\index{Clock Edge@{Clock Edge}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___clock___edge_ga19c1914c3e992216f8f698053b9a0bd5}\label{group___s_d_m_m_c___l_l___clock___edge_ga19c1914c3e992216f8f698053b9a0bd5}} 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)0x00000000\+U)
\item 
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___clock___edge_gaaa29a8b252a2ac0abd42b9d3ccdda229}\label{group___s_d_m_m_c___l_l___clock___edge_gaaa29a8b252a2ac0abd42b9d3ccdda229}} 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+GE}(E\+D\+GE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d_m_m_c___l_l___clock___edge_ga72fd166e3e198a870b19ea186a62b56d}\label{group___s_d_m_m_c___l_l___clock___edge_ga72fd166e3e198a870b19ea186a62b56d}} 
\index{Clock Edge@{Clock Edge}!IS\_SDMMC\_CLOCK\_EDGE@{IS\_SDMMC\_CLOCK\_EDGE}}
\index{IS\_SDMMC\_CLOCK\_EDGE@{IS\_SDMMC\_CLOCK\_EDGE}!Clock Edge@{Clock Edge}}
\subsubsection{\texorpdfstring{IS\_SDMMC\_CLOCK\_EDGE}{IS\_SDMMC\_CLOCK\_EDGE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+GE(\begin{DoxyParamCaption}\item[{}]{E\+D\+GE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((EDGE) == SDMMC\_CLOCK\_EDGE\_RISING) || \(\backslash\)}
\DoxyCodeLine{                                   ((EDGE) == SDMMC\_CLOCK\_EDGE\_FALLING))}

\end{DoxyCode}
