=====
SETUP
9.970
10.856
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_tx/tx_cnt_2_s0
1.226
1.684
m_uart_tx/n117_s21
2.504
3.536
m_uart_tx/n117_s41
4.351
5.173
m_uart_tx/n117_s26
5.663
6.724
m_uart_tx/n117_s20
7.143
7.769
m_uart_tx/tx_s1
10.856
=====
SETUP
10.474
10.708
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_tx/tx_cnt_2_s0
1.226
1.684
m_uart_tx/n117_s39
3.010
4.109
m_uart_tx/n117_s32
4.450
5.549
m_uart_tx/n117_s23
6.354
7.453
m_uart_tx/n117_s19
7.458
8.260
m_uart_tx/tx_s1
10.708
=====
SETUP
11.586
9.596
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_6_s0
9.596
=====
SETUP
11.586
9.596
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_7_s0
9.596
=====
SETUP
11.654
9.528
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_1_s0
9.528
=====
SETUP
11.654
9.528
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_2_s0
9.528
=====
SETUP
11.654
9.528
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_3_s0
9.528
=====
SETUP
11.654
9.528
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_4_s0
9.528
=====
SETUP
11.654
9.528
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_5_s0
9.528
=====
SETUP
11.666
9.160
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/data_valid_s0
1.226
1.684
fsm_controller_1_s5
4.945
5.767
n203_s9
7.099
7.725
n203_s8
8.061
9.160
counter_rec_data_4_s0
9.160
=====
SETUP
11.874
9.308
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_4_s0
9.308
=====
SETUP
11.874
9.308
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_7_s0
9.308
=====
SETUP
11.882
9.301
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_8_s0
9.301
=====
SETUP
12.036
9.146
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.964
m_uart_rx/n64_s1
7.780
8.806
m_uart_rx/rx_cnt_0_s0
9.146
=====
SETUP
12.037
9.146
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_3_s0
1.226
1.684
m_uart_rx/n246_s1
3.652
4.474
m_uart_rx/frame_end_s1
4.485
5.511
m_uart_rx/n64_s3
5.932
6.958
m_uart_rx/rx_bsy_s3
7.381
8.442
m_uart_rx/rx_bsy_s1
9.146
=====
SETUP
12.212
8.971
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_1_s0
8.971
=====
SETUP
12.212
8.971
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_2_s0
8.971
=====
SETUP
12.212
8.971
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_3_s0
8.971
=====
SETUP
12.318
8.508
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/data_valid_s0
1.226
1.684
fsm_controller_1_s5
4.945
5.767
n197_s9
6.778
7.404
n197_s8
7.409
8.508
counter_rec_data_7_s0
8.508
=====
SETUP
12.628
8.554
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_0_s0
8.554
=====
SETUP
12.628
8.554
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_5_s0
8.554
=====
SETUP
12.666
8.516
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
counter_rec_data_8_s4
7.111
8.172
counter_rec_data_6_s0
8.516
=====
SETUP
12.683
8.143
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_4_s0
1.226
1.684
counter_rec_data_8_s13
2.112
3.144
counter_rec_data_8_s7
3.965
4.767
counter_rec_data_8_s5
5.186
6.285
n199_s8
7.111
8.143
counter_rec_data_6_s0
8.143
=====
SETUP
12.802
8.024
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/data_valid_s0
1.226
1.684
fsm_controller_1_s5
4.945
5.767
n207_s9
6.293
6.919
n207_s8
6.925
8.024
counter_rec_data_2_s0
8.024
=====
SETUP
12.869
7.957
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/data_valid_s0
1.226
1.684
fsm_controller_1_s5
4.945
5.767
n209_s9
6.293
6.919
n209_s8
6.925
7.957
counter_rec_data_1_s0
7.957
=====
HOLD
0.567
1.611
1.044
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_bsy_s4
1.029
1.362
m_uart_tx/tx_cnt_0_s0
1.611
=====
HOLD
0.708
1.737
1.029
clk_27mhz_ibuf
0.000
0.844
counter_rec_data_8_s0
1.029
1.362
n195_s8
1.365
1.737
counter_rec_data_8_s0
1.737
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_0_s0
1.029
1.362
m_uart_tx/n26_s2
1.368
1.740
m_uart_tx/tx_cnt_0_s0
1.740
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_0_s0
1.029
1.362
m_uart_rx/n39_s2
1.368
1.740
m_uart_rx/rx_cnt_0_s0
1.740
=====
HOLD
0.712
1.741
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_bsy_s4
1.029
1.362
m_uart_tx/frame_begin_s3
1.369
1.741
m_uart_tx/tx_bsy_s4
1.741
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_2_s0
1.029
1.362
m_uart_rx/n37_s
1.366
1.760
m_uart_rx/rx_cnt_2_s0
1.760
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_2_s0
1.029
1.362
m_uart_tx/n24_s
1.367
1.761
m_uart_tx/tx_cnt_2_s0
1.761
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_6_s0
1.029
1.362
m_uart_rx/n33_s
1.367
1.761
m_uart_rx/rx_cnt_6_s0
1.761
=====
HOLD
0.736
1.765
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_6_s0
1.029
1.362
m_uart_tx/n20_s
1.371
1.765
m_uart_tx/tx_cnt_6_s0
1.765
=====
HOLD
0.827
1.871
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_2_s0
1.871
=====
HOLD
0.827
1.871
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_3_s0
1.871
=====
HOLD
0.827
1.871
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_7_s0
1.871
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_1_s0
1.029
1.362
n283_s
1.365
1.882
sum_1_s0
1.882
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_3_s0
1.029
1.362
n281_s
1.365
1.882
sum_3_s0
1.882
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_7_s0
1.029
1.362
n277_s
1.365
1.882
sum_7_s0
1.882
=====
HOLD
0.855
1.884
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_1_s0
1.029
1.362
m_uart_tx/n25_s
1.367
1.884
m_uart_tx/tx_cnt_1_s0
1.884
=====
HOLD
0.856
1.885
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_1_s0
1.029
1.362
m_uart_rx/n38_s
1.368
1.885
m_uart_rx/rx_cnt_1_s0
1.885
=====
HOLD
0.895
1.939
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_0_s0
1.939
=====
HOLD
0.895
1.939
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_1_s0
1.939
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_0_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_1_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_2_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_3_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_4_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_5_s0
1.943
