Name: Deepak Aske
Company:CODTECH IT SOLUTIONS
ID:CT04VLSI2263 
Duration:15 JUNE 2024 to 15 JULY 2024
Mentor: Sravani Gouni
Overview of the Project
(i) Project
Design and implement Finite State Machines (FSMs) using Verilog or VHDL within a VLSI software environment.

(ii) Objective
To create FSMs that are capable of transitioning through various states based on input conditions, and to ensure their correct behavior through thorough testing and simulation.

(iii) Key Activities
Design FSMs: Develop FSMs using Verilog or VHDL.
Write Testbenches: Create testbenches to evaluate the different states and transitions of the FSMs.
Simulation: Simulate the FSM behavior to verify its correctness and identify any potential issues.
(iv) Technology Used
Verilog or VHDL for FSM design.
VLSI software environment for development and simulation.![Screenshot (255)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/855820fb-7cb6-489a-9730-ada203efa6a8)
![Screenshot (256)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/6ef46c87-c772-4c9e-b040-d13f1edb1c25)
![Screenshot (257)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/0d1bf1c7-7090-4cde-ad37-afff848d3972)
![Screenshot (258)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/d9506efa-d354-42a9-ac3b-2eb494d2ec01)
![Screenshot (259)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/3affe5c1-8476-4ab7-aebb-b968dea4533e)
![Screenshot (260)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/9b4bd488-6543-4f6b-89e7-0dced39e1063)
![Screenshot (261)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/165e260d-2894-460c-8c9b-13dcca225c25)
![Screenshot (262)](https://github.com/deepakaske/CODTECH-Task2/assets/149344760/696d9d0e-af1e-491f-82a8-30d233460cbf)

