INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab0_code/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab0_code/lab0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Locker/PANEPISTIMIO/lab0_code/lab0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Locker/PANEPISTIMIO/lab0/lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
