// Seed: 3304168794
module module_0 ();
  assign id_1 = 1;
  module_2(
      id_1
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2;
  id_4(
      .id_0(id_3),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4($display(id_1)),
      .id_5(id_1),
      .id_6(1 - 1),
      .id_7(1)
  );
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  if (1 - id_2[1 : 1] ? 1'b0 : 1) begin
    assign id_5 = 1;
    assign id_9 = id_7;
  end else begin
    wire id_10;
    wire id_11, id_12, id_13, id_14, id_15;
  end
endmodule
