-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Jan 20 16:03:24 2025
-- Host        : PC_Aidamgl running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top filtro_image_filter_0_0 -prefix
--               filtro_image_filter_0_0_ filtro_image_filter_0_0_sim_netlist.vhdl
-- Design      : filtro_image_filter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_AXIvideo2Mat is
  port (
    INPUT_STREAM_TREADY : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \exitcond_i_reg_526_reg[0]_0\ : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_326_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_326_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_STREAM_TVALID : in STD_LOGIC;
    img_0_cols_V_c21_full_n : in STD_LOGIC;
    img_0_rows_V_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    img_0_rows_V_c20_full_n : in STD_LOGIC;
    img_0_cols_V_c_empty_n : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_CvtColor_1_U0_full_n : in STD_LOGIC;
    INPUT_STREAM_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end filtro_image_filter_0_0_AXIvideo2Mat;

architecture STRUCTURE of filtro_image_filter_0_0_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_ack_out : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel3 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_2 : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state[1]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_2 : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state[1]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_2 : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state[1]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \^axivideo2mat_u0_img_rows_v_out_write\ : STD_LOGIC;
  signal \^input_stream_tready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp1_stage0_110011 : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_3_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_2 : STD_LOGIC;
  signal ap_phi_mux_axi_last_V_2_i_phi_fu_342_p4 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_3 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_5 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_3_n_2 : STD_LOGIC;
  signal ap_ready_INST_0_i_4_n_2 : STD_LOGIC;
  signal axi_data_V1_i_reg_271 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_i_reg_271[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[10]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[11]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[12]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[13]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[14]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[15]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[16]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[17]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[18]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[19]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[1]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[20]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[21]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[22]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[23]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[2]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[3]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[4]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[6]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[7]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[8]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_271[9]_i_1_n_2\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_326 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_i_reg_326[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[10]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[11]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[12]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[13]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[14]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[15]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[16]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[17]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[18]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[19]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[1]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[20]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[21]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[22]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[23]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[2]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[3]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[4]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[6]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[7]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[8]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_326[9]_i_1_n_2\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_385 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_i_reg_385[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[10]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[11]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[12]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[13]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[14]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[15]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[16]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[17]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[18]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[19]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[1]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[20]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[21]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[22]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[23]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[2]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[3]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[4]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[6]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[7]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[8]_i_1_n_2\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_385[9]_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V1_i_reg_261 : STD_LOGIC;
  signal \axi_last_V1_i_reg_261[0]_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_373 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_373[0]_i_1_n_2\ : STD_LOGIC;
  signal brmerge_i_fu_449_p2 : STD_LOGIC;
  signal brmerge_i_reg_535 : STD_LOGIC;
  signal \brmerge_i_reg_535[0]_i_1_n_2\ : STD_LOGIC;
  signal \eol_2_i_reg_362[0]_i_1_n_2\ : STD_LOGIC;
  signal \eol_2_i_reg_362[0]_i_2_n_2\ : STD_LOGIC;
  signal \eol_2_i_reg_362_reg_n_2_[0]\ : STD_LOGIC;
  signal eol_i_reg_303 : STD_LOGIC;
  signal \eol_i_reg_303_reg_n_2_[0]\ : STD_LOGIC;
  signal eol_reg_315 : STD_LOGIC;
  signal \eol_reg_315[0]_i_2_n_2\ : STD_LOGIC;
  signal \eol_reg_315_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond4_i_fu_420_p2 : STD_LOGIC;
  signal exitcond_i_fu_435_p2 : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_1_n_2\ : STD_LOGIC;
  signal \^exitcond_i_reg_526_reg[0]_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526_reg_n_2_[0]\ : STD_LOGIC;
  signal i_V_fu_425_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_521 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_521[9]_i_2_n_2\ : STD_LOGIC;
  signal j_V_fu_440_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal sof_1_i_fu_190 : STD_LOGIC;
  signal sof_1_i_fu_1900 : STD_LOGIC;
  signal \sof_1_i_fu_190[0]_i_1_n_2\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_2 : STD_LOGIC;
  signal t_V_5_reg_292 : STD_LOGIC;
  signal \t_V_5_reg_292[0]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292[10]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292[10]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292[10]_i_7_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292[10]_i_8_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292[10]_i_9_n_2\ : STD_LOGIC;
  signal \t_V_5_reg_292_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \t_V_5_reg_292_reg[10]_i_4_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_292_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \t_V_5_reg_292_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_281 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_data_V_reg_497 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_505 : STD_LOGIC;
  signal NLW_ap_ready_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_5_reg_292_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair29";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[19]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[23]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_271[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[19]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[20]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[23]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_385[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_261[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \brmerge_i_reg_535[0]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \exitcond_i_reg_526[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_V_reg_521[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_V_reg_521[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_V_reg_521[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i_V_reg_521[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \i_V_reg_521[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_V_reg_521[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_V_reg_521[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \i_V_reg_521[9]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \t_V_5_reg_292[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[11]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[15]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[16]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[19]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[20]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[22]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[23]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[9]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_505[0]_i_2\ : label is "soft_lutpair5";
begin
  AXIvideo2Mat_U0_img_rows_V_out_write <= \^axivideo2mat_u0_img_rows_v_out_write\;
  INPUT_STREAM_TREADY <= \^input_stream_tready\;
  Q(0) <= \^q\(0);
  \exitcond_i_reg_526_reg[0]_0\ <= \^exitcond_i_reg_526_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\AXI_video_strm_V_data_V_0_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_2\,
      D => INPUT_STREAM_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => INPUT_STREAM_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_2
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_STREAM_TVALID,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_2
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      I4 => INPUT_STREAM_TVALID,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => INPUT_STREAM_TVALID,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => \AXI_video_strm_V_data_V_0_state[1]_i_1_n_2\
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[1]_i_1_n_2\,
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => INPUT_STREAM_TVALID,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_2_[0]\,
      I4 => \^input_stream_tready\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => INPUT_STREAM_TVALID,
      I2 => \^input_stream_tready\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_2_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_2\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAA"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel3,
      I1 => brmerge_i_reg_535,
      I2 => \exitcond_i_reg_526_reg_n_2_[0]\,
      I3 => \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_2\,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => AXI_video_strm_V_data_V_0_sel2,
      O => AXI_video_strm_V_data_V_0_ack_out
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_2,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => AXI_video_strm_V_data_V_0_sel3
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_2,
      I1 => ap_CS_fsm_pp1_stage0,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_2\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_2\,
      Q => \^input_stream_tready\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => INPUT_STREAM_TLAST(0),
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => AXI_video_strm_V_last_V_0_sel_wr,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_2\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => INPUT_STREAM_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_2\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_2
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => INPUT_STREAM_TVALID,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_2
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      I4 => INPUT_STREAM_TVALID,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => INPUT_STREAM_TVALID,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      O => \AXI_video_strm_V_last_V_0_state[1]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[1]_i_1_n_2\,
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => INPUT_STREAM_TUSER(0),
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => AXI_video_strm_V_user_V_0_sel_wr,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_2\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => INPUT_STREAM_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_2\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_2
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => INPUT_STREAM_TVALID,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_2
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      I4 => INPUT_STREAM_TVALID,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => INPUT_STREAM_TVALID,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      O => \AXI_video_strm_V_user_V_0_state[1]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[1]_i_1_n_2\,
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(0),
      I1 => AXI_video_strm_V_data_V_0_payload_B(0),
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(8),
      I1 => AXI_video_strm_V_data_V_0_payload_B(8),
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(0)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(16),
      I1 => AXI_video_strm_V_data_V_0_payload_B(16),
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(1),
      I1 => AXI_video_strm_V_data_V_0_payload_B(1),
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(9),
      I1 => AXI_video_strm_V_data_V_0_payload_B(9),
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(1)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(17),
      I1 => AXI_video_strm_V_data_V_0_payload_B(17),
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(2),
      I1 => AXI_video_strm_V_data_V_0_payload_B(2),
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(10),
      I1 => AXI_video_strm_V_data_V_0_payload_B(10),
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(2)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(18),
      I1 => AXI_video_strm_V_data_V_0_payload_B(18),
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(3),
      I1 => AXI_video_strm_V_data_V_0_payload_B(3),
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(11),
      I1 => AXI_video_strm_V_data_V_0_payload_B(11),
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(3)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(19),
      I1 => AXI_video_strm_V_data_V_0_payload_B(19),
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(4),
      I1 => AXI_video_strm_V_data_V_0_payload_B(4),
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(12),
      I1 => AXI_video_strm_V_data_V_0_payload_B(12),
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(4)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(20),
      I1 => AXI_video_strm_V_data_V_0_payload_B(20),
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(5),
      I1 => AXI_video_strm_V_data_V_0_payload_B(5),
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(13),
      I1 => AXI_video_strm_V_data_V_0_payload_B(13),
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(5)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(21),
      I1 => AXI_video_strm_V_data_V_0_payload_B(21),
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(6),
      I1 => AXI_video_strm_V_data_V_0_payload_B(6),
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(14),
      I1 => AXI_video_strm_V_data_V_0_payload_B(14),
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(6)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(22),
      I1 => AXI_video_strm_V_data_V_0_payload_B(22),
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(6)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(7),
      I1 => AXI_video_strm_V_data_V_0_payload_B(7),
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => D(7)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(15),
      I1 => AXI_video_strm_V_data_V_0_payload_B(15),
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[15]_0\(7)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(23),
      I1 => AXI_video_strm_V_data_V_0_payload_B(23),
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => brmerge_i_reg_535,
      O => \axi_data_V_1_i_reg_326_reg[23]_0\(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_out_write\,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state4,
      I3 => exitcond4_i_fu_420_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_out_write\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm[1]_i_3_n_2\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_0_cols_V_c21_full_n,
      I2 => img_0_rows_V_c_empty_n,
      I3 => \ap_CS_fsm_reg[1]_0\,
      I4 => img_0_rows_V_c20_full_n,
      I5 => img_0_cols_V_c_empty_n,
      O => \^axivideo2mat_u0_img_rows_v_out_write\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47FFFFFF"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_payload_B,
      I1 => AXI_video_strm_V_user_V_0_sel,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_payload_B,
      I1 => AXI_video_strm_V_user_V_0_sel,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F222F2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond4_i_fu_420_p2,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_2,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_2,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp1_stage0_110011,
      I1 => ap_enable_reg_pp1_iter1_reg_n_2,
      O => ap_block_pp1_stage0_subdone
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005700FF00FF00FF"
    )
        port map (
      I0 => img_0_data_stream_0_full_n,
      I1 => brmerge_i_reg_535,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I3 => \exitcond_i_reg_526_reg_n_2_[0]\,
      I4 => img_0_data_stream_2_full_n,
      I5 => img_0_data_stream_1_full_n,
      O => ap_block_pp1_stage0_110011
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEEEEEAEEEEEE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_enable_reg_pp2_iter0,
      I3 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp2_iter1_reg_n_2,
      I5 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp2_iter1_reg_n_2,
      I2 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter0_i_2_n_2,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => exitcond_i_fu_435_p2,
      O => ap_enable_reg_pp1_iter0_i_1_n_2
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond4_i_fu_420_p2,
      O => ap_enable_reg_pp1_iter0_i_2_n_2
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_2,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_2,
      I2 => ap_rst_n,
      I3 => exitcond4_i_fu_420_p2,
      I4 => ap_CS_fsm_state4,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter1_i_1_n_2
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_2,
      Q => ap_enable_reg_pp1_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp2_iter0_i_2_n_2,
      I4 => ap_enable_reg_pp2_iter0_i_3_n_2,
      O => ap_enable_reg_pp2_iter0_i_1_n_2
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A0A0A0A8A0"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1_reg_n_2,
      I2 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I3 => AXI_video_strm_V_last_V_0_payload_A,
      I4 => AXI_video_strm_V_last_V_0_sel,
      I5 => AXI_video_strm_V_last_V_0_payload_B,
      O => ap_enable_reg_pp2_iter0_i_2_n_2
    );
ap_enable_reg_pp2_iter0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp2_iter1_reg_n_2,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => ap_enable_reg_pp2_iter0_i_3_n_2
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_2,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888880C8888"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_rst_n,
      I2 => ap_CS_fsm_state7,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp2_iter1_reg_n_2,
      I5 => \eol_2_i_reg_362_reg_n_2_[0]\,
      O => ap_enable_reg_pp2_iter1_i_1_n_2
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_2,
      Q => ap_enable_reg_pp2_iter1_reg_n_2,
      R => '0'
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond4_i_fu_420_p2,
      O => ap_ready
    );
ap_ready_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond4_i_fu_420_p2,
      CO(2) => ap_ready_INST_0_i_1_n_3,
      CO(1) => ap_ready_INST_0_i_1_n_4,
      CO(0) => ap_ready_INST_0_i_1_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_ready_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => t_V_reg_281(9),
      S(2) => ap_ready_INST_0_i_2_n_2,
      S(1) => ap_ready_INST_0_i_3_n_2,
      S(0) => ap_ready_INST_0_i_4_n_2
    );
ap_ready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => t_V_reg_281(6),
      I1 => t_V_reg_281(8),
      I2 => t_V_reg_281(7),
      O => ap_ready_INST_0_i_2_n_2
    );
ap_ready_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_reg_281(5),
      I1 => t_V_reg_281(4),
      I2 => t_V_reg_281(3),
      O => ap_ready_INST_0_i_3_n_2
    );
ap_ready_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_281(2),
      I1 => t_V_reg_281(1),
      I2 => t_V_reg_281(0),
      O => ap_ready_INST_0_i_4_n_2
    );
\axi_data_V1_i_reg_271[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(0),
      I1 => axi_data_V_3_i_reg_385(0),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[0]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(10),
      I1 => axi_data_V_3_i_reg_385(10),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[10]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(11),
      I1 => axi_data_V_3_i_reg_385(11),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[11]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(12),
      I1 => axi_data_V_3_i_reg_385(12),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[12]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(13),
      I1 => axi_data_V_3_i_reg_385(13),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[13]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(14),
      I1 => axi_data_V_3_i_reg_385(14),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[14]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(15),
      I1 => axi_data_V_3_i_reg_385(15),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[15]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(16),
      I1 => axi_data_V_3_i_reg_385(16),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[16]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(17),
      I1 => axi_data_V_3_i_reg_385(17),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[17]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(18),
      I1 => axi_data_V_3_i_reg_385(18),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[18]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(19),
      I1 => axi_data_V_3_i_reg_385(19),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[19]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(1),
      I1 => axi_data_V_3_i_reg_385(1),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[1]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(20),
      I1 => axi_data_V_3_i_reg_385(20),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[20]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(21),
      I1 => axi_data_V_3_i_reg_385(21),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[21]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(22),
      I1 => axi_data_V_3_i_reg_385(22),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[22]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(23),
      I1 => axi_data_V_3_i_reg_385(23),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[23]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(2),
      I1 => axi_data_V_3_i_reg_385(2),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[2]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(3),
      I1 => axi_data_V_3_i_reg_385(3),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[3]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(4),
      I1 => axi_data_V_3_i_reg_385(4),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[4]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(5),
      I1 => axi_data_V_3_i_reg_385(5),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[5]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(6),
      I1 => axi_data_V_3_i_reg_385(6),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[6]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(7),
      I1 => axi_data_V_3_i_reg_385(7),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[7]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(8),
      I1 => axi_data_V_3_i_reg_385(8),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[8]_i_1_n_2\
    );
\axi_data_V1_i_reg_271[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => tmp_data_V_reg_497(9),
      I1 => axi_data_V_3_i_reg_385(9),
      I2 => ap_CS_fsm_state3,
      O => \axi_data_V1_i_reg_271[9]_i_1_n_2\
    );
\axi_data_V1_i_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[0]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(0),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[10]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(10),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[11]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(11),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[12]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(12),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[13]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(13),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[14]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(14),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[15]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(15),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[16]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(16),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[17]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(17),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[18]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(18),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[19]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(19),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[1]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(1),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[20]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(20),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[21]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(21),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[22]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(22),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[23]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(23),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[2]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(2),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[3]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(3),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[4]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(4),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[5]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(5),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[6]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(6),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[7]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(7),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[8]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(8),
      R => '0'
    );
\axi_data_V1_i_reg_271_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_271[9]_i_1_n_2\,
      Q => axi_data_V1_i_reg_271(9),
      R => '0'
    );
\axi_data_V_1_i_reg_326[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(0),
      I1 => AXI_video_strm_V_data_V_0_data_out(0),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(0),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[0]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(10),
      I1 => AXI_video_strm_V_data_V_0_data_out(10),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(10),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[10]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(11),
      I1 => AXI_video_strm_V_data_V_0_data_out(11),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(11),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[11]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(12),
      I1 => AXI_video_strm_V_data_V_0_data_out(12),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(12),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[12]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(13),
      I1 => AXI_video_strm_V_data_V_0_data_out(13),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(13),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[13]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(14),
      I1 => AXI_video_strm_V_data_V_0_data_out(14),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(14),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[14]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(15),
      I1 => AXI_video_strm_V_data_V_0_data_out(15),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(15),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[15]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(16),
      I1 => AXI_video_strm_V_data_V_0_data_out(16),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(16),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[16]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(17),
      I1 => AXI_video_strm_V_data_V_0_data_out(17),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(17),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[17]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(18),
      I1 => AXI_video_strm_V_data_V_0_data_out(18),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(18),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[18]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(19),
      I1 => AXI_video_strm_V_data_V_0_data_out(19),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(19),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[19]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(1),
      I1 => AXI_video_strm_V_data_V_0_data_out(1),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(1),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[1]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(20),
      I1 => AXI_video_strm_V_data_V_0_data_out(20),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(20),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[20]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(21),
      I1 => AXI_video_strm_V_data_V_0_data_out(21),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(21),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[21]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(22),
      I1 => AXI_video_strm_V_data_V_0_data_out(22),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(22),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[22]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(23),
      I1 => AXI_video_strm_V_data_V_0_data_out(23),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(23),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[23]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(2),
      I1 => AXI_video_strm_V_data_V_0_data_out(2),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(2),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[2]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(3),
      I1 => AXI_video_strm_V_data_V_0_data_out(3),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(3),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[3]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(4),
      I1 => AXI_video_strm_V_data_V_0_data_out(4),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(4),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[4]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(5),
      I1 => AXI_video_strm_V_data_V_0_data_out(5),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(5),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[5]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(6),
      I1 => AXI_video_strm_V_data_V_0_data_out(6),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(6),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[6]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(7),
      I1 => AXI_video_strm_V_data_V_0_data_out(7),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(7),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[7]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(8),
      I1 => AXI_video_strm_V_data_V_0_data_out(8),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(8),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[8]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(9),
      I1 => AXI_video_strm_V_data_V_0_data_out(9),
      I2 => brmerge_i_reg_535,
      I3 => axi_data_V1_i_reg_271(9),
      I4 => \^exitcond_i_reg_526_reg[0]_0\,
      O => \axi_data_V_1_i_reg_326[9]_i_1_n_2\
    );
\axi_data_V_1_i_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[0]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(0),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[10]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(10),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[11]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(11),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[12]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(12),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[13]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(13),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[14]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(14),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[15]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(15),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[16]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(16),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[17]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(17),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[18]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(18),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[19]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(19),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[1]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(1),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[20]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(20),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[21]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(21),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[22]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(22),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[23]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(23),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[2]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(2),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[3]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(3),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[4]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(4),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[5]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(5),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[6]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(6),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[7]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(7),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[8]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(8),
      R => '0'
    );
\axi_data_V_1_i_reg_326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \axi_data_V_1_i_reg_326[9]_i_1_n_2\,
      Q => axi_data_V_1_i_reg_326(9),
      R => '0'
    );
\axi_data_V_3_i_reg_385[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(0),
      I1 => AXI_video_strm_V_data_V_0_payload_B(0),
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[0]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(10),
      I1 => AXI_video_strm_V_data_V_0_payload_B(10),
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[10]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(11),
      I1 => AXI_video_strm_V_data_V_0_payload_B(11),
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[11]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(12),
      I1 => AXI_video_strm_V_data_V_0_payload_B(12),
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[12]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(13),
      I1 => AXI_video_strm_V_data_V_0_payload_B(13),
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[13]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(14),
      I1 => AXI_video_strm_V_data_V_0_payload_B(14),
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[14]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(15),
      I1 => AXI_video_strm_V_data_V_0_payload_B(15),
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[15]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(16),
      I1 => AXI_video_strm_V_data_V_0_payload_B(16),
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[16]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(17),
      I1 => AXI_video_strm_V_data_V_0_payload_B(17),
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[17]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(18),
      I1 => AXI_video_strm_V_data_V_0_payload_B(18),
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[18]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(19),
      I1 => AXI_video_strm_V_data_V_0_payload_B(19),
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[19]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(1),
      I1 => AXI_video_strm_V_data_V_0_payload_B(1),
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[1]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(20),
      I1 => AXI_video_strm_V_data_V_0_payload_B(20),
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[20]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(21),
      I1 => AXI_video_strm_V_data_V_0_payload_B(21),
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[21]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(22),
      I1 => AXI_video_strm_V_data_V_0_payload_B(22),
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[22]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(23),
      I1 => AXI_video_strm_V_data_V_0_payload_B(23),
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[23]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(2),
      I1 => AXI_video_strm_V_data_V_0_payload_B(2),
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[2]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(3),
      I1 => AXI_video_strm_V_data_V_0_payload_B(3),
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[3]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(4),
      I1 => AXI_video_strm_V_data_V_0_payload_B(4),
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[4]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(5),
      I1 => AXI_video_strm_V_data_V_0_payload_B(5),
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[5]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(6),
      I1 => AXI_video_strm_V_data_V_0_payload_B(6),
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[6]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(7),
      I1 => AXI_video_strm_V_data_V_0_payload_B(7),
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[7]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(8),
      I1 => AXI_video_strm_V_data_V_0_payload_B(8),
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[8]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => axi_data_V_1_i_reg_326(9),
      I1 => AXI_video_strm_V_data_V_0_payload_B(9),
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => ap_CS_fsm_state7,
      O => \axi_data_V_3_i_reg_385[9]_i_1_n_2\
    );
\axi_data_V_3_i_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[0]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(0),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[10]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(10),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[11]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(11),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[12]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(12),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[13]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(13),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[14]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(14),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[15]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(15),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[16]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(16),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[17]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(17),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[18]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(18),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[19]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(19),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[1]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(1),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[20]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(20),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[21]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(21),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[22]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(22),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[23]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(23),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[2]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(2),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[3]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(3),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[4]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(4),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[5]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(5),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[6]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(6),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[7]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(7),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[8]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(8),
      R => '0'
    );
\axi_data_V_3_i_reg_385_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_data_V_3_i_reg_385[9]_i_1_n_2\,
      Q => axi_data_V_3_i_reg_385(9),
      R => '0'
    );
\axi_last_V1_i_reg_261[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_505,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_373,
      O => \axi_last_V1_i_reg_261[0]_i_1_n_2\
    );
\axi_last_V1_i_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_261[0]_i_1_n_2\,
      Q => axi_last_V1_i_reg_261,
      R => '0'
    );
\axi_last_V_3_i_reg_373[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_315_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_373[0]_i_1_n_2\
    );
\axi_last_V_3_i_reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \axi_last_V_3_i_reg_373[0]_i_1_n_2\,
      Q => axi_last_V_3_i_reg_373,
      R => '0'
    );
\brmerge_i_reg_535[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => brmerge_i_fu_449_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => exitcond_i_fu_435_p2,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => brmerge_i_reg_535,
      O => \brmerge_i_reg_535[0]_i_1_n_2\
    );
\brmerge_i_reg_535[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEAEEEEEE"
    )
        port map (
      I0 => sof_1_i_fu_190,
      I1 => \eol_i_reg_303_reg_n_2_[0]\,
      I2 => \exitcond_i_reg_526_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_2,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_phi_mux_axi_last_V_2_i_phi_fu_342_p4,
      O => brmerge_i_fu_449_p2
    );
\brmerge_i_reg_535[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_315_reg_n_2_[0]\,
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => ap_phi_mux_axi_last_V_2_i_phi_fu_342_p4
    );
\brmerge_i_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_535[0]_i_1_n_2\,
      Q => brmerge_i_reg_535,
      R => '0'
    );
\eol_2_i_reg_362[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_2,
      I3 => \eol_2_i_reg_362_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp2_stage0,
      O => \eol_2_i_reg_362[0]_i_1_n_2\
    );
\eol_2_i_reg_362[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_303_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_362[0]_i_2_n_2\
    );
\eol_2_i_reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_362[0]_i_1_n_2\,
      D => \eol_2_i_reg_362[0]_i_2_n_2\,
      Q => \eol_2_i_reg_362_reg_n_2_[0]\,
      R => '0'
    );
\eol_i_reg_303[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_A,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => brmerge_i_reg_535,
      I4 => \eol_reg_315_reg_n_2_[0]\,
      I5 => \^exitcond_i_reg_526_reg[0]_0\,
      O => eol_i_reg_303
    );
\eol_i_reg_303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => eol_i_reg_303,
      Q => \eol_i_reg_303_reg_n_2_[0]\,
      R => '0'
    );
\eol_reg_315[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^exitcond_i_reg_526_reg[0]_0\,
      I1 => exitcond4_i_fu_420_p2,
      I2 => ap_CS_fsm_state4,
      O => eol_reg_315
    );
\eol_reg_315[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \eol_reg_315_reg_n_2_[0]\,
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_last_V_0_data_out,
      I3 => \^exitcond_i_reg_526_reg[0]_0\,
      I4 => axi_last_V1_i_reg_261,
      O => \eol_reg_315[0]_i_2_n_2\
    );
\eol_reg_315[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_i_reg_526_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_2,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_block_pp1_stage0_subdone,
      O => \^exitcond_i_reg_526_reg[0]_0\
    );
\eol_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_315,
      D => \eol_reg_315[0]_i_2_n_2\,
      Q => \eol_reg_315_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_reg_526[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_i_fu_435_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => \exitcond_i_reg_526_reg_n_2_[0]\,
      O => \exitcond_i_reg_526[0]_i_1_n_2\
    );
\exitcond_i_reg_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_526[0]_i_1_n_2\,
      Q => \exitcond_i_reg_526_reg_n_2_[0]\,
      R => '0'
    );
\i_V_reg_521[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_281(0),
      O => i_V_fu_425_p2(0)
    );
\i_V_reg_521[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_281(0),
      I1 => t_V_reg_281(1),
      O => i_V_fu_425_p2(1)
    );
\i_V_reg_521[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_reg_281(0),
      I1 => t_V_reg_281(1),
      I2 => t_V_reg_281(2),
      O => i_V_fu_425_p2(2)
    );
\i_V_reg_521[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_281(1),
      I1 => t_V_reg_281(0),
      I2 => t_V_reg_281(2),
      I3 => t_V_reg_281(3),
      O => i_V_fu_425_p2(3)
    );
\i_V_reg_521[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_281(2),
      I1 => t_V_reg_281(0),
      I2 => t_V_reg_281(1),
      I3 => t_V_reg_281(3),
      I4 => t_V_reg_281(4),
      O => i_V_fu_425_p2(4)
    );
\i_V_reg_521[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_281(3),
      I1 => t_V_reg_281(1),
      I2 => t_V_reg_281(0),
      I3 => t_V_reg_281(2),
      I4 => t_V_reg_281(4),
      I5 => t_V_reg_281(5),
      O => i_V_fu_425_p2(5)
    );
\i_V_reg_521[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_521[9]_i_2_n_2\,
      I1 => t_V_reg_281(6),
      O => i_V_fu_425_p2(6)
    );
\i_V_reg_521[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_521[9]_i_2_n_2\,
      I1 => t_V_reg_281(6),
      I2 => t_V_reg_281(7),
      O => i_V_fu_425_p2(7)
    );
\i_V_reg_521[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_281(6),
      I1 => \i_V_reg_521[9]_i_2_n_2\,
      I2 => t_V_reg_281(7),
      I3 => t_V_reg_281(8),
      O => i_V_fu_425_p2(8)
    );
\i_V_reg_521[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_281(7),
      I1 => \i_V_reg_521[9]_i_2_n_2\,
      I2 => t_V_reg_281(6),
      I3 => t_V_reg_281(8),
      I4 => t_V_reg_281(9),
      O => i_V_fu_425_p2(9)
    );
\i_V_reg_521[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_281(5),
      I1 => t_V_reg_281(3),
      I2 => t_V_reg_281(1),
      I3 => t_V_reg_281(0),
      I4 => t_V_reg_281(2),
      I5 => t_V_reg_281(4),
      O => \i_V_reg_521[9]_i_2_n_2\
    );
\i_V_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(0),
      Q => i_V_reg_521(0),
      R => '0'
    );
\i_V_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(1),
      Q => i_V_reg_521(1),
      R => '0'
    );
\i_V_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(2),
      Q => i_V_reg_521(2),
      R => '0'
    );
\i_V_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(3),
      Q => i_V_reg_521(3),
      R => '0'
    );
\i_V_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(4),
      Q => i_V_reg_521(4),
      R => '0'
    );
\i_V_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(5),
      Q => i_V_reg_521(5),
      R => '0'
    );
\i_V_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(6),
      Q => i_V_reg_521(6),
      R => '0'
    );
\i_V_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(7),
      Q => i_V_reg_521(7),
      R => '0'
    );
\i_V_reg_521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(8),
      Q => i_V_reg_521(8),
      R => '0'
    );
\i_V_reg_521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(9),
      Q => i_V_reg_521(9),
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^exitcond_i_reg_526_reg[0]_0\,
      I1 => img_0_data_stream_0_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^exitcond_i_reg_526_reg[0]_0\,
      I1 => img_0_data_stream_1_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^exitcond_i_reg_526_reg[0]_0\,
      I1 => img_0_data_stream_2_full_n,
      O => internal_full_n_reg_1
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_start,
      I2 => start_for_CvtColor_1_U0_full_n,
      O => start_once_reg_reg_0
    );
\sof_1_i_fu_190[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => exitcond_i_fu_435_p2,
      I4 => sof_1_i_fu_190,
      I5 => ap_CS_fsm_state3,
      O => \sof_1_i_fu_190[0]_i_1_n_2\
    );
\sof_1_i_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_190[0]_i_1_n_2\,
      Q => sof_1_i_fu_190,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => ap_start,
      I1 => start_for_CvtColor_1_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => exitcond4_i_fu_420_p2,
      I4 => ap_CS_fsm_state4,
      O => start_once_reg_i_1_n_2
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_2,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_5_reg_292[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(0),
      O => \t_V_5_reg_292[0]_i_1_n_2\
    );
\t_V_5_reg_292[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF700000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => exitcond_i_fu_435_p2,
      I4 => exitcond4_i_fu_420_p2,
      I5 => ap_CS_fsm_state4,
      O => t_V_5_reg_292
    );
\t_V_5_reg_292[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => exitcond_i_fu_435_p2,
      O => sof_1_i_fu_1900
    );
\t_V_5_reg_292[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(8),
      I1 => \t_V_5_reg_292_reg__0\(6),
      I2 => \t_V_5_reg_292[10]_i_5_n_2\,
      I3 => \t_V_5_reg_292_reg__0\(7),
      I4 => \t_V_5_reg_292_reg__0\(9),
      I5 => \t_V_5_reg_292_reg__0\(10),
      O => j_V_fu_440_p2(10)
    );
\t_V_5_reg_292[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(5),
      I1 => \t_V_5_reg_292_reg__0\(3),
      I2 => \t_V_5_reg_292_reg__0\(1),
      I3 => \t_V_5_reg_292_reg__0\(0),
      I4 => \t_V_5_reg_292_reg__0\(2),
      I5 => \t_V_5_reg_292_reg__0\(4),
      O => \t_V_5_reg_292[10]_i_5_n_2\
    );
\t_V_5_reg_292[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(10),
      I1 => \t_V_5_reg_292_reg__0\(9),
      O => \t_V_5_reg_292[10]_i_6_n_2\
    );
\t_V_5_reg_292[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(7),
      I1 => \t_V_5_reg_292_reg__0\(8),
      I2 => \t_V_5_reg_292_reg__0\(6),
      O => \t_V_5_reg_292[10]_i_7_n_2\
    );
\t_V_5_reg_292[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(5),
      I1 => \t_V_5_reg_292_reg__0\(4),
      I2 => \t_V_5_reg_292_reg__0\(3),
      O => \t_V_5_reg_292[10]_i_8_n_2\
    );
\t_V_5_reg_292[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(2),
      I1 => \t_V_5_reg_292_reg__0\(1),
      I2 => \t_V_5_reg_292_reg__0\(0),
      O => \t_V_5_reg_292[10]_i_9_n_2\
    );
\t_V_5_reg_292[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(0),
      I1 => \t_V_5_reg_292_reg__0\(1),
      O => j_V_fu_440_p2(1)
    );
\t_V_5_reg_292[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(0),
      I1 => \t_V_5_reg_292_reg__0\(1),
      I2 => \t_V_5_reg_292_reg__0\(2),
      O => j_V_fu_440_p2(2)
    );
\t_V_5_reg_292[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(1),
      I1 => \t_V_5_reg_292_reg__0\(0),
      I2 => \t_V_5_reg_292_reg__0\(2),
      I3 => \t_V_5_reg_292_reg__0\(3),
      O => j_V_fu_440_p2(3)
    );
\t_V_5_reg_292[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(2),
      I1 => \t_V_5_reg_292_reg__0\(0),
      I2 => \t_V_5_reg_292_reg__0\(1),
      I3 => \t_V_5_reg_292_reg__0\(3),
      I4 => \t_V_5_reg_292_reg__0\(4),
      O => j_V_fu_440_p2(4)
    );
\t_V_5_reg_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(3),
      I1 => \t_V_5_reg_292_reg__0\(1),
      I2 => \t_V_5_reg_292_reg__0\(0),
      I3 => \t_V_5_reg_292_reg__0\(2),
      I4 => \t_V_5_reg_292_reg__0\(4),
      I5 => \t_V_5_reg_292_reg__0\(5),
      O => j_V_fu_440_p2(5)
    );
\t_V_5_reg_292[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_5_reg_292[10]_i_5_n_2\,
      I1 => \t_V_5_reg_292_reg__0\(6),
      O => j_V_fu_440_p2(6)
    );
\t_V_5_reg_292[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_5_reg_292[10]_i_5_n_2\,
      I1 => \t_V_5_reg_292_reg__0\(6),
      I2 => \t_V_5_reg_292_reg__0\(7),
      O => j_V_fu_440_p2(7)
    );
\t_V_5_reg_292[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(6),
      I1 => \t_V_5_reg_292[10]_i_5_n_2\,
      I2 => \t_V_5_reg_292_reg__0\(7),
      I3 => \t_V_5_reg_292_reg__0\(8),
      O => j_V_fu_440_p2(8)
    );
\t_V_5_reg_292[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_5_reg_292_reg__0\(7),
      I1 => \t_V_5_reg_292[10]_i_5_n_2\,
      I2 => \t_V_5_reg_292_reg__0\(6),
      I3 => \t_V_5_reg_292_reg__0\(8),
      I4 => \t_V_5_reg_292_reg__0\(9),
      O => j_V_fu_440_p2(9)
    );
\t_V_5_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => \t_V_5_reg_292[0]_i_1_n_2\,
      Q => \t_V_5_reg_292_reg__0\(0),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(10),
      Q => \t_V_5_reg_292_reg__0\(10),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_435_p2,
      CO(2) => \t_V_5_reg_292_reg[10]_i_4_n_3\,
      CO(1) => \t_V_5_reg_292_reg[10]_i_4_n_4\,
      CO(0) => \t_V_5_reg_292_reg[10]_i_4_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_5_reg_292_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_5_reg_292[10]_i_6_n_2\,
      S(2) => \t_V_5_reg_292[10]_i_7_n_2\,
      S(1) => \t_V_5_reg_292[10]_i_8_n_2\,
      S(0) => \t_V_5_reg_292[10]_i_9_n_2\
    );
\t_V_5_reg_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(1),
      Q => \t_V_5_reg_292_reg__0\(1),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(2),
      Q => \t_V_5_reg_292_reg__0\(2),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(3),
      Q => \t_V_5_reg_292_reg__0\(3),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(4),
      Q => \t_V_5_reg_292_reg__0\(4),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(5),
      Q => \t_V_5_reg_292_reg__0\(5),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(6),
      Q => \t_V_5_reg_292_reg__0\(6),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(7),
      Q => \t_V_5_reg_292_reg__0\(7),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(8),
      Q => \t_V_5_reg_292_reg__0\(8),
      R => t_V_5_reg_292
    );
\t_V_5_reg_292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1900,
      D => j_V_fu_440_p2(9),
      Q => \t_V_5_reg_292_reg__0\(9),
      R => t_V_5_reg_292
    );
\t_V_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(0),
      Q => t_V_reg_281(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(1),
      Q => t_V_reg_281(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(2),
      Q => t_V_reg_281(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(3),
      Q => t_V_reg_281(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(4),
      Q => t_V_reg_281(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(5),
      Q => t_V_reg_281(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(6),
      Q => t_V_reg_281(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(7),
      Q => t_V_reg_281(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(8),
      Q => t_V_reg_281(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(9),
      Q => t_V_reg_281(9),
      R => ap_CS_fsm_state3
    );
\tmp_data_V_reg_497[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_payload_A(0),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_497[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(10),
      I1 => AXI_video_strm_V_data_V_0_payload_A(10),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(10)
    );
\tmp_data_V_reg_497[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(11),
      I1 => AXI_video_strm_V_data_V_0_payload_A(11),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(11)
    );
\tmp_data_V_reg_497[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(12),
      I1 => AXI_video_strm_V_data_V_0_payload_A(12),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(12)
    );
\tmp_data_V_reg_497[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(13),
      I1 => AXI_video_strm_V_data_V_0_payload_A(13),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(13)
    );
\tmp_data_V_reg_497[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(14),
      I1 => AXI_video_strm_V_data_V_0_payload_A(14),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(14)
    );
\tmp_data_V_reg_497[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(15),
      I1 => AXI_video_strm_V_data_V_0_payload_A(15),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(15)
    );
\tmp_data_V_reg_497[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(16),
      I1 => AXI_video_strm_V_data_V_0_payload_A(16),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(16)
    );
\tmp_data_V_reg_497[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(17),
      I1 => AXI_video_strm_V_data_V_0_payload_A(17),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(17)
    );
\tmp_data_V_reg_497[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(18),
      I1 => AXI_video_strm_V_data_V_0_payload_A(18),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(18)
    );
\tmp_data_V_reg_497[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(19),
      I1 => AXI_video_strm_V_data_V_0_payload_A(19),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(19)
    );
\tmp_data_V_reg_497[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_payload_A(1),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_497[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(20),
      I1 => AXI_video_strm_V_data_V_0_payload_A(20),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(20)
    );
\tmp_data_V_reg_497[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(21),
      I1 => AXI_video_strm_V_data_V_0_payload_A(21),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(21)
    );
\tmp_data_V_reg_497[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(22),
      I1 => AXI_video_strm_V_data_V_0_payload_A(22),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(22)
    );
\tmp_data_V_reg_497[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(23),
      I1 => AXI_video_strm_V_data_V_0_payload_A(23),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(23)
    );
\tmp_data_V_reg_497[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_payload_A(2),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_497[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_payload_A(3),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_497[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_payload_A(4),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_497[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_payload_A(5),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_497[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_payload_A(6),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_497[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_payload_A(7),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_497[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(8),
      I1 => AXI_video_strm_V_data_V_0_payload_A(8),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(8)
    );
\tmp_data_V_reg_497[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(9),
      I1 => AXI_video_strm_V_data_V_0_payload_A(9),
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_data_out(9)
    );
\tmp_data_V_reg_497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_497(0),
      R => '0'
    );
\tmp_data_V_reg_497_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(10),
      Q => tmp_data_V_reg_497(10),
      R => '0'
    );
\tmp_data_V_reg_497_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(11),
      Q => tmp_data_V_reg_497(11),
      R => '0'
    );
\tmp_data_V_reg_497_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(12),
      Q => tmp_data_V_reg_497(12),
      R => '0'
    );
\tmp_data_V_reg_497_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(13),
      Q => tmp_data_V_reg_497(13),
      R => '0'
    );
\tmp_data_V_reg_497_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(14),
      Q => tmp_data_V_reg_497(14),
      R => '0'
    );
\tmp_data_V_reg_497_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(15),
      Q => tmp_data_V_reg_497(15),
      R => '0'
    );
\tmp_data_V_reg_497_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(16),
      Q => tmp_data_V_reg_497(16),
      R => '0'
    );
\tmp_data_V_reg_497_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(17),
      Q => tmp_data_V_reg_497(17),
      R => '0'
    );
\tmp_data_V_reg_497_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(18),
      Q => tmp_data_V_reg_497(18),
      R => '0'
    );
\tmp_data_V_reg_497_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(19),
      Q => tmp_data_V_reg_497(19),
      R => '0'
    );
\tmp_data_V_reg_497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_497(1),
      R => '0'
    );
\tmp_data_V_reg_497_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(20),
      Q => tmp_data_V_reg_497(20),
      R => '0'
    );
\tmp_data_V_reg_497_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(21),
      Q => tmp_data_V_reg_497(21),
      R => '0'
    );
\tmp_data_V_reg_497_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(22),
      Q => tmp_data_V_reg_497(22),
      R => '0'
    );
\tmp_data_V_reg_497_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(23),
      Q => tmp_data_V_reg_497(23),
      R => '0'
    );
\tmp_data_V_reg_497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_497(2),
      R => '0'
    );
\tmp_data_V_reg_497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_497(3),
      R => '0'
    );
\tmp_data_V_reg_497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_497(4),
      R => '0'
    );
\tmp_data_V_reg_497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_497(5),
      R => '0'
    );
\tmp_data_V_reg_497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_497(6),
      R => '0'
    );
\tmp_data_V_reg_497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_497(7),
      R => '0'
    );
\tmp_data_V_reg_497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(8),
      Q => tmp_data_V_reg_497(8),
      R => '0'
    );
\tmp_data_V_reg_497_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(9),
      Q => tmp_data_V_reg_497(9),
      R => '0'
    );
\tmp_last_V_reg_505[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_505[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_505,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_CvtColor is
  port (
    start_once_reg : out STD_LOGIC;
    \exitcond_reg_197_reg[0]_0\ : out STD_LOGIC;
    CvtColor_U0_ap_ready : out STD_LOGIC;
    CvtColor_U0_p_dst_data_stream_2_V_write : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_110011 : in STD_LOGIC;
    CvtColor_U0_ap_start : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    img_5_data_stream_0_empty_n : in STD_LOGIC;
    img_6_data_stream_2_full_n : in STD_LOGIC;
    img_6_data_stream_1_full_n : in STD_LOGIC;
    img_6_data_stream_0_full_n : in STD_LOGIC;
    ap_idle_INST_0_i_1 : in STD_LOGIC;
    ap_idle_INST_0_i_1_0 : in STD_LOGIC;
    AddWeighted_U0_ap_idle : in STD_LOGIC;
    ap_idle_INST_0_i_1_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end filtro_image_filter_0_0_CvtColor;

architecture STRUCTURE of filtro_image_filter_0_0_CvtColor is
  signal \^cvtcolor_u0_ap_ready\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal exitcond_fu_176_p2 : STD_LOGIC;
  signal \exitcond_reg_197[0]_i_1_n_2\ : STD_LOGIC;
  signal \^exitcond_reg_197_reg[0]_0\ : STD_LOGIC;
  signal i_1_fu_170_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_1_reg_192 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_1_reg_192[9]_i_2_n_2\ : STD_LOGIC;
  signal i_reg_142 : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_142_reg_n_2_[9]\ : STD_LOGIC;
  signal j_1_fu_182_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_153 : STD_LOGIC;
  signal j_reg_1530 : STD_LOGIC;
  signal \j_reg_153[10]_i_5_n_2\ : STD_LOGIC;
  signal \j_reg_153_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__5_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__10\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_4\ : label is "soft_lutpair369";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_1_reg_192[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \i_1_reg_192[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \i_1_reg_192[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i_1_reg_192[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i_1_reg_192[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \i_1_reg_192[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \i_1_reg_192[8]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \i_1_reg_192[9]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \j_reg_153[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \j_reg_153[1]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \j_reg_153[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \j_reg_153[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \j_reg_153[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \j_reg_153[6]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \j_reg_153[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \j_reg_153[9]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair364";
begin
  CvtColor_U0_ap_ready <= \^cvtcolor_u0_ap_ready\;
  \exitcond_reg_197_reg[0]_0\ <= \^exitcond_reg_197_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^exitcond_reg_197_reg[0]_0\,
      I4 => img_6_data_stream_2_full_n,
      O => shiftReg_ce_1
    );
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^exitcond_reg_197_reg[0]_0\,
      I4 => img_6_data_stream_0_full_n,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^exitcond_reg_197_reg[0]_0\,
      I4 => img_6_data_stream_1_full_n,
      O => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8F8F8"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_ready\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => CvtColor_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_Mat2AXIvideo_U0_full_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => CvtColor_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FFFF7F007F00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_fu_176_p2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^cvtcolor_u0_ap_ready\,
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_142_reg_n_2_[1]\,
      I2 => \i_reg_142_reg_n_2_[0]\,
      I3 => \i_reg_142_reg_n_2_[3]\,
      I4 => \i_reg_142_reg_n_2_[2]\,
      I5 => \ap_CS_fsm[2]_i_3__5_n_2\,
      O => \^cvtcolor_u0_ap_ready\
    );
\ap_CS_fsm[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[4]\,
      I1 => \i_reg_142_reg_n_2_[5]\,
      I2 => \i_reg_142_reg_n_2_[6]\,
      I3 => \i_reg_142_reg_n_2_[7]\,
      I4 => \i_reg_142_reg_n_2_[8]\,
      I5 => \i_reg_142_reg_n_2_[9]\,
      O => \ap_CS_fsm[2]_i_3__5_n_2\
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => exitcond_fu_176_p2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4_n_2\,
      I1 => \ap_CS_fsm[3]_i_5_n_2\,
      I2 => \j_reg_153_reg__0\(0),
      I3 => \j_reg_153_reg__0\(1),
      I4 => \j_reg_153_reg__0\(2),
      O => exitcond_fu_176_p2
    );
\ap_CS_fsm[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5F5F5F5F5F5F5"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => img_5_data_stream_0_empty_n,
      I2 => \^exitcond_reg_197_reg[0]_0\,
      I3 => img_6_data_stream_2_full_n,
      I4 => img_6_data_stream_1_full_n,
      I5 => img_6_data_stream_0_full_n,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \j_reg_153_reg__0\(6),
      I1 => \j_reg_153_reg__0\(5),
      I2 => \j_reg_153_reg__0\(4),
      I3 => \j_reg_153_reg__0\(3),
      O => \ap_CS_fsm[3]_i_4_n_2\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \j_reg_153_reg__0\(9),
      I1 => \j_reg_153_reg__0\(10),
      I2 => \j_reg_153_reg__0\(7),
      I3 => \j_reg_153_reg__0\(8),
      O => \ap_CS_fsm[3]_i_5_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond_fu_176_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C008800880088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => exitcond_fu_176_p2,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => ap_block_pp0_stage0_110011,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_idle_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_idle_INST_0_i_1,
      I2 => ap_idle_INST_0_i_1_0,
      I3 => AddWeighted_U0_ap_idle,
      I4 => ap_idle_INST_0_i_1_1,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[0]_0\
    );
\exitcond_reg_197[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => exitcond_fu_176_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^exitcond_reg_197_reg[0]_0\,
      O => \exitcond_reg_197[0]_i_1_n_2\
    );
\exitcond_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_197[0]_i_1_n_2\,
      Q => \^exitcond_reg_197_reg[0]_0\,
      R => '0'
    );
\i_1_reg_192[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[0]\,
      O => i_1_fu_170_p2(0)
    );
\i_1_reg_192[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[0]\,
      I1 => \i_reg_142_reg_n_2_[1]\,
      O => i_1_fu_170_p2(1)
    );
\i_1_reg_192[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[0]\,
      I1 => \i_reg_142_reg_n_2_[1]\,
      I2 => \i_reg_142_reg_n_2_[2]\,
      O => i_1_fu_170_p2(2)
    );
\i_1_reg_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[1]\,
      I1 => \i_reg_142_reg_n_2_[0]\,
      I2 => \i_reg_142_reg_n_2_[2]\,
      I3 => \i_reg_142_reg_n_2_[3]\,
      O => i_1_fu_170_p2(3)
    );
\i_1_reg_192[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[2]\,
      I1 => \i_reg_142_reg_n_2_[0]\,
      I2 => \i_reg_142_reg_n_2_[1]\,
      I3 => \i_reg_142_reg_n_2_[3]\,
      I4 => \i_reg_142_reg_n_2_[4]\,
      O => i_1_fu_170_p2(4)
    );
\i_1_reg_192[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[3]\,
      I1 => \i_reg_142_reg_n_2_[1]\,
      I2 => \i_reg_142_reg_n_2_[0]\,
      I3 => \i_reg_142_reg_n_2_[2]\,
      I4 => \i_reg_142_reg_n_2_[4]\,
      I5 => \i_reg_142_reg_n_2_[5]\,
      O => i_1_fu_170_p2(5)
    );
\i_1_reg_192[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_1_reg_192[9]_i_2_n_2\,
      I1 => \i_reg_142_reg_n_2_[6]\,
      O => i_1_fu_170_p2(6)
    );
\i_1_reg_192[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_1_reg_192[9]_i_2_n_2\,
      I1 => \i_reg_142_reg_n_2_[6]\,
      I2 => \i_reg_142_reg_n_2_[7]\,
      O => i_1_fu_170_p2(7)
    );
\i_1_reg_192[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[6]\,
      I1 => \i_1_reg_192[9]_i_2_n_2\,
      I2 => \i_reg_142_reg_n_2_[7]\,
      I3 => \i_reg_142_reg_n_2_[8]\,
      O => i_1_fu_170_p2(8)
    );
\i_1_reg_192[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[7]\,
      I1 => \i_1_reg_192[9]_i_2_n_2\,
      I2 => \i_reg_142_reg_n_2_[6]\,
      I3 => \i_reg_142_reg_n_2_[8]\,
      I4 => \i_reg_142_reg_n_2_[9]\,
      O => i_1_fu_170_p2(9)
    );
\i_1_reg_192[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_142_reg_n_2_[5]\,
      I1 => \i_reg_142_reg_n_2_[3]\,
      I2 => \i_reg_142_reg_n_2_[1]\,
      I3 => \i_reg_142_reg_n_2_[0]\,
      I4 => \i_reg_142_reg_n_2_[2]\,
      I5 => \i_reg_142_reg_n_2_[4]\,
      O => \i_1_reg_192[9]_i_2_n_2\
    );
\i_1_reg_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(0),
      Q => i_1_reg_192(0),
      R => '0'
    );
\i_1_reg_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(1),
      Q => i_1_reg_192(1),
      R => '0'
    );
\i_1_reg_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(2),
      Q => i_1_reg_192(2),
      R => '0'
    );
\i_1_reg_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(3),
      Q => i_1_reg_192(3),
      R => '0'
    );
\i_1_reg_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(4),
      Q => i_1_reg_192(4),
      R => '0'
    );
\i_1_reg_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(5),
      Q => i_1_reg_192(5),
      R => '0'
    );
\i_1_reg_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(6),
      Q => i_1_reg_192(6),
      R => '0'
    );
\i_1_reg_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(7),
      Q => i_1_reg_192(7),
      R => '0'
    );
\i_1_reg_192_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(8),
      Q => i_1_reg_192(8),
      R => '0'
    );
\i_1_reg_192_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_170_p2(9),
      Q => i_1_reg_192(9),
      R => '0'
    );
\i_reg_142[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => start_for_Mat2AXIvideo_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => CvtColor_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_CS_fsm_state5,
      O => i_reg_142
    );
\i_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(0),
      Q => \i_reg_142_reg_n_2_[0]\,
      R => i_reg_142
    );
\i_reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(1),
      Q => \i_reg_142_reg_n_2_[1]\,
      R => i_reg_142
    );
\i_reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(2),
      Q => \i_reg_142_reg_n_2_[2]\,
      R => i_reg_142
    );
\i_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(3),
      Q => \i_reg_142_reg_n_2_[3]\,
      R => i_reg_142
    );
\i_reg_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(4),
      Q => \i_reg_142_reg_n_2_[4]\,
      R => i_reg_142
    );
\i_reg_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(5),
      Q => \i_reg_142_reg_n_2_[5]\,
      R => i_reg_142
    );
\i_reg_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(6),
      Q => \i_reg_142_reg_n_2_[6]\,
      R => i_reg_142
    );
\i_reg_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(7),
      Q => \i_reg_142_reg_n_2_[7]\,
      R => i_reg_142
    );
\i_reg_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(8),
      Q => \i_reg_142_reg_n_2_[8]\,
      R => i_reg_142
    );
\i_reg_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_1_reg_192(9),
      Q => \i_reg_142_reg_n_2_[9]\,
      R => i_reg_142
    );
\j_reg_153[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_153_reg__0\(0),
      O => j_1_fu_182_p2(0)
    );
\j_reg_153[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond_fu_176_p2,
      I4 => ap_enable_reg_pp0_iter00,
      O => j_reg_153
    );
\j_reg_153[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond_fu_176_p2,
      O => j_reg_1530
    );
\j_reg_153[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_153_reg__0\(8),
      I1 => \j_reg_153_reg__0\(6),
      I2 => \j_reg_153[10]_i_5_n_2\,
      I3 => \j_reg_153_reg__0\(7),
      I4 => \j_reg_153_reg__0\(9),
      I5 => \j_reg_153_reg__0\(10),
      O => j_1_fu_182_p2(10)
    );
\j_reg_153[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_142_reg_n_2_[1]\,
      I2 => \i_reg_142_reg_n_2_[0]\,
      I3 => \i_reg_142_reg_n_2_[3]\,
      I4 => \i_reg_142_reg_n_2_[2]\,
      I5 => \ap_CS_fsm[2]_i_3__5_n_2\,
      O => ap_enable_reg_pp0_iter00
    );
\j_reg_153[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_reg_153_reg__0\(5),
      I1 => \j_reg_153_reg__0\(3),
      I2 => \j_reg_153_reg__0\(1),
      I3 => \j_reg_153_reg__0\(0),
      I4 => \j_reg_153_reg__0\(2),
      I5 => \j_reg_153_reg__0\(4),
      O => \j_reg_153[10]_i_5_n_2\
    );
\j_reg_153[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_153_reg__0\(0),
      I1 => \j_reg_153_reg__0\(1),
      O => j_1_fu_182_p2(1)
    );
\j_reg_153[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_153_reg__0\(0),
      I1 => \j_reg_153_reg__0\(1),
      I2 => \j_reg_153_reg__0\(2),
      O => j_1_fu_182_p2(2)
    );
\j_reg_153[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_153_reg__0\(1),
      I1 => \j_reg_153_reg__0\(0),
      I2 => \j_reg_153_reg__0\(2),
      I3 => \j_reg_153_reg__0\(3),
      O => j_1_fu_182_p2(3)
    );
\j_reg_153[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_153_reg__0\(2),
      I1 => \j_reg_153_reg__0\(0),
      I2 => \j_reg_153_reg__0\(1),
      I3 => \j_reg_153_reg__0\(3),
      I4 => \j_reg_153_reg__0\(4),
      O => j_1_fu_182_p2(4)
    );
\j_reg_153[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_153_reg__0\(3),
      I1 => \j_reg_153_reg__0\(1),
      I2 => \j_reg_153_reg__0\(0),
      I3 => \j_reg_153_reg__0\(2),
      I4 => \j_reg_153_reg__0\(4),
      I5 => \j_reg_153_reg__0\(5),
      O => j_1_fu_182_p2(5)
    );
\j_reg_153[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_153[10]_i_5_n_2\,
      I1 => \j_reg_153_reg__0\(6),
      O => j_1_fu_182_p2(6)
    );
\j_reg_153[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_153[10]_i_5_n_2\,
      I1 => \j_reg_153_reg__0\(6),
      I2 => \j_reg_153_reg__0\(7),
      O => j_1_fu_182_p2(7)
    );
\j_reg_153[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_153_reg__0\(6),
      I1 => \j_reg_153[10]_i_5_n_2\,
      I2 => \j_reg_153_reg__0\(7),
      I3 => \j_reg_153_reg__0\(8),
      O => j_1_fu_182_p2(8)
    );
\j_reg_153[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_153_reg__0\(7),
      I1 => \j_reg_153[10]_i_5_n_2\,
      I2 => \j_reg_153_reg__0\(6),
      I3 => \j_reg_153_reg__0\(8),
      I4 => \j_reg_153_reg__0\(9),
      O => j_1_fu_182_p2(9)
    );
\j_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(0),
      Q => \j_reg_153_reg__0\(0),
      R => j_reg_153
    );
\j_reg_153_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(10),
      Q => \j_reg_153_reg__0\(10),
      R => j_reg_153
    );
\j_reg_153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(1),
      Q => \j_reg_153_reg__0\(1),
      R => j_reg_153
    );
\j_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(2),
      Q => \j_reg_153_reg__0\(2),
      R => j_reg_153
    );
\j_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(3),
      Q => \j_reg_153_reg__0\(3),
      R => j_reg_153
    );
\j_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(4),
      Q => \j_reg_153_reg__0\(4),
      R => j_reg_153
    );
\j_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(5),
      Q => \j_reg_153_reg__0\(5),
      R => j_reg_153
    );
\j_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(6),
      Q => \j_reg_153_reg__0\(6),
      R => j_reg_153
    );
\j_reg_153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(7),
      Q => \j_reg_153_reg__0\(7),
      R => j_reg_153
    );
\j_reg_153_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(8),
      Q => \j_reg_153_reg__0\(8),
      R => j_reg_153
    );
\j_reg_153_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1530,
      D => j_1_fu_182_p2(9),
      Q => \j_reg_153_reg__0\(9),
      R => j_reg_153
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^exitcond_reg_197_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_CS_fsm_pp0_stage0,
      O => CvtColor_U0_p_dst_data_stream_2_V_write
    );
\start_once_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => CvtColor_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => \^cvtcolor_u0_ap_ready\,
      O => \start_once_reg_i_1__5_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__5_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Duplicate is
  port (
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_118_reg[1]_0\ : out STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    start_for_Sobel_1_U0_full_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    img_2b_data_stream_0_full_n : in STD_LOGIC;
    img_2_data_stream_0_empty_n : in STD_LOGIC;
    img_2a_data_stream_0_full_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC
  );
end filtro_image_filter_0_0_Duplicate;

architecture STRUCTURE of filtro_image_filter_0_0_Duplicate is
  signal \^duplicate_u0_src_data_stream_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal exitcond_fu_152_p2 : STD_LOGIC;
  signal exitcond_reg_1730 : STD_LOGIC;
  signal \exitcond_reg_173[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_reg_173_reg_n_2_[0]\ : STD_LOGIC;
  signal i_V_fu_146_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_168 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_168[9]_i_2_n_2\ : STD_LOGIC;
  signal j_V_fu_158_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_2\ : STD_LOGIC;
  signal t_V_3_reg_129 : STD_LOGIC;
  signal t_V_3_reg_1290 : STD_LOGIC;
  signal \t_V_3_reg_129[10]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_129[10]_i_7_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_129[10]_i_8_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_129_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_118 : STD_LOGIC;
  signal \^t_v_reg_118_reg[1]_0\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_118_reg_n_2_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair378";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_V_reg_168[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \i_V_reg_168[2]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \i_V_reg_168[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i_V_reg_168[4]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i_V_reg_168[6]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i_V_reg_168[7]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i_V_reg_168[8]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i_V_reg_168[9]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[10]_i_5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[10]_i_7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[2]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[6]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[8]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \t_V_3_reg_129[9]_i_1\ : label is "soft_lutpair376";
begin
  Duplicate_U0_src_data_stream_V_read <= \^duplicate_u0_src_data_stream_v_read\;
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
  \t_V_reg_118_reg[1]_0\ <= \^t_v_reg_118_reg[1]_0\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => img_2a_data_stream_0_full_n,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_173_reg_n_2_[0]\,
      I3 => img_2_data_stream_0_empty_n,
      I4 => img_2b_data_stream_0_full_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => img_2b_data_stream_0_full_n,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_173_reg_n_2_[0]\,
      I3 => img_2a_data_stream_0_full_n,
      I4 => img_2_data_stream_0_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => internal_full_n_reg(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF0000FFFFFFFF"
    )
        port map (
      I0 => start_for_Sobel_U0_full_n,
      I1 => start_for_Sobel_1_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => Duplicate_U0_ap_start,
      I4 => \^q\(0),
      I5 => \^t_v_reg_118_reg[1]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[1]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[3]\,
      I3 => \t_V_reg_118_reg_n_2_[2]\,
      I4 => \ap_CS_fsm[2]_i_3__1_n_2\,
      I5 => ap_CS_fsm_state2,
      O => \^t_v_reg_118_reg[1]_0\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => start_for_Sobel_U0_full_n,
      I1 => start_for_Sobel_1_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => Duplicate_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \ap_CS_fsm[2]_i_2__0_n_2\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[1]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[3]\,
      I3 => \t_V_reg_118_reg_n_2_[2]\,
      I4 => \ap_CS_fsm[2]_i_3__1_n_2\,
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2__0_n_2\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[4]\,
      I1 => \t_V_reg_118_reg_n_2_[5]\,
      I2 => \t_V_reg_118_reg_n_2_[6]\,
      I3 => \t_V_reg_118_reg_n_2_[7]\,
      I4 => \t_V_reg_118_reg_n_2_[8]\,
      I5 => \t_V_reg_118_reg_n_2_[9]\,
      O => \ap_CS_fsm[2]_i_3__1_n_2\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55500000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => img_2b_data_stream_0_full_n,
      I2 => img_2_data_stream_0_empty_n,
      I3 => img_2a_data_stream_0_full_n,
      I4 => \exitcond_reg_173_reg_n_2_[0]\,
      I5 => exitcond_fu_152_p2,
      O => ap_enable_reg_pp0_iter11
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8A8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__0_n_2\,
      I3 => exitcond_fu_152_p2,
      I4 => exitcond_reg_1730,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888A000A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \ap_CS_fsm[2]_i_2__0_n_2\,
      I4 => exitcond_fu_152_p2,
      I5 => ap_enable_reg_pp0_iter1_i_2_n_2,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFFFF"
    )
        port map (
      I0 => \exitcond_reg_173_reg_n_2_[0]\,
      I1 => img_2a_data_stream_0_full_n,
      I2 => img_2_data_stream_0_empty_n,
      I3 => img_2b_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_enable_reg_pp0_iter1_i_2_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\exitcond_reg_173[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_fu_152_p2,
      I1 => exitcond_reg_1730,
      I2 => \exitcond_reg_173_reg_n_2_[0]\,
      O => \exitcond_reg_173[0]_i_1_n_2\
    );
\exitcond_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_173[0]_i_1_n_2\,
      Q => \exitcond_reg_173_reg_n_2_[0]\,
      R => '0'
    );
\i_V_reg_168[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[0]\,
      O => i_V_fu_146_p2(0)
    );
\i_V_reg_168[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[0]\,
      I1 => \t_V_reg_118_reg_n_2_[1]\,
      O => i_V_fu_146_p2(1)
    );
\i_V_reg_168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[1]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[2]\,
      O => i_V_fu_146_p2(2)
    );
\i_V_reg_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[2]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[1]\,
      I3 => \t_V_reg_118_reg_n_2_[3]\,
      O => i_V_fu_146_p2(3)
    );
\i_V_reg_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[3]\,
      I1 => \t_V_reg_118_reg_n_2_[1]\,
      I2 => \t_V_reg_118_reg_n_2_[0]\,
      I3 => \t_V_reg_118_reg_n_2_[2]\,
      I4 => \t_V_reg_118_reg_n_2_[4]\,
      O => i_V_fu_146_p2(4)
    );
\i_V_reg_168[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[2]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[1]\,
      I3 => \t_V_reg_118_reg_n_2_[3]\,
      I4 => \t_V_reg_118_reg_n_2_[4]\,
      I5 => \t_V_reg_118_reg_n_2_[5]\,
      O => i_V_fu_146_p2(5)
    );
\i_V_reg_168[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_168[9]_i_2_n_2\,
      I1 => \t_V_reg_118_reg_n_2_[6]\,
      O => i_V_fu_146_p2(6)
    );
\i_V_reg_168[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_V_reg_168[9]_i_2_n_2\,
      I1 => \t_V_reg_118_reg_n_2_[6]\,
      I2 => \t_V_reg_118_reg_n_2_[7]\,
      O => i_V_fu_146_p2(7)
    );
\i_V_reg_168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[7]\,
      I1 => \t_V_reg_118_reg_n_2_[6]\,
      I2 => \i_V_reg_168[9]_i_2_n_2\,
      I3 => \t_V_reg_118_reg_n_2_[8]\,
      O => i_V_fu_146_p2(8)
    );
\i_V_reg_168[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[8]\,
      I1 => \i_V_reg_168[9]_i_2_n_2\,
      I2 => \t_V_reg_118_reg_n_2_[6]\,
      I3 => \t_V_reg_118_reg_n_2_[7]\,
      I4 => \t_V_reg_118_reg_n_2_[9]\,
      O => i_V_fu_146_p2(9)
    );
\i_V_reg_168[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_118_reg_n_2_[2]\,
      I1 => \t_V_reg_118_reg_n_2_[0]\,
      I2 => \t_V_reg_118_reg_n_2_[1]\,
      I3 => \t_V_reg_118_reg_n_2_[3]\,
      I4 => \t_V_reg_118_reg_n_2_[4]\,
      I5 => \t_V_reg_118_reg_n_2_[5]\,
      O => \i_V_reg_168[9]_i_2_n_2\
    );
\i_V_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(0),
      Q => i_V_reg_168(0),
      R => '0'
    );
\i_V_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(1),
      Q => i_V_reg_168(1),
      R => '0'
    );
\i_V_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(2),
      Q => i_V_reg_168(2),
      R => '0'
    );
\i_V_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(3),
      Q => i_V_reg_168(3),
      R => '0'
    );
\i_V_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(4),
      Q => i_V_reg_168(4),
      R => '0'
    );
\i_V_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(5),
      Q => i_V_reg_168(5),
      R => '0'
    );
\i_V_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(6),
      Q => i_V_reg_168(6),
      R => '0'
    );
\i_V_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(7),
      Q => i_V_reg_168(7),
      R => '0'
    );
\i_V_reg_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(8),
      Q => i_V_reg_168(8),
      R => '0'
    );
\i_V_reg_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_146_p2(9),
      Q => i_V_reg_168(9),
      R => '0'
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^duplicate_u0_src_data_stream_v_read\,
      I1 => img_2_data_stream_0_empty_n,
      I2 => internal_full_n_reg_0,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond_reg_173_reg_n_2_[0]\,
      I2 => img_2a_data_stream_0_full_n,
      I3 => img_2_data_stream_0_empty_n,
      I4 => img_2b_data_stream_0_full_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => \^duplicate_u0_src_data_stream_v_read\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => img_2b_data_stream_0_full_n,
      I2 => img_2_data_stream_0_empty_n,
      I3 => \exitcond_reg_173_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => img_2a_data_stream_0_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => img_2_data_stream_0_empty_n,
      I2 => img_2a_data_stream_0_full_n,
      I3 => \exitcond_reg_173_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => img_2b_data_stream_0_full_n,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECCC0000"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Sobel_1_U0_full_n,
      I3 => start_for_Sobel_U0_full_n,
      I4 => \^t_v_reg_118_reg[1]_0\,
      O => \start_once_reg_i_1__2_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_3_reg_129[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(0),
      O => j_V_fu_158_p2(0)
    );
\t_V_3_reg_129[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => exitcond_reg_1730,
      I1 => exitcond_fu_152_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[2]_i_2__0_n_2\,
      O => t_V_3_reg_129
    );
\t_V_3_reg_129[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => exitcond_reg_1730,
      I1 => exitcond_fu_152_p2,
      I2 => ap_enable_reg_pp0_iter0,
      O => t_V_3_reg_1290
    );
\t_V_3_reg_129[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(9),
      I1 => \t_V_3_reg_129_reg__0\(7),
      I2 => \t_V_3_reg_129_reg__0\(6),
      I3 => \t_V_3_reg_129[10]_i_6_n_2\,
      I4 => \t_V_3_reg_129_reg__0\(8),
      I5 => \t_V_3_reg_129_reg__0\(10),
      O => j_V_fu_158_p2(10)
    );
\t_V_3_reg_129[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD55500000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => img_2b_data_stream_0_full_n,
      I2 => img_2_data_stream_0_empty_n,
      I3 => img_2a_data_stream_0_full_n,
      I4 => \exitcond_reg_173_reg_n_2_[0]\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => exitcond_reg_1730
    );
\t_V_3_reg_129[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \t_V_3_reg_129[10]_i_7_n_2\,
      I1 => \t_V_3_reg_129[10]_i_8_n_2\,
      I2 => \t_V_3_reg_129_reg__0\(0),
      I3 => \t_V_3_reg_129_reg__0\(1),
      I4 => \t_V_3_reg_129_reg__0\(2),
      O => exitcond_fu_152_p2
    );
\t_V_3_reg_129[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(2),
      I1 => \t_V_3_reg_129_reg__0\(0),
      I2 => \t_V_3_reg_129_reg__0\(1),
      I3 => \t_V_3_reg_129_reg__0\(3),
      I4 => \t_V_3_reg_129_reg__0\(4),
      I5 => \t_V_3_reg_129_reg__0\(5),
      O => \t_V_3_reg_129[10]_i_6_n_2\
    );
\t_V_3_reg_129[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(6),
      I1 => \t_V_3_reg_129_reg__0\(5),
      I2 => \t_V_3_reg_129_reg__0\(4),
      I3 => \t_V_3_reg_129_reg__0\(3),
      O => \t_V_3_reg_129[10]_i_7_n_2\
    );
\t_V_3_reg_129[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(9),
      I1 => \t_V_3_reg_129_reg__0\(10),
      I2 => \t_V_3_reg_129_reg__0\(7),
      I3 => \t_V_3_reg_129_reg__0\(8),
      O => \t_V_3_reg_129[10]_i_8_n_2\
    );
\t_V_3_reg_129[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(0),
      I1 => \t_V_3_reg_129_reg__0\(1),
      O => j_V_fu_158_p2(1)
    );
\t_V_3_reg_129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(1),
      I1 => \t_V_3_reg_129_reg__0\(0),
      I2 => \t_V_3_reg_129_reg__0\(2),
      O => j_V_fu_158_p2(2)
    );
\t_V_3_reg_129[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(2),
      I1 => \t_V_3_reg_129_reg__0\(0),
      I2 => \t_V_3_reg_129_reg__0\(1),
      I3 => \t_V_3_reg_129_reg__0\(3),
      O => j_V_fu_158_p2(3)
    );
\t_V_3_reg_129[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(3),
      I1 => \t_V_3_reg_129_reg__0\(1),
      I2 => \t_V_3_reg_129_reg__0\(0),
      I3 => \t_V_3_reg_129_reg__0\(2),
      I4 => \t_V_3_reg_129_reg__0\(4),
      O => j_V_fu_158_p2(4)
    );
\t_V_3_reg_129[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(2),
      I1 => \t_V_3_reg_129_reg__0\(0),
      I2 => \t_V_3_reg_129_reg__0\(1),
      I3 => \t_V_3_reg_129_reg__0\(3),
      I4 => \t_V_3_reg_129_reg__0\(4),
      I5 => \t_V_3_reg_129_reg__0\(5),
      O => j_V_fu_158_p2(5)
    );
\t_V_3_reg_129[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_3_reg_129[10]_i_6_n_2\,
      I1 => \t_V_3_reg_129_reg__0\(6),
      O => j_V_fu_158_p2(6)
    );
\t_V_3_reg_129[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t_V_3_reg_129[10]_i_6_n_2\,
      I1 => \t_V_3_reg_129_reg__0\(6),
      I2 => \t_V_3_reg_129_reg__0\(7),
      O => j_V_fu_158_p2(7)
    );
\t_V_3_reg_129[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(7),
      I1 => \t_V_3_reg_129_reg__0\(6),
      I2 => \t_V_3_reg_129[10]_i_6_n_2\,
      I3 => \t_V_3_reg_129_reg__0\(8),
      O => j_V_fu_158_p2(8)
    );
\t_V_3_reg_129[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_3_reg_129_reg__0\(8),
      I1 => \t_V_3_reg_129[10]_i_6_n_2\,
      I2 => \t_V_3_reg_129_reg__0\(6),
      I3 => \t_V_3_reg_129_reg__0\(7),
      I4 => \t_V_3_reg_129_reg__0\(9),
      O => j_V_fu_158_p2(9)
    );
\t_V_3_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(0),
      Q => \t_V_3_reg_129_reg__0\(0),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(10),
      Q => \t_V_3_reg_129_reg__0\(10),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(1),
      Q => \t_V_3_reg_129_reg__0\(1),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(2),
      Q => \t_V_3_reg_129_reg__0\(2),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(3),
      Q => \t_V_3_reg_129_reg__0\(3),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(4),
      Q => \t_V_3_reg_129_reg__0\(4),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(5),
      Q => \t_V_3_reg_129_reg__0\(5),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(6),
      Q => \t_V_3_reg_129_reg__0\(6),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(7),
      Q => \t_V_3_reg_129_reg__0\(7),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(8),
      Q => \t_V_3_reg_129_reg__0\(8),
      R => t_V_3_reg_129
    );
\t_V_3_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1290,
      D => j_V_fu_158_p2(9),
      Q => \t_V_3_reg_129_reg__0\(9),
      R => t_V_3_reg_129
    );
\t_V_reg_118[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(0),
      I2 => Duplicate_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_Sobel_1_U0_full_n,
      I5 => start_for_Sobel_U0_full_n,
      O => t_V_reg_118
    );
\t_V_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(0),
      Q => \t_V_reg_118_reg_n_2_[0]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(1),
      Q => \t_V_reg_118_reg_n_2_[1]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(2),
      Q => \t_V_reg_118_reg_n_2_[2]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(3),
      Q => \t_V_reg_118_reg_n_2_[3]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(4),
      Q => \t_V_reg_118_reg_n_2_[4]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(5),
      Q => \t_V_reg_118_reg_n_2_[5]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(6),
      Q => \t_V_reg_118_reg_n_2_[6]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(7),
      Q => \t_V_reg_118_reg_n_2_[7]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(8),
      Q => \t_V_reg_118_reg_n_2_[8]\,
      R => t_V_reg_118
    );
\t_V_reg_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_168(9),
      Q => \t_V_reg_118_reg_n_2_[9]\,
      R => t_V_reg_118
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFFFFFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_16,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I3 => img_2a_data_stream_0_empty_n,
      I4 => ram_reg_12,
      I5 => tmp_s_reg_1382,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      O => \^wea\(0)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => ram_reg_13(0),
      I3 => ram_reg_14,
      I4 => img_3_data_stream_0_full_n,
      I5 => ram_reg_15,
      O => \^k_buf_0_val_3_ce0\
    );
\right_border_buf_0_18_fu_206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(0),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(0),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(0),
      O => D(0)
    );
\right_border_buf_0_18_fu_206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(1),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(1),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(1),
      O => D(1)
    );
\right_border_buf_0_18_fu_206[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(2),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(2),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(2),
      O => D(2)
    );
\right_border_buf_0_18_fu_206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(3),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(3),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(3),
      O => D(3)
    );
\right_border_buf_0_18_fu_206[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(4),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(4),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(4),
      O => D(4)
    );
\right_border_buf_0_18_fu_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(5),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(5),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(5),
      O => D(5)
    );
\right_border_buf_0_18_fu_206[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(6),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(6),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(6),
      O => D(6)
    );
\right_border_buf_0_18_fu_206[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[0]\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[7]\(7),
      I3 => \right_border_buf_0_18_fu_206_reg[7]_0\(7),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I5 => \^ram_reg_0\(7),
      O => D(7)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => p(0),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_1
    );
\src_kernel_win_0_va_21_fu_178[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => p(1),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_2
    );
\src_kernel_win_0_va_21_fu_178[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => p(2),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_3
    );
\src_kernel_win_0_va_21_fu_178[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => p(3),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_4
    );
\src_kernel_win_0_va_21_fu_178[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => p(4),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_5
    );
\src_kernel_win_0_va_21_fu_178[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => p(5),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_6
    );
\src_kernel_win_0_va_21_fu_178[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => p(6),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_7
    );
\src_kernel_win_0_va_21_fu_178[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => p(7),
      I2 => row_assign_10_2_t_reg_1421(0),
      I3 => tmp_3_reg_1404,
      I4 => row_assign_s_reg_1411(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_28 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_186_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]\ : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_3\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_4\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_28 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_28;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_28 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_2_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ <= \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\;
  \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\;
p_Val2_84_0_1_reg_1496_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg[0]\,
      I1 => img_3_data_stream_0_full_n,
      I2 => \t_V_2_reg_329_reg[0]_0\,
      O => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_4_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_4_ce1,
      WEA(0) => k_buf_0_val_4_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ram_reg_3,
      I1 => tmp_s_reg_1382,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I3 => ram_reg_4,
      O => \icmp_reg_1391_reg[0]\
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\,
      I4 => img_2a_data_stream_0_empty_n,
      O => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      O => k_buf_0_val_4_ce1
    );
\right_border_buf_0_16_fu_198[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(0),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      O => ram_reg_0(0)
    );
\right_border_buf_0_16_fu_198[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(1),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      O => ram_reg_0(1)
    );
\right_border_buf_0_16_fu_198[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(2),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(2),
      O => ram_reg_0(2)
    );
\right_border_buf_0_16_fu_198[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(3),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(3),
      O => ram_reg_0(3)
    );
\right_border_buf_0_16_fu_198[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(4),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(4),
      O => ram_reg_0(4)
    );
\right_border_buf_0_16_fu_198[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(5),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(5),
      O => ram_reg_0(5)
    );
\right_border_buf_0_16_fu_198[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(6),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(6),
      O => ram_reg_0(6)
    );
\right_border_buf_0_16_fu_198[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(7),
      I5 => \right_border_buf_0_16_fu_198_reg[7]\(7),
      O => ram_reg_0(7)
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[0]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(0),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(0),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[0]\,
      O => D(0)
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(0),
      I4 => \^dobdo\(0),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[0]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[1]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(1),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(1),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[1]\,
      O => D(1)
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(1),
      I4 => \^dobdo\(1),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[1]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[2]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(2),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(2),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[2]\,
      O => D(2)
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(2),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(2),
      I4 => \^dobdo\(2),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[2]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[3]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(3),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(3),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[3]\,
      O => D(3)
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(3),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(3),
      I4 => \^dobdo\(3),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[3]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[4]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(4),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(4),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[4]\,
      O => D(4)
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(4),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(4),
      I4 => \^dobdo\(4),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[4]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[5]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(5),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(5),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[5]\,
      O => D(5)
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(5),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(5),
      I4 => \^dobdo\(5),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[5]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[6]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(6),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(6),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      O => D(6)
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(6),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(6),
      I4 => \^dobdo\(6),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[6]_i_2_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[7]_i_2_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(7),
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(7),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_1\,
      O => D(7)
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(7),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      I3 => \right_border_buf_0_16_fu_198_reg[7]_0\(7),
      I4 => \^dobdo\(7),
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(0),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(0),
      I4 => \^dobdo\(0),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[0]\
    );
\src_kernel_win_0_va_24_reg_1485[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(1),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(1),
      I4 => \^dobdo\(1),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[1]\
    );
\src_kernel_win_0_va_24_reg_1485[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(2),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(2),
      I4 => \^dobdo\(2),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[2]\
    );
\src_kernel_win_0_va_24_reg_1485[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(3),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(3),
      I4 => \^dobdo\(3),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[3]\
    );
\src_kernel_win_0_va_24_reg_1485[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(4),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(4),
      I4 => \^dobdo\(4),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[4]\
    );
\src_kernel_win_0_va_24_reg_1485[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(5),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(5),
      I4 => \^dobdo\(5),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[5]\
    );
\src_kernel_win_0_va_24_reg_1485[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(6),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(6),
      I4 => \^dobdo\(6),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[6]\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(7),
      I4 => \^dobdo\(7),
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      O => \right_border_buf_0_s_fu_186_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_29 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_15_fu_194_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_14_fu_190_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_15_fu_194_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[6]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    tmp_3_reg_1404 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_3\ : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    p_14 : in STD_LOGIC;
    p_15 : in STD_LOGIC;
    p_16 : in STD_LOGIC;
    p_17 : in STD_LOGIC;
    p_18 : in STD_LOGIC;
    p_19 : in STD_LOGIC;
    p_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_29 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_29;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_29 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_14_fu_190_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_21_fu_178[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[0]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[1]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[2]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[3]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[4]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[5]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[6]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[7]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[7]_i_9_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0) <= \^right_border_buf_0_14_fu_190_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_186[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(0),
      I1 => \^dobdo\(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(0),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(0)
    );
\right_border_buf_0_s_fu_186[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(1),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(1)
    );
\right_border_buf_0_s_fu_186[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(2),
      I1 => \^dobdo\(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(2),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(2)
    );
\right_border_buf_0_s_fu_186[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(3),
      I1 => \^dobdo\(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(3),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(3)
    );
\right_border_buf_0_s_fu_186[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(4),
      I1 => \^dobdo\(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(4),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(4)
    );
\right_border_buf_0_s_fu_186[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(5),
      I1 => \^dobdo\(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(5),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(5)
    );
\right_border_buf_0_s_fu_186[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(6),
      I1 => \^dobdo\(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(6),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(6)
    );
\right_border_buf_0_s_fu_186[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(7),
      O => \^right_border_buf_0_14_fu_190_reg[7]\(7)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[0]_i_2_n_2\,
      I1 => p_7,
      I2 => p_0(0),
      I3 => p_1,
      I4 => p_2(0),
      I5 => p_3,
      O => D(0)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(0),
      I2 => \src_kernel_win_0_va_21_fu_178[0]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_14,
      O => \src_kernel_win_0_va_21_fu_178[0]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(0),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(0),
      O => \src_kernel_win_0_va_21_fu_178[0]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[1]_i_2_n_2\,
      I1 => p_8,
      I2 => p_0(1),
      I3 => p_1,
      I4 => p_2(1),
      I5 => p_3,
      O => D(1)
    );
\src_kernel_win_0_va_21_fu_178[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(1),
      I2 => \src_kernel_win_0_va_21_fu_178[1]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_15,
      O => \src_kernel_win_0_va_21_fu_178[1]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(1),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(1),
      O => \src_kernel_win_0_va_21_fu_178[1]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[2]_i_2_n_2\,
      I1 => p_9,
      I2 => p_0(2),
      I3 => p_1,
      I4 => p_2(2),
      I5 => p_3,
      O => D(2)
    );
\src_kernel_win_0_va_21_fu_178[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(2),
      I2 => \src_kernel_win_0_va_21_fu_178[2]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_16,
      O => \src_kernel_win_0_va_21_fu_178[2]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(2),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(2),
      O => \src_kernel_win_0_va_21_fu_178[2]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[3]_i_2_n_2\,
      I1 => p_10,
      I2 => p_0(3),
      I3 => p_1,
      I4 => p_2(3),
      I5 => p_3,
      O => D(3)
    );
\src_kernel_win_0_va_21_fu_178[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(3),
      I2 => \src_kernel_win_0_va_21_fu_178[3]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_17,
      O => \src_kernel_win_0_va_21_fu_178[3]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(3),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(3),
      O => \src_kernel_win_0_va_21_fu_178[3]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[4]_i_2_n_2\,
      I1 => p_11,
      I2 => p_0(4),
      I3 => p_1,
      I4 => p_2(4),
      I5 => p_3,
      O => D(4)
    );
\src_kernel_win_0_va_21_fu_178[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(4),
      I2 => \src_kernel_win_0_va_21_fu_178[4]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_18,
      O => \src_kernel_win_0_va_21_fu_178[4]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(4),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(4),
      O => \src_kernel_win_0_va_21_fu_178[4]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[5]_i_2_n_2\,
      I1 => p_12,
      I2 => p_0(5),
      I3 => p_1,
      I4 => p_2(5),
      I5 => p_3,
      O => D(5)
    );
\src_kernel_win_0_va_21_fu_178[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(5),
      I2 => \src_kernel_win_0_va_21_fu_178[5]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_19,
      O => \src_kernel_win_0_va_21_fu_178[5]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(5),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(5),
      O => \src_kernel_win_0_va_21_fu_178[5]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[6]_i_2_n_2\,
      I1 => p_13,
      I2 => p_0(6),
      I3 => p_1,
      I4 => p_2(6),
      I5 => p_3,
      O => D(6)
    );
\src_kernel_win_0_va_21_fu_178[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(6),
      I2 => \src_kernel_win_0_va_21_fu_178[6]_i_4_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_20,
      O => \src_kernel_win_0_va_21_fu_178[6]_i_2_n_2\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(6),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(6),
      O => \src_kernel_win_0_va_21_fu_178[6]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[7]_i_4_n_2\,
      I1 => p,
      I2 => p_0(7),
      I3 => p_1,
      I4 => p_2(7),
      I5 => p_3,
      O => D(7)
    );
\src_kernel_win_0_va_21_fu_178[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_4,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(7),
      I2 => \src_kernel_win_0_va_21_fu_178[7]_i_9_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_5,
      I5 => p_6,
      O => \src_kernel_win_0_va_21_fu_178[7]_i_4_n_2\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(7),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(7),
      O => \src_kernel_win_0_va_21_fu_178[7]_i_9_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(0),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(0),
      O => \right_border_buf_0_15_fu_194_reg[0]\
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(1),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(1),
      O => \right_border_buf_0_15_fu_194_reg[1]\
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(2),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(2),
      O => \right_border_buf_0_15_fu_194_reg[2]\
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(3),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(3),
      O => \right_border_buf_0_15_fu_194_reg[3]\
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(4),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(4),
      O => \right_border_buf_0_15_fu_194_reg[4]\
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(5),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(5),
      O => \right_border_buf_0_15_fu_194_reg[5]\
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(6),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(6),
      O => \right_border_buf_0_15_fu_194_reg[6]\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_0(7),
      I1 => p_4,
      I2 => row_assign_s_reg_1411(0),
      I3 => row_assign_s_reg_1411(1),
      I4 => tmp_3_reg_1404,
      I5 => \^right_border_buf_0_14_fu_190_reg[7]\(7),
      O => \right_border_buf_0_15_fu_194_reg[7]\
    );
\src_kernel_win_0_va_24_reg_1485[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(0),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(0),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[0]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[0]_0\,
      O => ram_reg_0(0)
    );
\src_kernel_win_0_va_24_reg_1485[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(1),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(1),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[1]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[1]_0\,
      O => ram_reg_0(1)
    );
\src_kernel_win_0_va_24_reg_1485[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(2),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(2),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[2]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[2]_0\,
      O => ram_reg_0(2)
    );
\src_kernel_win_0_va_24_reg_1485[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(3),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(3),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[3]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[3]_0\,
      O => ram_reg_0(3)
    );
\src_kernel_win_0_va_24_reg_1485[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(4),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(4),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[4]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[4]_0\,
      O => ram_reg_0(4)
    );
\src_kernel_win_0_va_24_reg_1485[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(5),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(5),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[5]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[5]_0\,
      O => ram_reg_0(5)
    );
\src_kernel_win_0_va_24_reg_1485[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(6),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(6),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[6]\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[6]_0\,
      O => ram_reg_0(6)
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      I1 => \^dobdo\(7),
      I2 => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      I3 => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(7),
      I4 => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      I5 => \src_kernel_win_0_va_24_reg_1485_reg[7]_3\,
      O => ram_reg_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_35 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_35 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_35;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_35 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFFFFFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_7,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I3 => img_2b_data_stream_0_empty_n,
      I4 => ram_reg_3,
      I5 => tmp_s_reg_1382,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      O => \^wea\(0)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => ram_reg_4(0),
      I3 => ram_reg_5,
      I4 => img_4_data_stream_0_full_n,
      I5 => ram_reg_6,
      O => \^k_buf_0_val_3_ce0\
    );
\right_border_buf_0_18_fu_206[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(0),
      I1 => k_buf_0_val_5_q0(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(0),
      O => D(0)
    );
\right_border_buf_0_18_fu_206[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(1),
      I1 => k_buf_0_val_5_q0(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(1),
      O => D(1)
    );
\right_border_buf_0_18_fu_206[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(2),
      I1 => k_buf_0_val_5_q0(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(2),
      O => D(2)
    );
\right_border_buf_0_18_fu_206[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(3),
      I1 => k_buf_0_val_5_q0(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(3),
      O => D(3)
    );
\right_border_buf_0_18_fu_206[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(4),
      I1 => k_buf_0_val_5_q0(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(4),
      O => D(4)
    );
\right_border_buf_0_18_fu_206[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(5),
      I1 => k_buf_0_val_5_q0(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(5),
      O => D(5)
    );
\right_border_buf_0_18_fu_206[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(6),
      I1 => k_buf_0_val_5_q0(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(6),
      O => D(6)
    );
\right_border_buf_0_18_fu_206[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_0\(7),
      I1 => k_buf_0_val_5_q0(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I4 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I5 => \right_border_buf_0_18_fu_206_reg[7]_1\(7),
      O => D(7)
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(0),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(0),
      O => \right_border_buf_0_18_fu_206_reg[0]\
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(1),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(1),
      O => \right_border_buf_0_18_fu_206_reg[1]\
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(2),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(2),
      O => \right_border_buf_0_18_fu_206_reg[2]\
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(3),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(3),
      O => \right_border_buf_0_18_fu_206_reg[3]\
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(4),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(4),
      O => \right_border_buf_0_18_fu_206_reg[4]\
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(5),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(5),
      O => \right_border_buf_0_18_fu_206_reg[5]\
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(6),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(6),
      O => \right_border_buf_0_18_fu_206_reg[6]\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_18_fu_206_reg[7]_1\(7),
      I1 => \right_border_buf_0_18_fu_206_reg[0]_0\(1),
      I2 => \right_border_buf_0_18_fu_206_reg[0]_0\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => k_buf_0_val_5_q0(7),
      O => \right_border_buf_0_18_fu_206_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_36 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]\ : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[0]_0\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_16_fu_198_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_16_fu_198_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_36 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_36;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_36 is
  signal \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_23_reg_1478[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_2__0_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ <= \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\;
  \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\p_Val2_84_0_1_reg_1496_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg[0]\,
      I1 => img_4_data_stream_0_full_n,
      I2 => \t_V_2_reg_329_reg[0]_0\,
      O => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_4_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_4_ce1,
      WEA(0) => k_buf_0_val_4_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ram_reg_4,
      I1 => tmp_s_reg_1382,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I3 => ram_reg_5,
      O => \icmp_reg_1391_reg[0]\
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I1 => ram_reg_5,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\,
      I4 => img_2b_data_stream_0_empty_n,
      O => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\,
      I2 => ram_reg_3,
      I3 => ram_reg_4,
      O => k_buf_0_val_4_ce1
    );
\right_border_buf_0_16_fu_198[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(0),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(0),
      O => ram_reg_1(0)
    );
\right_border_buf_0_16_fu_198[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(1),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(1),
      O => ram_reg_1(1)
    );
\right_border_buf_0_16_fu_198[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(2),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(2),
      O => ram_reg_1(2)
    );
\right_border_buf_0_16_fu_198[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(3),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(3),
      O => ram_reg_1(3)
    );
\right_border_buf_0_16_fu_198[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(4),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(4),
      O => ram_reg_1(4)
    );
\right_border_buf_0_16_fu_198[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(5),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(5),
      O => ram_reg_1(5)
    );
\right_border_buf_0_16_fu_198[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(6),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(6),
      O => ram_reg_1(6)
    );
\right_border_buf_0_16_fu_198[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_0_16_fu_198_reg[7]\(0),
      I2 => \right_border_buf_0_16_fu_198_reg[7]\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \right_border_buf_0_16_fu_198_reg[7]_0\(7),
      I5 => \right_border_buf_0_16_fu_198_reg[7]_1\(7),
      O => ram_reg_1(7)
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[0]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(0),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[0]\,
      O => D(0)
    );
\src_kernel_win_0_va_23_reg_1478[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[0]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(0),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(0),
      O => \src_kernel_win_0_va_23_reg_1478[0]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[1]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(1),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[1]\,
      O => D(1)
    );
\src_kernel_win_0_va_23_reg_1478[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[1]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(1),
      O => \src_kernel_win_0_va_23_reg_1478[1]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[2]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(2),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[2]\,
      O => D(2)
    );
\src_kernel_win_0_va_23_reg_1478[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[2]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(2),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(2),
      O => \src_kernel_win_0_va_23_reg_1478[2]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[3]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(3),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[3]\,
      O => D(3)
    );
\src_kernel_win_0_va_23_reg_1478[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[3]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(3),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(3),
      O => \src_kernel_win_0_va_23_reg_1478[3]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[4]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(4),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[4]\,
      O => D(4)
    );
\src_kernel_win_0_va_23_reg_1478[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[4]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(4),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(4),
      O => \src_kernel_win_0_va_23_reg_1478[4]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[5]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(5),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[5]\,
      O => D(5)
    );
\src_kernel_win_0_va_23_reg_1478[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[5]_0\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(5),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(5),
      O => \src_kernel_win_0_va_23_reg_1478[5]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[6]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(6),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[6]_2\,
      O => D(6)
    );
\src_kernel_win_0_va_23_reg_1478[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[6]_3\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(6),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(6),
      O => \src_kernel_win_0_va_23_reg_1478[6]_i_2__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478[7]_i_2__0_n_2\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[7]\(7),
      I3 => row_assign_s_reg_1411(0),
      I4 => tmp_3_reg_1404,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\,
      O => D(7)
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC888C888C888"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_1478_reg[7]_1\,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \^ram_reg_0\(7),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      I5 => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(7),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_2__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_37 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_14_fu_190_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_2 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_37 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_37;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_37 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_21_fu_178[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[1]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[5]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[6]_i_3__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_fu_178[7]_i_6__0_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_186[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(0),
      I1 => \^dobdo\(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(0),
      O => \right_border_buf_0_14_fu_190_reg[7]\(0)
    );
\right_border_buf_0_s_fu_186[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(1),
      O => \right_border_buf_0_14_fu_190_reg[7]\(1)
    );
\right_border_buf_0_s_fu_186[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(2),
      I1 => \^dobdo\(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(2),
      O => \right_border_buf_0_14_fu_190_reg[7]\(2)
    );
\right_border_buf_0_s_fu_186[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(3),
      I1 => \^dobdo\(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(3),
      O => \right_border_buf_0_14_fu_190_reg[7]\(3)
    );
\right_border_buf_0_s_fu_186[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(4),
      I1 => \^dobdo\(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(4),
      O => \right_border_buf_0_14_fu_190_reg[7]\(4)
    );
\right_border_buf_0_s_fu_186[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(5),
      I1 => \^dobdo\(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(5),
      O => \right_border_buf_0_14_fu_190_reg[7]\(5)
    );
\right_border_buf_0_s_fu_186[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(6),
      I1 => \^dobdo\(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(6),
      O => \right_border_buf_0_14_fu_190_reg[7]\(6)
    );
\right_border_buf_0_s_fu_186[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_186_reg[7]_0\(7),
      O => \right_border_buf_0_14_fu_190_reg[7]\(7)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[0]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(0),
      I4 => p_0,
      I5 => p_1(0),
      O => D(0)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(0),
      I2 => \src_kernel_win_0_va_21_fu_178[0]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_4,
      O => \src_kernel_win_0_va_21_fu_178[0]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(0),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(0),
      O => \src_kernel_win_0_va_21_fu_178[0]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[1]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(1),
      I4 => p_0,
      I5 => p_1(1),
      O => D(1)
    );
\src_kernel_win_0_va_21_fu_178[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(1),
      I2 => \src_kernel_win_0_va_21_fu_178[1]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_5,
      O => \src_kernel_win_0_va_21_fu_178[1]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(1),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(1),
      O => \src_kernel_win_0_va_21_fu_178[1]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[2]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(2),
      I4 => p_0,
      I5 => p_1(2),
      O => D(2)
    );
\src_kernel_win_0_va_21_fu_178[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(2),
      I2 => \src_kernel_win_0_va_21_fu_178[2]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_6,
      O => \src_kernel_win_0_va_21_fu_178[2]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(2),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(2),
      O => \src_kernel_win_0_va_21_fu_178[2]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[3]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(3),
      I4 => p_0,
      I5 => p_1(3),
      O => D(3)
    );
\src_kernel_win_0_va_21_fu_178[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(3),
      I2 => \src_kernel_win_0_va_21_fu_178[3]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_7,
      O => \src_kernel_win_0_va_21_fu_178[3]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(3),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(3),
      O => \src_kernel_win_0_va_21_fu_178[3]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[4]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(4),
      I4 => p_0,
      I5 => p_1(4),
      O => D(4)
    );
\src_kernel_win_0_va_21_fu_178[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(4),
      I2 => \src_kernel_win_0_va_21_fu_178[4]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_8,
      O => \src_kernel_win_0_va_21_fu_178[4]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(4),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(4),
      O => \src_kernel_win_0_va_21_fu_178[4]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[5]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(5),
      I4 => p_0,
      I5 => p_1(5),
      O => D(5)
    );
\src_kernel_win_0_va_21_fu_178[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(5),
      I2 => \src_kernel_win_0_va_21_fu_178[5]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_9,
      O => \src_kernel_win_0_va_21_fu_178[5]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(5),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(5),
      O => \src_kernel_win_0_va_21_fu_178[5]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[6]_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(6),
      I4 => p_0,
      I5 => p_1(6),
      O => D(6)
    );
\src_kernel_win_0_va_21_fu_178[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(6),
      I2 => \src_kernel_win_0_va_21_fu_178[6]_i_3__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_10,
      O => \src_kernel_win_0_va_21_fu_178[6]_i_2__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(6),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(6),
      O => \src_kernel_win_0_va_21_fu_178[6]_i_3__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0_n_2\,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => row_assign_s_reg_1411(0),
      I3 => p(7),
      I4 => p_0,
      I5 => p_1(7),
      O => D(7)
    );
\src_kernel_win_0_va_21_fu_178[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p_2,
      I1 => \right_border_buf_0_s_fu_186_reg[7]\(7),
      I2 => \src_kernel_win_0_va_21_fu_178[7]_i_6__0_n_2\,
      I3 => row_assign_s_reg_1411(0),
      I4 => p_0,
      I5 => p_3,
      O => \src_kernel_win_0_va_21_fu_178[7]_i_4__0_n_2\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_186_reg[7]_0\(7),
      I1 => \right_border_buf_0_s_fu_186_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_186_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => \^dobdo\(7),
      O => \src_kernel_win_0_va_21_fu_178[7]_i_6__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_42 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1402 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_15 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    \right_border_buf_0_5_fu_212_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_5_fu_212_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_5_fu_212_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_reg_1424 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_42 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_42;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_42 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  WEA(0) <= \^wea\(0);
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1402,
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      O => \^wea\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_13,
      I2 => ram_reg_14(0),
      I3 => ram_reg_15,
      I4 => img_2_data_stream_0_full_n,
      I5 => ram_reg_16,
      O => \^k_buf_0_val_3_ce0\
    );
\right_border_buf_0_5_fu_212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(0),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(0),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(0),
      O => D(0)
    );
\right_border_buf_0_5_fu_212[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(1),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(1),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(1),
      O => D(1)
    );
\right_border_buf_0_5_fu_212[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(2),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(2),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(2),
      O => D(2)
    );
\right_border_buf_0_5_fu_212[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(3),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(3),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(3),
      O => D(3)
    );
\right_border_buf_0_5_fu_212[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(4),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(4),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(4),
      O => D(4)
    );
\right_border_buf_0_5_fu_212[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(5),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(5),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(5),
      O => D(5)
    );
\right_border_buf_0_5_fu_212[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(6),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(6),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(6),
      O => D(6)
    );
\right_border_buf_0_5_fu_212[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC8400000C840"
    )
        port map (
      I0 => \right_border_buf_0_5_fu_212_reg[0]\(0),
      I1 => \right_border_buf_0_5_fu_212_reg[0]\(1),
      I2 => \right_border_buf_0_5_fu_212_reg[7]\(7),
      I3 => \right_border_buf_0_5_fu_212_reg[7]_0\(7),
      I4 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I5 => \^ram_reg_0\(7),
      O => D(7)
    );
\src_kernel_win_0_va_8_reg_1510[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => p_Val2_86_0_2_reg_1538_reg(0),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_1
    );
\src_kernel_win_0_va_8_reg_1510[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => p_Val2_86_0_2_reg_1538_reg(1),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_2
    );
\src_kernel_win_0_va_8_reg_1510[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => p_Val2_86_0_2_reg_1538_reg(2),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_3
    );
\src_kernel_win_0_va_8_reg_1510[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => p_Val2_86_0_2_reg_1538_reg(3),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_4
    );
\src_kernel_win_0_va_8_reg_1510[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => p_Val2_86_0_2_reg_1538_reg(4),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_5
    );
\src_kernel_win_0_va_8_reg_1510[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => p_Val2_86_0_2_reg_1538_reg(5),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_6
    );
\src_kernel_win_0_va_8_reg_1510[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => p_Val2_86_0_2_reg_1538_reg(6),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_7
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAA0AA00000000"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => p_Val2_86_0_2_reg_1538_reg(7),
      I2 => row_assign_13_2_t_reg_1441(1),
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(0),
      I5 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => ram_reg_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_43 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1411_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_192_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1402 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_6 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_43 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_43;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_43 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_6_reg_1498[7]_i_2_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ <= \^ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_4_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_4_ce1,
      WEA(0) => k_buf_0_val_4_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => ram_reg_3,
      I1 => tmp_s_reg_1402,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I3 => ram_reg_4,
      O => \icmp_reg_1411_reg[0]\
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ram_reg_5,
      I4 => img_1_data_stream_0_empty_n,
      O => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => tmp_s_reg_1402,
      I1 => \^ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\,
      I2 => ram_reg_2,
      I3 => ram_reg_3,
      O => k_buf_0_val_4_ce1
    );
\right_border_buf_0_3_fu_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(0),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(0),
      O => ram_reg_0(0)
    );
\right_border_buf_0_3_fu_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(1),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(1),
      O => ram_reg_0(1)
    );
\right_border_buf_0_3_fu_204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(2),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(2),
      O => ram_reg_0(2)
    );
\right_border_buf_0_3_fu_204[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(3),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(3),
      O => ram_reg_0(3)
    );
\right_border_buf_0_3_fu_204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(4),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(4),
      O => ram_reg_0(4)
    );
\right_border_buf_0_3_fu_204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(5),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(5),
      O => ram_reg_0(5)
    );
\right_border_buf_0_3_fu_204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(6),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(6),
      O => ram_reg_0(6)
    );
\right_border_buf_0_3_fu_204[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AA30AAC0AA00"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \right_border_buf_0_3_fu_204_reg[7]_1\(0),
      I2 => \right_border_buf_0_3_fu_204_reg[7]_1\(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \right_border_buf_0_3_fu_204_reg[7]_0\(7),
      I5 => \right_border_buf_0_3_fu_204_reg[7]\(7),
      O => ram_reg_0(7)
    );
\src_kernel_win_0_va_2_fu_176[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(0),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(0),
      I4 => \^dobdo\(0),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[0]\
    );
\src_kernel_win_0_va_2_fu_176[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(1),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(1),
      I4 => \^dobdo\(1),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[1]\
    );
\src_kernel_win_0_va_2_fu_176[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(2),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(2),
      I4 => \^dobdo\(2),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[2]\
    );
\src_kernel_win_0_va_2_fu_176[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(3),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(3),
      I4 => \^dobdo\(3),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[3]\
    );
\src_kernel_win_0_va_2_fu_176[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(4),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(4),
      I4 => \^dobdo\(4),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[4]\
    );
\src_kernel_win_0_va_2_fu_176[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(5),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(5),
      I4 => \^dobdo\(5),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[5]\
    );
\src_kernel_win_0_va_2_fu_176[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(6),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(6),
      I4 => \^dobdo\(6),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[6]\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(7),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      I3 => p_2(7),
      I4 => \^dobdo\(7),
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      O => \right_border_buf_0_s_fu_192_reg[7]\
    );
\src_kernel_win_0_va_6_reg_1498[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[0]_i_2_n_2\,
      I1 => p,
      I2 => p_0(0),
      I3 => p_1,
      I4 => p_2(0),
      I5 => p_4,
      O => D(0)
    );
\src_kernel_win_0_va_6_reg_1498[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(0),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(0),
      I4 => \^dobdo\(0),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[0]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[1]_i_2_n_2\,
      I1 => p,
      I2 => p_0(1),
      I3 => p_1,
      I4 => p_2(1),
      I5 => p_8,
      O => D(1)
    );
\src_kernel_win_0_va_6_reg_1498[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(1),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(1),
      I4 => \^dobdo\(1),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[1]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[2]_i_2_n_2\,
      I1 => p,
      I2 => p_0(2),
      I3 => p_1,
      I4 => p_2(2),
      I5 => p_9,
      O => D(2)
    );
\src_kernel_win_0_va_6_reg_1498[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(2),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(2),
      I4 => \^dobdo\(2),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[2]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[3]_i_2_n_2\,
      I1 => p,
      I2 => p_0(3),
      I3 => p_1,
      I4 => p_2(3),
      I5 => p_10,
      O => D(3)
    );
\src_kernel_win_0_va_6_reg_1498[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(3),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(3),
      I4 => \^dobdo\(3),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[3]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[4]_i_2_n_2\,
      I1 => p,
      I2 => p_0(4),
      I3 => p_1,
      I4 => p_2(4),
      I5 => p_11,
      O => D(4)
    );
\src_kernel_win_0_va_6_reg_1498[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(4),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(4),
      I4 => \^dobdo\(4),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[4]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[5]_i_2_n_2\,
      I1 => p,
      I2 => p_0(5),
      I3 => p_1,
      I4 => p_2(5),
      I5 => p_12,
      O => D(5)
    );
\src_kernel_win_0_va_6_reg_1498[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(5),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(5),
      I4 => \^dobdo\(5),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[5]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[6]_i_2_n_2\,
      I1 => p,
      I2 => p_0(6),
      I3 => p_1,
      I4 => p_2(6),
      I5 => p_13,
      O => D(6)
    );
\src_kernel_win_0_va_6_reg_1498[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(6),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(6),
      I4 => \^dobdo\(6),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[6]_i_2_n_2\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \src_kernel_win_0_va_6_reg_1498[7]_i_2_n_2\,
      I1 => p,
      I2 => p_0(7),
      I3 => p_1,
      I4 => p_2(7),
      I5 => p_3,
      O => D(7)
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => p_5,
      I1 => \right_border_buf_0_3_fu_204_reg[7]\(7),
      I2 => p_6,
      I3 => \right_border_buf_0_3_fu_204_reg[7]_0\(7),
      I4 => \^dobdo\(7),
      I5 => p_7,
      O => \src_kernel_win_0_va_6_reg_1498[7]_i_2_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_44 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_200_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_1_fu_196_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_200_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[6]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_1 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_3 : in STD_LOGIC;
    p : in STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_Val2_86_0_2_reg_1538_reg_4 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_5 : in STD_LOGIC;
    row_assign_s_reg_1431 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1424 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_192_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_6 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_7 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_8 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_9 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_10 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_11 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_12 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_13 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_14 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_15 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_16 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_17 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_18 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_19 : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_7_reg_1504_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_44 : entity is "Filter2D_1_k_buf_eOg_ram";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_44;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_44 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_1_fu_196_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_8_reg_1510[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[0]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[1]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[2]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[3]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[4]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[5]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[6]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[7]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[7]_i_7_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \right_border_buf_0_1_fu_196_reg[7]\(7 downto 0) <= \^right_border_buf_0_1_fu_196_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_192[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(0),
      I1 => \^dobdo\(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(0),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(0)
    );
\right_border_buf_0_s_fu_192[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(1),
      I1 => \^dobdo\(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(1),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(1)
    );
\right_border_buf_0_s_fu_192[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(2),
      I1 => \^dobdo\(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(2),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(2)
    );
\right_border_buf_0_s_fu_192[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(3),
      I1 => \^dobdo\(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(3),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(3)
    );
\right_border_buf_0_s_fu_192[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(4),
      I1 => \^dobdo\(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(4),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(4)
    );
\right_border_buf_0_s_fu_192[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(5),
      I1 => \^dobdo\(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(5),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(5)
    );
\right_border_buf_0_s_fu_192[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(6),
      I1 => \^dobdo\(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(6),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(6)
    );
\right_border_buf_0_s_fu_192[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0C0C0CAC0C0"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]\(7),
      I1 => \^dobdo\(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I4 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I5 => \right_border_buf_0_s_fu_192_reg[7]_0\(7),
      O => \^right_border_buf_0_1_fu_196_reg[7]\(7)
    );
\src_kernel_win_0_va_2_fu_176[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(0),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(0),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[0]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[0]_0\,
      O => ram_reg_0(0)
    );
\src_kernel_win_0_va_2_fu_176[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(1),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(1),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[1]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[1]_0\,
      O => ram_reg_0(1)
    );
\src_kernel_win_0_va_2_fu_176[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(2),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(2),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[2]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[2]_0\,
      O => ram_reg_0(2)
    );
\src_kernel_win_0_va_2_fu_176[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(3),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(3),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[3]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[3]_0\,
      O => ram_reg_0(3)
    );
\src_kernel_win_0_va_2_fu_176[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(4),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(4),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[4]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[4]_0\,
      O => ram_reg_0(4)
    );
\src_kernel_win_0_va_2_fu_176[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(5),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(5),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[5]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[5]_0\,
      O => ram_reg_0(5)
    );
\src_kernel_win_0_va_2_fu_176[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(6),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(6),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[6]\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[6]_0\,
      O => ram_reg_0(6)
    );
\src_kernel_win_0_va_2_fu_176[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      I1 => \^dobdo\(7),
      I2 => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      I3 => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(7),
      I4 => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      I5 => \src_kernel_win_0_va_7_reg_1504_reg[7]_3\,
      O => ram_reg_0(7)
    );
\src_kernel_win_0_va_6_reg_1498[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(0),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(0),
      O => \right_border_buf_0_2_fu_200_reg[0]\
    );
\src_kernel_win_0_va_6_reg_1498[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(1),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(1),
      O => \right_border_buf_0_2_fu_200_reg[1]\
    );
\src_kernel_win_0_va_6_reg_1498[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(2),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(2),
      O => \right_border_buf_0_2_fu_200_reg[2]\
    );
\src_kernel_win_0_va_6_reg_1498[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(3),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(3),
      O => \right_border_buf_0_2_fu_200_reg[3]\
    );
\src_kernel_win_0_va_6_reg_1498[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(4),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(4),
      O => \right_border_buf_0_2_fu_200_reg[4]\
    );
\src_kernel_win_0_va_6_reg_1498[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(5),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(5),
      O => \right_border_buf_0_2_fu_200_reg[5]\
    );
\src_kernel_win_0_va_6_reg_1498[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(6),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(6),
      O => \right_border_buf_0_2_fu_200_reg[6]\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880FFFFF88000000"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_0(7),
      I1 => p,
      I2 => row_assign_13_2_t_reg_1441(0),
      I3 => row_assign_s_reg_1431(0),
      I4 => tmp_3_reg_1424,
      I5 => \^right_border_buf_0_1_fu_196_reg[7]\(7),
      O => \right_border_buf_0_2_fu_200_reg[7]\
    );
\src_kernel_win_0_va_8_reg_1510[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[0]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_6,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(0),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(0),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(0)
    );
\src_kernel_win_0_va_8_reg_1510[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(0),
      I2 => \src_kernel_win_0_va_8_reg_1510[0]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_13,
      O => \src_kernel_win_0_va_8_reg_1510[0]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(0),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(0),
      O => \src_kernel_win_0_va_8_reg_1510[0]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[1]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_7,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(1),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(1),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(1)
    );
\src_kernel_win_0_va_8_reg_1510[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(1),
      I2 => \src_kernel_win_0_va_8_reg_1510[1]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_14,
      O => \src_kernel_win_0_va_8_reg_1510[1]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(1),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(1),
      O => \src_kernel_win_0_va_8_reg_1510[1]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[2]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_8,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(2),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(2),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(2)
    );
\src_kernel_win_0_va_8_reg_1510[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(2),
      I2 => \src_kernel_win_0_va_8_reg_1510[2]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_15,
      O => \src_kernel_win_0_va_8_reg_1510[2]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(2),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(2),
      O => \src_kernel_win_0_va_8_reg_1510[2]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[3]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_9,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(3),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(3),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(3)
    );
\src_kernel_win_0_va_8_reg_1510[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(3),
      I2 => \src_kernel_win_0_va_8_reg_1510[3]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_16,
      O => \src_kernel_win_0_va_8_reg_1510[3]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(3),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(3),
      O => \src_kernel_win_0_va_8_reg_1510[3]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[4]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_10,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(4),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(4),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(4)
    );
\src_kernel_win_0_va_8_reg_1510[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(4),
      I2 => \src_kernel_win_0_va_8_reg_1510[4]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_17,
      O => \src_kernel_win_0_va_8_reg_1510[4]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(4),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(4),
      O => \src_kernel_win_0_va_8_reg_1510[4]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[5]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_11,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(5),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(5),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(5)
    );
\src_kernel_win_0_va_8_reg_1510[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(5),
      I2 => \src_kernel_win_0_va_8_reg_1510[5]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_18,
      O => \src_kernel_win_0_va_8_reg_1510[5]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(5),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(5),
      O => \src_kernel_win_0_va_8_reg_1510[5]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[6]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_12,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(6),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(6),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(6)
    );
\src_kernel_win_0_va_8_reg_1510[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(6),
      I2 => \src_kernel_win_0_va_8_reg_1510[6]_i_4_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_19,
      O => \src_kernel_win_0_va_8_reg_1510[6]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(6),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(6),
      O => \src_kernel_win_0_va_8_reg_1510[6]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \src_kernel_win_0_va_8_reg_1510[7]_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg,
      I2 => p_Val2_86_0_2_reg_1538_reg_0(7),
      I3 => p_Val2_86_0_2_reg_1538_reg_1,
      I4 => p_Val2_86_0_2_reg_1538_reg_2(7),
      I5 => p_Val2_86_0_2_reg_1538_reg_3,
      O => D(7)
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF8000000F8"
    )
        port map (
      I0 => p,
      I1 => \right_border_buf_0_s_fu_192_reg[7]\(7),
      I2 => \src_kernel_win_0_va_8_reg_1510[7]_i_7_n_2\,
      I3 => row_assign_13_2_t_reg_1441(0),
      I4 => p_Val2_86_0_2_reg_1538_reg_4,
      I5 => p_Val2_86_0_2_reg_1538_reg_5,
      O => \src_kernel_win_0_va_8_reg_1510[7]_i_2_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800080"
    )
        port map (
      I0 => \right_border_buf_0_s_fu_192_reg[7]_0\(7),
      I1 => \right_border_buf_0_s_fu_192_reg[6]\(1),
      I2 => \right_border_buf_0_s_fu_192_reg[6]\(0),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => \^dobdo\(7),
      O => \src_kernel_win_0_va_8_reg_1510[7]_i_7_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Mat2AXIvideo is
  port (
    mOutPtr110_out : out STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    mOutPtr110_out_1 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    \AXI_video_strm_V_id_V_1_state_reg[1]_0\ : out STD_LOGIC;
    OUTPUT_STREAM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    img_6_data_stream_0_empty_n : in STD_LOGIC;
    shiftReg_ce_2 : in STD_LOGIC;
    img_6_data_stream_1_empty_n : in STD_LOGIC;
    shiftReg_ce_3 : in STD_LOGIC;
    img_6_data_stream_2_empty_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_idle_0 : in STD_LOGIC;
    Sobel_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TREADY : in STD_LOGIC
  );
end filtro_image_filter_0_0_Mat2AXIvideo;

architecture STRUCTURE of filtro_image_filter_0_0_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_2_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \^mat2axivideo_u0_img_data_stream_2_v_read\ : STD_LOGIC;
  signal \^output_stream_tvalid\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_INST_0_i_3_n_2 : STD_LOGIC;
  signal ap_done_INST_0_i_4_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__6_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond_reg_270 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond_reg_270[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_1_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_2_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_279[0]_i_3_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_279_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond2_fu_204_p2 : STD_LOGIC;
  signal exitcond_fu_216_p2 : STD_LOGIC;
  signal \exitcond_reg_270[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_reg_270_reg_n_2_[0]\ : STD_LOGIC;
  signal i_V_fu_210_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_265 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_2650 : STD_LOGIC;
  signal \i_V_reg_265[9]_i_2_n_2\ : STD_LOGIC;
  signal j_V_fu_222_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_1_reg_188 : STD_LOGIC;
  signal t_V_1_reg_1880 : STD_LOGIC;
  signal \t_V_1_reg_188[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188[8]_i_2_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_188_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_177 : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_177_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_user_V_fu_126 : STD_LOGIC;
  signal \tmp_user_V_fu_126[0]_i_1_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[0]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[10]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[11]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[12]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[13]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[14]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[15]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[16]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[17]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[18]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[1]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[20]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[21]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[22]_INST_0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[23]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[2]_INST_0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[3]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[4]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[5]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[6]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[7]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[8]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TDATA[9]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TLAST[0]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \OUTPUT_STREAM_TUSER[0]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__10\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__6\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_6\ : label is "soft_lutpair426";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_INST_0_i_2 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_exitcond_reg_270[0]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \axi_last_V_reg_279[0]_i_3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \i_V_reg_265[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i_V_reg_265[1]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i_V_reg_265[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \i_V_reg_265[3]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \i_V_reg_265[4]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \i_V_reg_265[6]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \i_V_reg_265[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \i_V_reg_265[8]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \i_V_reg_265[9]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__10\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__8\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[2]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[3]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[6]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[7]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \t_V_1_reg_188[8]_i_2\ : label is "soft_lutpair417";
begin
  Mat2AXIvideo_U0_img_data_stream_2_V_read <= \^mat2axivideo_u0_img_data_stream_2_v_read\;
  OUTPUT_STREAM_TVALID <= \^output_stream_tvalid\;
\AXI_video_strm_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_2
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_2
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      I3 => OUTPUT_STREAM_TREADY,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_2_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => OUTPUT_STREAM_TREADY,
      I3 => \^output_stream_tvalid\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_270_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => \^mat2axivideo_u0_img_data_stream_2_v_read\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \^output_stream_tvalid\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_2_[1]\,
      O => AXI_video_strm_V_dest_V_1_state(1)
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_2\,
      Q => \^output_stream_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_1_state(1),
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_2_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => OUTPUT_STREAM_TREADY,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_2_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_2_[1]\,
      O => AXI_video_strm_V_id_V_1_state(1)
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_id_V_1_state(1),
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => OUTPUT_STREAM_TREADY,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[1]\,
      O => AXI_video_strm_V_keep_V_1_state(1)
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_keep_V_1_state(1),
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \axi_last_V_reg_279_reg_n_2_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_2\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \axi_last_V_reg_279_reg_n_2_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_2\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_2
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_2
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      I3 => OUTPUT_STREAM_TREADY,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => OUTPUT_STREAM_TREADY,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[1]\,
      O => AXI_video_strm_V_strb_V_1_state(1)
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_strb_V_1_state(1),
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_126,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_2\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_126,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_2\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_2
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_2,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_2
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_2,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => OUTPUT_STREAM_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_2\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      I3 => OUTPUT_STREAM_TREADY,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_2\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\OUTPUT_STREAM_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(0)
    );
\OUTPUT_STREAM_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(10),
      I1 => AXI_video_strm_V_data_V_1_payload_A(10),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(10)
    );
\OUTPUT_STREAM_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(11),
      I1 => AXI_video_strm_V_data_V_1_payload_A(11),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(11)
    );
\OUTPUT_STREAM_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(12),
      I1 => AXI_video_strm_V_data_V_1_payload_A(12),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(12)
    );
\OUTPUT_STREAM_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(13),
      I1 => AXI_video_strm_V_data_V_1_payload_A(13),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(13)
    );
\OUTPUT_STREAM_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(14),
      I1 => AXI_video_strm_V_data_V_1_payload_A(14),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(14)
    );
\OUTPUT_STREAM_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(15),
      I1 => AXI_video_strm_V_data_V_1_payload_A(15),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(15)
    );
\OUTPUT_STREAM_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(16),
      I1 => AXI_video_strm_V_data_V_1_payload_A(16),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(16)
    );
\OUTPUT_STREAM_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(17),
      I1 => AXI_video_strm_V_data_V_1_payload_A(17),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(17)
    );
\OUTPUT_STREAM_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(18),
      I1 => AXI_video_strm_V_data_V_1_payload_A(18),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(18)
    );
\OUTPUT_STREAM_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(19),
      I1 => AXI_video_strm_V_data_V_1_payload_A(19),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(19)
    );
\OUTPUT_STREAM_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(1)
    );
\OUTPUT_STREAM_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(20),
      I1 => AXI_video_strm_V_data_V_1_payload_A(20),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(20)
    );
\OUTPUT_STREAM_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(21),
      I1 => AXI_video_strm_V_data_V_1_payload_A(21),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(21)
    );
\OUTPUT_STREAM_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(22),
      I1 => AXI_video_strm_V_data_V_1_payload_A(22),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(22)
    );
\OUTPUT_STREAM_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(23),
      I1 => AXI_video_strm_V_data_V_1_payload_A(23),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(23)
    );
\OUTPUT_STREAM_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(2)
    );
\OUTPUT_STREAM_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(3)
    );
\OUTPUT_STREAM_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(4)
    );
\OUTPUT_STREAM_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(5)
    );
\OUTPUT_STREAM_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(6)
    );
\OUTPUT_STREAM_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(7)
    );
\OUTPUT_STREAM_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(8),
      I1 => AXI_video_strm_V_data_V_1_payload_A(8),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(8)
    );
\OUTPUT_STREAM_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(9),
      I1 => AXI_video_strm_V_data_V_1_payload_A(9),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => OUTPUT_STREAM_TDATA(9)
    );
\OUTPUT_STREAM_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => OUTPUT_STREAM_TLAST(0)
    );
\OUTPUT_STREAM_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => OUTPUT_STREAM_TUSER(0)
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => exitcond2_fu_204_p2,
      I1 => i_V_reg_2650,
      I2 => ap_CS_fsm_state2,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => i_V_reg_2650,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm[2]_i_2__5_n_2\,
      I3 => \ap_CS_fsm[2]_i_3__6_n_2\,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_216_p2,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      O => \ap_CS_fsm[2]_i_2__5_n_2\
    );
\ap_CS_fsm[2]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => exitcond2_fu_204_p2,
      I1 => i_V_reg_2650,
      O => \ap_CS_fsm[2]_i_3__6_n_2\
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044404040"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => exitcond_fu_216_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABABA"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4__0_n_2\,
      I1 => \exitcond_reg_270_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => img_6_data_stream_0_empty_n,
      I4 => img_6_data_stream_1_empty_n,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_5__0_n_2\,
      I1 => \ap_CS_fsm[3]_i_6_n_2\,
      I2 => \t_V_1_reg_188_reg__0\(0),
      I3 => \t_V_1_reg_188_reg__0\(1),
      I4 => \t_V_1_reg_188_reg__0\(2),
      O => exitcond_fu_216_p2
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040FFF0404"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond_reg_270,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => img_6_data_stream_2_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \exitcond_reg_270_reg_n_2_[0]\,
      O => \ap_CS_fsm[3]_i_4__0_n_2\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(6),
      I1 => \t_V_1_reg_188_reg__0\(5),
      I2 => \t_V_1_reg_188_reg__0\(4),
      I3 => \t_V_1_reg_188_reg__0\(3),
      O => \ap_CS_fsm[3]_i_5__0_n_2\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(9),
      I1 => \t_V_1_reg_188_reg__0\(10),
      I2 => \t_V_1_reg_188_reg__0\(7),
      I3 => \t_V_1_reg_188_reg__0\(8),
      O => \ap_CS_fsm[3]_i_6_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_done_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_V_reg_2650,
      I1 => exitcond2_fu_204_p2,
      O => \AXI_video_strm_V_id_V_1_state_reg[1]_0\
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_2_[1]\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_2_[1]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state2,
      I4 => ap_done_INST_0_i_3_n_2,
      O => i_V_reg_2650
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_done_INST_0_i_4_n_2,
      I1 => \t_V_reg_177_reg_n_2_[2]\,
      I2 => \t_V_reg_177_reg_n_2_[3]\,
      I3 => \t_V_reg_177_reg_n_2_[0]\,
      I4 => \t_V_reg_177_reg_n_2_[1]\,
      O => exitcond2_fu_204_p2
    );
ap_done_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_2_[1]\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_2_[1]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => ap_done_INST_0_i_3_n_2
    );
ap_done_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[4]\,
      I1 => \t_V_reg_177_reg_n_2_[5]\,
      I2 => \t_V_reg_177_reg_n_2_[6]\,
      I3 => \t_V_reg_177_reg_n_2_[7]\,
      I4 => \t_V_reg_177_reg_n_2_[8]\,
      I5 => \t_V_reg_177_reg_n_2_[9]\,
      O => ap_done_INST_0_i_4_n_2
    );
\ap_enable_reg_pp0_iter0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0F000F0F0"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_3__6_n_2\,
      I5 => exitcond_fu_216_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__6_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__6_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_216_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A000A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_CS_fsm[2]_i_3__6_n_2\,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
ap_idle_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => ap_idle_0,
      I3 => Sobel_1_U0_ap_start,
      I4 => Q(0),
      O => ap_idle
    );
\ap_reg_pp0_iter1_exitcond_reg_270[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_270_reg_n_2_[0]\,
      I3 => ap_reg_pp0_iter1_exitcond_reg_270,
      O => \ap_reg_pp0_iter1_exitcond_reg_270[0]_i_1_n_2\
    );
\ap_reg_pp0_iter1_exitcond_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond_reg_270[0]_i_1_n_2\,
      Q => ap_reg_pp0_iter1_exitcond_reg_270,
      R => '0'
    );
\axi_last_V_reg_279[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB00000400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_216_p2,
      I3 => \axi_last_V_reg_279[0]_i_2_n_2\,
      I4 => \t_V_1_reg_188[8]_i_2_n_2\,
      I5 => \axi_last_V_reg_279_reg_n_2_[0]\,
      O => \axi_last_V_reg_279[0]_i_1_n_2\
    );
\axi_last_V_reg_279[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(7),
      I1 => \t_V_1_reg_188_reg__0\(8),
      I2 => \axi_last_V_reg_279[0]_i_3_n_2\,
      I3 => \t_V_1_reg_188_reg__0\(4),
      I4 => \t_V_1_reg_188_reg__0\(5),
      I5 => \t_V_1_reg_188_reg__0\(6),
      O => \axi_last_V_reg_279[0]_i_2_n_2\
    );
\axi_last_V_reg_279[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(10),
      I1 => \t_V_1_reg_188_reg__0\(9),
      O => \axi_last_V_reg_279[0]_i_3_n_2\
    );
\axi_last_V_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_279[0]_i_1_n_2\,
      Q => \axi_last_V_reg_279_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_reg_270[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_216_p2,
      I3 => \exitcond_reg_270_reg_n_2_[0]\,
      O => \exitcond_reg_270[0]_i_1_n_2\
    );
\exitcond_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_270[0]_i_1_n_2\,
      Q => \exitcond_reg_270_reg_n_2_[0]\,
      R => '0'
    );
\i_V_reg_265[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[0]\,
      O => i_V_fu_210_p2(0)
    );
\i_V_reg_265[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[0]\,
      I1 => \t_V_reg_177_reg_n_2_[1]\,
      O => i_V_fu_210_p2(1)
    );
\i_V_reg_265[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[1]\,
      I1 => \t_V_reg_177_reg_n_2_[0]\,
      I2 => \t_V_reg_177_reg_n_2_[2]\,
      O => i_V_fu_210_p2(2)
    );
\i_V_reg_265[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[2]\,
      I1 => \t_V_reg_177_reg_n_2_[0]\,
      I2 => \t_V_reg_177_reg_n_2_[1]\,
      I3 => \t_V_reg_177_reg_n_2_[3]\,
      O => i_V_fu_210_p2(3)
    );
\i_V_reg_265[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[3]\,
      I1 => \t_V_reg_177_reg_n_2_[1]\,
      I2 => \t_V_reg_177_reg_n_2_[0]\,
      I3 => \t_V_reg_177_reg_n_2_[2]\,
      I4 => \t_V_reg_177_reg_n_2_[4]\,
      O => i_V_fu_210_p2(4)
    );
\i_V_reg_265[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[2]\,
      I1 => \t_V_reg_177_reg_n_2_[0]\,
      I2 => \t_V_reg_177_reg_n_2_[1]\,
      I3 => \t_V_reg_177_reg_n_2_[3]\,
      I4 => \t_V_reg_177_reg_n_2_[4]\,
      I5 => \t_V_reg_177_reg_n_2_[5]\,
      O => i_V_fu_210_p2(5)
    );
\i_V_reg_265[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_265[9]_i_2_n_2\,
      I1 => \t_V_reg_177_reg_n_2_[6]\,
      O => i_V_fu_210_p2(6)
    );
\i_V_reg_265[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[6]\,
      I1 => \i_V_reg_265[9]_i_2_n_2\,
      I2 => \t_V_reg_177_reg_n_2_[7]\,
      O => i_V_fu_210_p2(7)
    );
\i_V_reg_265[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[7]\,
      I1 => \i_V_reg_265[9]_i_2_n_2\,
      I2 => \t_V_reg_177_reg_n_2_[6]\,
      I3 => \t_V_reg_177_reg_n_2_[8]\,
      O => i_V_fu_210_p2(8)
    );
\i_V_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[8]\,
      I1 => \t_V_reg_177_reg_n_2_[6]\,
      I2 => \i_V_reg_265[9]_i_2_n_2\,
      I3 => \t_V_reg_177_reg_n_2_[7]\,
      I4 => \t_V_reg_177_reg_n_2_[9]\,
      O => i_V_fu_210_p2(9)
    );
\i_V_reg_265[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_177_reg_n_2_[2]\,
      I1 => \t_V_reg_177_reg_n_2_[0]\,
      I2 => \t_V_reg_177_reg_n_2_[1]\,
      I3 => \t_V_reg_177_reg_n_2_[3]\,
      I4 => \t_V_reg_177_reg_n_2_[4]\,
      I5 => \t_V_reg_177_reg_n_2_[5]\,
      O => \i_V_reg_265[9]_i_2_n_2\
    );
\i_V_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(0),
      Q => i_V_reg_265(0),
      R => '0'
    );
\i_V_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(1),
      Q => i_V_reg_265(1),
      R => '0'
    );
\i_V_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(2),
      Q => i_V_reg_265(2),
      R => '0'
    );
\i_V_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(3),
      Q => i_V_reg_265(3),
      R => '0'
    );
\i_V_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(4),
      Q => i_V_reg_265(4),
      R => '0'
    );
\i_V_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(5),
      Q => i_V_reg_265(5),
      R => '0'
    );
\i_V_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(6),
      Q => i_V_reg_265(6),
      R => '0'
    );
\i_V_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(7),
      Q => i_V_reg_265(7),
      R => '0'
    );
\i_V_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(8),
      Q => i_V_reg_265(8),
      R => '0'
    );
\i_V_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2650,
      D => i_V_fu_210_p2(9),
      Q => i_V_reg_265(9),
      R => '0'
    );
\internal_full_n_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => shiftReg_ce_3,
      I2 => img_6_data_stream_2_empty_n,
      O => mOutPtr110_out_1
    );
\internal_full_n_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => shiftReg_ce,
      I2 => img_6_data_stream_0_empty_n,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => shiftReg_ce_2,
      I2 => img_6_data_stream_1_empty_n,
      O => mOutPtr110_out_0
    );
\t_V_1_reg_188[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(0),
      O => j_V_fu_222_p2(0)
    );
\t_V_1_reg_188[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_216_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_3__6_n_2\,
      O => t_V_1_reg_188
    );
\t_V_1_reg_188[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_216_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_1_reg_1880
    );
\t_V_1_reg_188[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(9),
      I1 => \t_V_1_reg_188_reg__0\(7),
      I2 => \t_V_1_reg_188_reg__0\(6),
      I3 => \t_V_1_reg_188[10]_i_4_n_2\,
      I4 => \t_V_1_reg_188_reg__0\(8),
      I5 => \t_V_1_reg_188_reg__0\(10),
      O => j_V_fu_222_p2(10)
    );
\t_V_1_reg_188[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(2),
      I1 => \t_V_1_reg_188_reg__0\(0),
      I2 => \t_V_1_reg_188_reg__0\(1),
      I3 => \t_V_1_reg_188_reg__0\(3),
      I4 => \t_V_1_reg_188_reg__0\(4),
      I5 => \t_V_1_reg_188_reg__0\(5),
      O => \t_V_1_reg_188[10]_i_4_n_2\
    );
\t_V_1_reg_188[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(0),
      I1 => \t_V_1_reg_188_reg__0\(1),
      O => j_V_fu_222_p2(1)
    );
\t_V_1_reg_188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(1),
      I1 => \t_V_1_reg_188_reg__0\(0),
      I2 => \t_V_1_reg_188_reg__0\(2),
      O => j_V_fu_222_p2(2)
    );
\t_V_1_reg_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(2),
      I1 => \t_V_1_reg_188_reg__0\(0),
      I2 => \t_V_1_reg_188_reg__0\(1),
      I3 => \t_V_1_reg_188_reg__0\(3),
      O => j_V_fu_222_p2(3)
    );
\t_V_1_reg_188[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(3),
      I1 => \t_V_1_reg_188_reg__0\(1),
      I2 => \t_V_1_reg_188_reg__0\(0),
      I3 => \t_V_1_reg_188_reg__0\(2),
      I4 => \t_V_1_reg_188_reg__0\(4),
      O => j_V_fu_222_p2(4)
    );
\t_V_1_reg_188[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(2),
      I1 => \t_V_1_reg_188_reg__0\(0),
      I2 => \t_V_1_reg_188_reg__0\(1),
      I3 => \t_V_1_reg_188_reg__0\(3),
      I4 => \t_V_1_reg_188_reg__0\(4),
      I5 => \t_V_1_reg_188_reg__0\(5),
      O => j_V_fu_222_p2(5)
    );
\t_V_1_reg_188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(5),
      I1 => \t_V_1_reg_188_reg__0\(4),
      I2 => \t_V_1_reg_188[8]_i_2_n_2\,
      I3 => \t_V_1_reg_188_reg__0\(6),
      O => j_V_fu_222_p2(6)
    );
\t_V_1_reg_188[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \t_V_1_reg_188[8]_i_2_n_2\,
      I1 => \t_V_1_reg_188_reg__0\(4),
      I2 => \t_V_1_reg_188_reg__0\(5),
      I3 => \t_V_1_reg_188_reg__0\(6),
      I4 => \t_V_1_reg_188_reg__0\(7),
      O => j_V_fu_222_p2(7)
    );
\t_V_1_reg_188[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(7),
      I1 => \t_V_1_reg_188_reg__0\(6),
      I2 => \t_V_1_reg_188_reg__0\(5),
      I3 => \t_V_1_reg_188_reg__0\(4),
      I4 => \t_V_1_reg_188[8]_i_2_n_2\,
      I5 => \t_V_1_reg_188_reg__0\(8),
      O => j_V_fu_222_p2(8)
    );
\t_V_1_reg_188[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(2),
      I1 => \t_V_1_reg_188_reg__0\(0),
      I2 => \t_V_1_reg_188_reg__0\(1),
      I3 => \t_V_1_reg_188_reg__0\(3),
      O => \t_V_1_reg_188[8]_i_2_n_2\
    );
\t_V_1_reg_188[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_1_reg_188_reg__0\(8),
      I1 => \t_V_1_reg_188[10]_i_4_n_2\,
      I2 => \t_V_1_reg_188_reg__0\(6),
      I3 => \t_V_1_reg_188_reg__0\(7),
      I4 => \t_V_1_reg_188_reg__0\(9),
      O => j_V_fu_222_p2(9)
    );
\t_V_1_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(0),
      Q => \t_V_1_reg_188_reg__0\(0),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(10),
      Q => \t_V_1_reg_188_reg__0\(10),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(1),
      Q => \t_V_1_reg_188_reg__0\(1),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(2),
      Q => \t_V_1_reg_188_reg__0\(2),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(3),
      Q => \t_V_1_reg_188_reg__0\(3),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(4),
      Q => \t_V_1_reg_188_reg__0\(4),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(5),
      Q => \t_V_1_reg_188_reg__0\(5),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(6),
      Q => \t_V_1_reg_188_reg__0\(6),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(7),
      Q => \t_V_1_reg_188_reg__0\(7),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(8),
      Q => \t_V_1_reg_188_reg__0\(8),
      R => t_V_1_reg_188
    );
\t_V_1_reg_188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1880,
      D => j_V_fu_222_p2(9),
      Q => \t_V_1_reg_188_reg__0\(9),
      R => t_V_1_reg_188
    );
\t_V_reg_177[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => t_V_reg_177
    );
\t_V_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(0),
      Q => \t_V_reg_177_reg_n_2_[0]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(1),
      Q => \t_V_reg_177_reg_n_2_[1]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(2),
      Q => \t_V_reg_177_reg_n_2_[2]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(3),
      Q => \t_V_reg_177_reg_n_2_[3]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(4),
      Q => \t_V_reg_177_reg_n_2_[4]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(5),
      Q => \t_V_reg_177_reg_n_2_[5]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(6),
      Q => \t_V_reg_177_reg_n_2_[6]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(7),
      Q => \t_V_reg_177_reg_n_2_[7]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(8),
      Q => \t_V_reg_177_reg_n_2_[8]\,
      R => t_V_reg_177
    );
\t_V_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_265(9),
      Q => \t_V_reg_177_reg_n_2_[9]\,
      R => t_V_reg_177
    );
\tmp_user_V_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_126,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      O => \tmp_user_V_fu_126[0]_i_1_n_2\
    );
\tmp_user_V_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_126[0]_i_1_n_2\,
      Q => tmp_user_V_fu_126,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w11_d1_A is
  port (
    img_0_rows_V_c20_empty_n : out STD_LOGIC;
    img_0_rows_V_c20_full_n : out STD_LOGIC;
    CvtColor_1_U0_p_src_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end filtro_image_filter_0_0_fifo_w11_d1_A;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w11_d1_A is
  signal \^img_0_rows_v_c20_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair501";
begin
  img_0_rows_V_c20_empty_n <= \^img_0_rows_v_c20_empty_n\;
  img_0_rows_V_c20_full_n <= \^img_0_rows_v_c20_full_n\;
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_0_rows_v_c20_empty_n\,
      I1 => \internal_full_n_i_2__7_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__4_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_2\,
      Q => \^img_0_rows_v_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_rows_v_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_2\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_0_rows_v_c20_empty_n\,
      I1 => CvtColor_1_U0_p_src_rows_V_read,
      I2 => \^img_0_rows_v_c20_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      O => \internal_full_n_i_2__7_n_2\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => CvtColor_1_U0_p_src_rows_V_read,
      I1 => \^img_0_rows_v_c20_empty_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I3 => \^img_0_rows_v_c20_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_2\,
      Q => \^img_0_rows_v_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_rows_v_c20_empty_n\,
      I1 => CvtColor_1_U0_p_src_rows_V_read,
      I2 => \^img_0_rows_v_c20_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__4_n_2\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_rows_v_c20_full_n\,
      I3 => CvtColor_1_U0_p_src_rows_V_read,
      I4 => \^img_0_rows_v_c20_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__4_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w11_d1_A_3 is
  port (
    img_0_rows_V_c_empty_n : out STD_LOGIC;
    img_0_rows_V_c_full_n : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    img_0_cols_V_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w11_d1_A_3 : entity is "fifo_w11_d1_A";
end filtro_image_filter_0_0_fifo_w11_d1_A_3;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w11_d1_A_3 is
  signal \^img_0_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__3_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair502";
begin
  img_0_rows_V_c_empty_n <= \^img_0_rows_v_c_empty_n\;
  img_0_rows_V_c_full_n <= \^img_0_rows_v_c_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_0_rows_v_c_empty_n\,
      I1 => \mOutPtr[1]_i_3__3_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^img_0_rows_v_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__3_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_rows_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^img_0_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777777778888888"
    )
        port map (
      I0 => \^img_0_rows_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_rows_v_c_full_n\,
      I3 => ap_start,
      I4 => img_0_cols_V_c_full_n,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__3_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I1 => \^img_0_rows_v_c_empty_n\,
      I2 => img_0_cols_V_c_full_n,
      I3 => ap_start,
      I4 => \^img_0_rows_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \^img_0_rows_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_rows_v_c_full_n\,
      I3 => ap_start,
      I4 => img_0_cols_V_c_full_n,
      O => \mOutPtr[1]_i_3__3_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w12_d1_A is
  port (
    img_0_cols_V_c21_empty_n : out STD_LOGIC;
    img_0_cols_V_c21_full_n : out STD_LOGIC;
    CvtColor_1_U0_p_src_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end filtro_image_filter_0_0_fifo_w12_d1_A;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w12_d1_A is
  signal \^img_0_cols_v_c21_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_c21_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair499";
begin
  img_0_cols_V_c21_empty_n <= \^img_0_cols_v_c21_empty_n\;
  img_0_cols_V_c21_full_n <= \^img_0_cols_v_c21_full_n\;
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_0_cols_v_c21_empty_n\,
      I1 => \internal_full_n_i_2__6_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__5_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_2\,
      Q => \^img_0_cols_v_c21_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_cols_v_c21_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__5_n_2\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^img_0_cols_v_c21_empty_n\,
      I1 => CvtColor_1_U0_p_src_rows_V_read,
      I2 => \^img_0_cols_v_c21_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      O => \internal_full_n_i_2__6_n_2\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => CvtColor_1_U0_p_src_rows_V_read,
      I1 => \^img_0_cols_v_c21_empty_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I3 => \^img_0_cols_v_c21_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_2\,
      Q => \^img_0_cols_v_c21_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_cols_v_c21_empty_n\,
      I1 => CvtColor_1_U0_p_src_rows_V_read,
      I2 => \^img_0_cols_v_c21_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__5_n_2\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_cols_v_c21_full_n\,
      I3 => CvtColor_1_U0_p_src_rows_V_read,
      I4 => \^img_0_cols_v_c21_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__5_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w12_d1_A_0 is
  port (
    img_0_cols_V_c_empty_n : out STD_LOGIC;
    img_0_cols_V_c_full_n : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    img_0_rows_V_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w12_d1_A_0 : entity is "fifo_w12_d1_A";
end filtro_image_filter_0_0_fifo_w12_d1_A_0;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w12_d1_A_0 is
  signal \^img_0_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair500";
begin
  img_0_cols_V_c_empty_n <= \^img_0_cols_v_c_empty_n\;
  img_0_cols_V_c_full_n <= \^img_0_cols_v_c_full_n\;
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_0_cols_v_c_empty_n\,
      I1 => \mOutPtr[1]_i_3__2_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__0_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_2\,
      Q => \^img_0_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__2_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_cols_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_2\,
      Q => \^img_0_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777777778888888"
    )
        port map (
      I0 => \^img_0_cols_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_cols_v_c_full_n\,
      I3 => ap_start,
      I4 => img_0_rows_V_c_full_n,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__0_n_2\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__2_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__0_n_2\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I1 => \^img_0_cols_v_c_empty_n\,
      I2 => img_0_rows_V_c_full_n,
      I3 => ap_start,
      I4 => \^img_0_cols_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \^img_0_cols_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^img_0_cols_v_c_full_n\,
      I3 => ap_start,
      I4 => img_0_rows_V_c_full_n,
      O => \mOutPtr[1]_i_3__2_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_14 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_14;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(7)
    );
\AXI_video_strm_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(1)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_15 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_15;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_15 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_16 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_16;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_17 is
  port (
    src1_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_106_reg_958_reg[7]\ : in STD_LOGIC;
    \tmp_106_reg_958_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_17 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_17;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_17 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_106_reg_958[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(0)
    );
\tmp_106_reg_958[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(1)
    );
\tmp_106_reg_958[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(2)
    );
\tmp_106_reg_958[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(3)
    );
\tmp_106_reg_958[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(4)
    );
\tmp_106_reg_958[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(5)
    );
\tmp_106_reg_958[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(6)
    );
\tmp_106_reg_958[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_106_reg_958_reg[7]\,
      I3 => \tmp_106_reg_958_reg[0]\,
      O => src1_data_stream_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_18 is
  port (
    src2_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_107_reg_963_reg[7]\ : in STD_LOGIC;
    \tmp_107_reg_963_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_18 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_18;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_18 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_107_reg_963[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(0)
    );
\tmp_107_reg_963[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(1)
    );
\tmp_107_reg_963[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(2)
    );
\tmp_107_reg_963[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(3)
    );
\tmp_107_reg_963[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(4)
    );
\tmp_107_reg_963[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(5)
    );
\tmp_107_reg_963[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(6)
    );
\tmp_107_reg_963[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_107_reg_963_reg[7]\,
      I3 => \tmp_107_reg_963_reg[0]\,
      O => src2_data_stream_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_19 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_19 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_19;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_19 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(0)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(7)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(6)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(5)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(4)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(3)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_20 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_20 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_20;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_20 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(0)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(7)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(6)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(5)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(4)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(3)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(2)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_2\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_3_fu_1238_p2__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_21 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_21;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_21 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_3\,
      Q => \SRL_SIG_reg[0]_0\(0),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \SRL_SIG_reg[0]_0\(1),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \SRL_SIG_reg[0]_0\(2),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \SRL_SIG_reg[0]_0\(3),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \SRL_SIG_reg[0]_0\(4),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \SRL_SIG_reg[0]_0\(5),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \SRL_SIG_reg[0]_0\(6),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \p_Val2_3_fu_1238_p2__14\(0),
      Q => \SRL_SIG_reg[0]_0\(7),
      S => \SRL_SIG_reg[0][0]_2\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_22 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_22 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_22;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_22 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(7)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => ram_reg_2(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg,
      I3 => ram_reg_0,
      I4 => ram_reg_1,
      I5 => DOBDO(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg,
      I3 => ram_reg_0,
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \tmp_90_reg_389_reg[0]\ : in STD_LOGIC;
    \tmp_90_reg_389_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_23 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_23;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_23 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_90_reg_389[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(0)
    );
\tmp_90_reg_389[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(1)
    );
\tmp_90_reg_389[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(2)
    );
\tmp_90_reg_389[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(3)
    );
\tmp_90_reg_389[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(4)
    );
\tmp_90_reg_389[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(5)
    );
\tmp_90_reg_389[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(6)
    );
\tmp_90_reg_389[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_90_reg_389_reg[0]\,
      I3 => \tmp_90_reg_389_reg[0]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_24 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_24 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_24;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_24 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\p_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p,
      I3 => p_0,
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_25 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_25 : entity is "fifo_w8_d1_A_shiftReg";
end filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_25;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_25 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => p,
      I3 => p_0,
      O => B(1)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p,
      I3 => p_0,
      O => B(0)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => p,
      I3 => p_0,
      O => B(7)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => p,
      I3 => p_0,
      O => B(6)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => p,
      I3 => p_0,
      O => B(5)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => p,
      I3 => p_0,
      O => B(4)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => p,
      I3 => p_0,
      O => B(3)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => p,
      I3 => p_0,
      O => B(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_cud_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_reg_pp0_iter1_tmp_68_i_reg_370 : in STD_LOGIC;
    p_0 : in STD_LOGIC
  );
end filtro_image_filter_0_0_image_filter_mac_cud_DSP48_1;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_cud_DSP48_1 is
  signal r_V_4_i_i_reg_3940 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110100101111000110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \out\(28),
      C(46) => \out\(28),
      C(45) => \out\(28),
      C(44) => \out\(28),
      C(43) => \out\(28),
      C(42) => \out\(28),
      C(41) => \out\(28),
      C(40) => \out\(28),
      C(39) => \out\(28),
      C(38) => \out\(28),
      C(37) => \out\(28),
      C(36) => \out\(28),
      C(35) => \out\(28),
      C(34) => \out\(28),
      C(33) => \out\(28),
      C(32) => \out\(28),
      C(31) => \out\(28),
      C(30) => \out\(28),
      C(29) => \out\(28),
      C(28 downto 0) => \out\(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_block_pp0_stage0_subdone3_in,
      CEC => r_V_4_i_i_reg_3940,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_RnM_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      I1 => p_0,
      O => r_V_4_i_i_reg_3940
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_dEe_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : out STD_LOGIC;
    p_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_68_i_reg_370 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_68_i_reg_370 : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    p_i_12_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_68_i_reg_370 : in STD_LOGIC;
    tmp_85_fu_286_p3 : in STD_LOGIC
  );
end filtro_image_filter_0_0_image_filter_mac_dEe_DSP48_2;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_dEe_DSP48_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_block_pp0_stage0_subdone3_in\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4_reg\ : STD_LOGIC;
  signal p_i_13_n_2 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  P(8 downto 0) <= \^p\(8 downto 0);
  ap_block_pp0_stage0_subdone3_in <= \^ap_block_pp0_stage0_subdone3_in\;
  ap_enable_reg_pp0_iter4_reg <= \^ap_enable_reg_pp0_iter4_reg\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000001001011001000101101000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 29) => B"0000000000000000000",
      C(28 downto 0) => p_2(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^e\(0),
      CEB2 => \^ap_block_pp0_stage0_subdone3_in\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_RnM_P_UNCONNECTED(47 downto 30),
      P(29 downto 21) => \^p\(8 downto 0),
      P(20) => p_n_87,
      P(19) => p_n_88,
      P(18) => p_n_89,
      P(17) => p_n_90,
      P(16) => p_n_91,
      P(15) => p_n_92,
      P(14) => p_n_93,
      P(13) => p_n_94,
      P(12) => p_n_95,
      P(11) => p_n_96,
      P(10) => p_n_97,
      P(9) => p_n_98,
      P(8) => p_n_99,
      P(7) => p_n_100,
      P(6) => p_n_101,
      P(5) => p_n_102,
      P(4) => p_n_103,
      P(3) => p_n_104,
      P(2) => p_n_105,
      P(1) => p_n_106,
      P(0) => p_n_107,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tmp_68_i_reg_370,
      I1 => \^ap_enable_reg_pp0_iter4_reg\,
      I2 => Q(0),
      O => \^e\(0)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => p_3,
      I1 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      I2 => img_1_data_stream_0_full_n,
      I3 => p_i_13_n_2,
      O => \^ap_enable_reg_pp0_iter4_reg\
    );
p_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => img_0_data_stream_0_empty_n,
      I1 => img_0_data_stream_2_empty_n,
      I2 => img_0_data_stream_1_empty_n,
      I3 => p_i_12_0,
      I4 => tmp_68_i_reg_370,
      O => p_i_13_n_2
    );
p_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4_reg\,
      O => \^ap_block_pp0_stage0_subdone3_in\
    );
\r_V_1_reg_399[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^p\(8),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      I3 => \^ap_enable_reg_pp0_iter4_reg\,
      I4 => tmp_85_fu_286_p3,
      O => p_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_kbM_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_1_fu_1720 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    p_4 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_reg_1476 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_exitcond388_i_reg_1446 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp3_reg_1543_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_10_1_2_fu_1039_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_kbM_DSP48_5;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_kbM_DSP48_5 is
  signal \^p\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal r_V_10_1_1_reg_15160 : STD_LOGIC;
  signal \^src_kernel_win_0_va_1_fu_1720\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(20 downto 0) <= \^p\(20 downto 0);
  src_kernel_win_0_va_1_fu_1720 <= \^src_kernel_win_0_va_1_fu_1720\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001110101000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \out\(20),
      C(46) => \out\(20),
      C(45) => \out\(20),
      C(44) => \out\(20),
      C(43) => \out\(20),
      C(42) => \out\(20),
      C(41) => \out\(20),
      C(40) => \out\(20),
      C(39) => \out\(20),
      C(38) => \out\(20),
      C(37) => \out\(20),
      C(36) => \out\(20),
      C(35) => \out\(20),
      C(34) => \out\(20),
      C(33) => \out\(20),
      C(32) => \out\(20),
      C(31) => \out\(20),
      C(30) => \out\(20),
      C(29) => \out\(20),
      C(28) => \out\(20),
      C(27) => \out\(20),
      C(26) => \out\(20),
      C(25) => \out\(20),
      C(24) => \out\(20),
      C(23) => \out\(20),
      C(22) => \out\(20),
      C(21) => \out\(20),
      C(20 downto 0) => \out\(20 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^src_kernel_win_0_va_1_fu_1720\,
      CEA2 => \^src_kernel_win_0_va_1_fu_1720\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => r_V_10_1_1_reg_15160,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_RnM_P_UNCONNECTED(47 downto 21),
      P(20 downto 0) => \^p\(20 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000808080808"
    )
        port map (
      I0 => p_4,
      I1 => ap_reg_pp0_iter1_or_cond_i_reg_1476,
      I2 => p_5,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => p_6,
      I5 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      O => r_V_10_1_1_reg_15160
    );
\src_kernel_win_0_va_3_fu_180[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => p_7,
      I1 => img_2_data_stream_0_full_n,
      I2 => p_8,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_reg_pp0_iter2_exitcond388_i_reg_1446,
      I5 => p_9,
      O => \^src_kernel_win_0_va_1_fu_1720\
    );
\tmp3_fu_1060_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => r_V_10_1_2_fu_1039_p2(7),
      O => p_2(3)
    );
\tmp3_fu_1060_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => r_V_10_1_2_fu_1039_p2(6),
      O => p_2(2)
    );
\tmp3_fu_1060_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => r_V_10_1_2_fu_1039_p2(5),
      O => p_2(1)
    );
\tmp3_fu_1060_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => r_V_10_1_2_fu_1039_p2(4),
      O => p_2(0)
    );
\tmp3_fu_1060_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => r_V_10_1_2_fu_1039_p2(10),
      O => p_0(3)
    );
\tmp3_fu_1060_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => r_V_10_1_2_fu_1039_p2(9),
      O => p_0(2)
    );
\tmp3_fu_1060_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => r_V_10_1_2_fu_1039_p2(8),
      O => p_0(1)
    );
\tmp3_fu_1060_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(10),
      I1 => \tmp3_reg_1543_reg[13]\(0),
      O => p_0(0)
    );
\tmp3_fu_1060_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => r_V_10_1_2_fu_1039_p2(14),
      O => p_3(3)
    );
\tmp3_fu_1060_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => r_V_10_1_2_fu_1039_p2(13),
      O => p_3(2)
    );
\tmp3_fu_1060_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => r_V_10_1_2_fu_1039_p2(12),
      O => p_3(1)
    );
\tmp3_fu_1060_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => r_V_10_1_2_fu_1039_p2(11),
      O => p_3(0)
    );
\tmp3_fu_1060_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(20),
      O => S(3)
    );
\tmp3_fu_1060_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \^p\(20),
      O => S(2)
    );
\tmp3_fu_1060_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \^p\(19),
      O => S(1)
    );
\tmp3_fu_1060_p2_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => r_V_10_1_2_fu_1039_p2(15),
      O => S(0)
    );
tmp3_fu_1060_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => r_V_10_1_2_fu_1039_p2(3),
      O => p_1(3)
    );
tmp3_fu_1060_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => r_V_10_1_2_fu_1039_p2(2),
      O => p_1(2)
    );
tmp3_fu_1060_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => r_V_10_1_2_fu_1039_p2(1),
      O => p_1(1)
    );
tmp3_fu_1060_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => r_V_10_1_2_fu_1039_p2(0),
      O => p_1(0)
    );
\tmp3_reg_1543[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => r_V_10_1_2_fu_1039_p2(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_lbW_DSP48_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\ : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]_0\ : out STD_LOGIC;
    \tmp_3_reg_1424_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\ : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    r_V_10_2_1_fu_1174_p2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    tmp_s_reg_1402 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    row_assign_s_reg_1431 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1424 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_Val2_86_2_cast_fu_1148_p1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_lbW_DSP48_6;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_lbW_DSP48_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^ap_block_pp0_stage0_subdone0_in\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_reg_1498[7]_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_reg_1498[7]_i_4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_reg_1498[7]_i_8\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_1510[7]_i_6\ : label is "soft_lutpair383";
begin
  E(0) <= \^e\(0);
  P(24 downto 0) <= \^p\(24 downto 0);
  ap_block_pp0_stage0_subdone0_in <= \^ap_block_pp0_stage0_subdone0_in\;
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg\,
      I1 => p_7,
      I2 => img_2_data_stream_0_full_n,
      I3 => p_8,
      O => \^ap_block_pp0_stage0_subdone0_in\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001110101000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23) => r_V_10_2_1_fu_1174_p2(17),
      C(22) => r_V_10_2_1_fu_1174_p2(17),
      C(21) => r_V_10_2_1_fu_1174_p2(17),
      C(20) => r_V_10_2_1_fu_1174_p2(17),
      C(19 downto 2) => r_V_10_2_1_fu_1174_p2(17 downto 0),
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \^ap_block_pp0_stage0_subdone0_in\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_RnM_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_Val2_1_fu_1194_p2__77_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => p_Val2_86_2_cast_fu_1148_p1(7),
      O => p_0(3)
    );
\p_Val2_1_fu_1194_p2__77_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => p_Val2_86_2_cast_fu_1148_p1(6),
      O => p_0(2)
    );
\p_Val2_1_fu_1194_p2__77_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => p_Val2_86_2_cast_fu_1148_p1(5),
      O => p_0(1)
    );
\p_Val2_1_fu_1194_p2__77_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => p_Val2_86_2_cast_fu_1148_p1(4),
      O => p_0(0)
    );
\p_Val2_1_fu_1194_p2__77_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => p_Val2_86_2_cast_fu_1148_p1(11),
      O => p_1(3)
    );
\p_Val2_1_fu_1194_p2__77_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => p_Val2_86_2_cast_fu_1148_p1(10),
      O => p_1(2)
    );
\p_Val2_1_fu_1194_p2__77_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => p_Val2_86_2_cast_fu_1148_p1(9),
      O => p_1(1)
    );
\p_Val2_1_fu_1194_p2__77_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => p_Val2_86_2_cast_fu_1148_p1(8),
      O => p_1(0)
    );
\p_Val2_1_fu_1194_p2__77_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => p_Val2_86_2_cast_fu_1148_p1(15),
      O => p_2(3)
    );
\p_Val2_1_fu_1194_p2__77_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => p_Val2_86_2_cast_fu_1148_p1(14),
      O => p_2(2)
    );
\p_Val2_1_fu_1194_p2__77_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => p_Val2_86_2_cast_fu_1148_p1(13),
      O => p_2(1)
    );
\p_Val2_1_fu_1194_p2__77_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => p_Val2_86_2_cast_fu_1148_p1(12),
      O => p_2(0)
    );
\p_Val2_1_fu_1194_p2__77_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => p_Val2_86_2_cast_fu_1148_p1(19),
      O => p_3(3)
    );
\p_Val2_1_fu_1194_p2__77_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => p_Val2_86_2_cast_fu_1148_p1(18),
      O => p_3(2)
    );
\p_Val2_1_fu_1194_p2__77_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => p_Val2_86_2_cast_fu_1148_p1(17),
      O => p_3(1)
    );
\p_Val2_1_fu_1194_p2__77_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => p_Val2_86_2_cast_fu_1148_p1(16),
      O => p_3(0)
    );
\p_Val2_1_fu_1194_p2__77_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => p_Val2_86_2_cast_fu_1148_p1(23),
      O => p_4(3)
    );
\p_Val2_1_fu_1194_p2__77_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => p_Val2_86_2_cast_fu_1148_p1(22),
      O => p_4(2)
    );
\p_Val2_1_fu_1194_p2__77_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => p_Val2_86_2_cast_fu_1148_p1(21),
      O => p_4(1)
    );
\p_Val2_1_fu_1194_p2__77_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => p_Val2_86_2_cast_fu_1148_p1(20),
      O => p_4(0)
    );
\p_Val2_1_fu_1194_p2__77_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => p_Val2_86_2_cast_fu_1148_p1(24),
      O => p_5(0)
    );
\p_Val2_1_fu_1194_p2__77_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => p_Val2_86_2_cast_fu_1148_p1(3),
      O => S(3)
    );
\p_Val2_1_fu_1194_p2__77_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => p_Val2_86_2_cast_fu_1148_p1(2),
      O => S(2)
    );
\p_Val2_1_fu_1194_p2__77_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => p_Val2_86_2_cast_fu_1148_p1(1),
      O => S(1)
    );
\p_Val2_1_fu_1194_p2__77_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => p_Val2_86_2_cast_fu_1148_p1(0),
      O => S(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFDFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => p_6,
      I2 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I3 => tmp_s_reg_1402,
      I4 => p_9,
      I5 => img_1_data_stream_0_empty_n,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\src_kernel_win_0_va_16_reg_1521[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044444"
    )
        port map (
      I0 => p_6,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^internal_empty_n_reg\,
      I4 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      O => \^e\(0)
    );
\src_kernel_win_0_va_2_fu_176[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_8,
      I1 => img_2_data_stream_0_full_n,
      I2 => p_7,
      O => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => img_1_data_stream_0_empty_n,
      I1 => p_9,
      I2 => tmp_s_reg_1402,
      O => \^internal_empty_n_reg\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I1 => tmp_3_reg_1424,
      I2 => row_assign_s_reg_1431(0),
      O => \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tmp_3_reg_1424,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I2 => Q(1),
      I3 => Q(0),
      I4 => row_assign_s_reg_1431(0),
      O => \tmp_3_reg_1424_reg[0]\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => row_assign_s_reg_1431(0),
      I1 => row_assign_13_2_t_reg_1441(0),
      I2 => tmp_3_reg_1424,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => Q(1),
      I5 => Q(0),
      O => \row_assign_s_reg_1431_reg[1]\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => row_assign_s_reg_1431(0),
      I1 => row_assign_13_2_t_reg_1441(0),
      I2 => tmp_3_reg_1424,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => Q(1),
      I5 => Q(0),
      O => \row_assign_s_reg_1431_reg[1]_0\
    );
\src_kernel_win_0_va_6_reg_1498[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => row_assign_s_reg_1431(0),
      I1 => row_assign_13_2_t_reg_1441(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => tmp_3_reg_1424,
      O => \row_assign_s_reg_1431_reg[1]_1\
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I1 => Q(1),
      I2 => Q(0),
      O => \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[7]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\ : out STD_LOGIC;
    \row_assign_10_2_t_reg_1421_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    tmp_s_reg_1382 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    tmp_3_reg_1404 : in STD_LOGIC;
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_24_reg_1485[7]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_84_1_1_reg_1501_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp6_reg_1521_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal \^p_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_5\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_fu_178[2]_i_5\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_fu_178[7]_i_6\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_fu_178[7]_i_7\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_fu_178[7]_i_8\ : label is "soft_lutpair470";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry__0_i_1\ : label is "lutpair20";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry__0_i_2\ : label is "lutpair19";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry__0_i_5\ : label is "lutpair20";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_1\ : label is "lutpair18";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_2\ : label is "lutpair17";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_3\ : label is "lutpair16";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_4\ : label is "lutpair19";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_5\ : label is "lutpair18";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_6\ : label is "lutpair17";
  attribute HLUTNM of \tmp6_fu_1137_p2__0_carry_i_7\ : label is "lutpair16";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
  p_4(1 downto 0) <= \^p_4\(1 downto 0);
  p_5(2 downto 0) <= \^p_5\(2 downto 0);
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_RnM_P_UNCONNECTED(47 downto 11),
      P(10) => p_n_97,
      P(9) => p_n_98,
      P(8) => p_n_99,
      P(7) => p_n_100,
      P(6) => p_n_101,
      P(5) => p_n_102,
      P(4) => p_n_103,
      P(3) => p_n_104,
      P(2) => p_n_105,
      P(1) => p_n_106,
      P(0) => P(0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p_Val2_84_1_1_fu_1068_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(3),
      I1 => p_n_99,
      O => p_2(3)
    );
\p_Val2_84_1_1_fu_1068_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(2),
      I1 => p_n_100,
      O => p_2(2)
    );
\p_Val2_84_1_1_fu_1068_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(1),
      I1 => p_n_101,
      O => p_2(1)
    );
\p_Val2_84_1_1_fu_1068_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(0),
      I1 => p_n_102,
      O => p_2(0)
    );
\p_Val2_84_1_1_fu_1068_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DI(1),
      I1 => p_n_97,
      O => S(1)
    );
\p_Val2_84_1_1_fu_1068_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DI(0),
      I1 => p_n_98,
      O => S(0)
    );
p_Val2_84_1_1_fu_1068_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(3),
      I1 => p_n_103,
      O => p_1(3)
    );
p_Val2_84_1_1_fu_1068_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => p_n_104,
      O => p_1(2)
    );
p_Val2_84_1_1_fu_1068_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => p_n_105,
      O => p_1(1)
    );
p_Val2_84_1_1_fu_1068_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => p_n_106,
      O => p_1(0)
    );
\p_Val2_84_1_1_reg_1501[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => p_n_106,
      O => p_0(0)
    );
\p_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => img_2a_data_stream_0_empty_n,
      I2 => p_7,
      I3 => tmp_s_reg_1382,
      I4 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I5 => \^ap_enable_reg_pp0_iter5_reg\,
      O => \^e\(0)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(0),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[0]\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(1),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[1]\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(2),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[2]\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(3),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[3]\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(4),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[4]\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(5),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[5]\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(6),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[6]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => row_assign_10_2_t_reg_1421(0),
      I1 => tmp_3_reg_1404,
      O => \row_assign_10_2_t_reg_1421_reg[1]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(7),
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => Q(1),
      I4 => Q(0),
      O => \right_border_buf_0_17_fu_202_reg[7]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => p_8,
      I1 => img_3_data_stream_0_full_n,
      I2 => p_9,
      I3 => p_10,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => tmp_3_reg_1404,
      I4 => row_assign_10_2_t_reg_1421(0),
      O => \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => tmp_3_reg_1404,
      I4 => row_assign_10_2_t_reg_1421(0),
      O => \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I1 => Q(1),
      I2 => Q(0),
      O => \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\
    );
\tmp6_fu_1137_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(0),
      I1 => \tmp6_reg_1521_reg[7]\(4),
      I2 => p_n_102,
      O => \^p_4\(1)
    );
\tmp6_fu_1137_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => O(3),
      I1 => \tmp6_reg_1521_reg[7]\(3),
      I2 => p_n_103,
      O => \^p_4\(0)
    );
\tmp6_fu_1137_p2__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_n_101,
      I1 => \tmp6_reg_1521_reg[7]\(5),
      I2 => \p_Val2_84_1_1_reg_1501_reg[8]\(1),
      I3 => \tmp6_reg_1521_reg[7]\(6),
      I4 => \p_Val2_84_1_1_reg_1501_reg[8]\(2),
      I5 => p_n_100,
      O => p_3(2)
    );
\tmp6_fu_1137_p2__0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p_4\(1),
      I1 => \tmp6_reg_1521_reg[7]\(5),
      I2 => \p_Val2_84_1_1_reg_1501_reg[8]\(1),
      I3 => p_n_101,
      O => p_3(1)
    );
\tmp6_fu_1137_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_84_1_1_reg_1501_reg[8]\(0),
      I1 => \tmp6_reg_1521_reg[7]\(4),
      I2 => p_n_102,
      I3 => \^p_4\(0),
      O => p_3(0)
    );
\tmp6_fu_1137_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => O(2),
      I1 => \tmp6_reg_1521_reg[7]\(2),
      I2 => p_n_104,
      O => \^p_5\(2)
    );
\tmp6_fu_1137_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => O(1),
      I1 => \tmp6_reg_1521_reg[7]\(1),
      I2 => p_n_105,
      O => \^p_5\(1)
    );
\tmp6_fu_1137_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => O(0),
      I1 => \tmp6_reg_1521_reg[7]\(0),
      I2 => p_n_106,
      O => \^p_5\(0)
    );
\tmp6_fu_1137_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => O(3),
      I1 => \tmp6_reg_1521_reg[7]\(3),
      I2 => p_n_103,
      I3 => \^p_5\(2),
      O => p_6(3)
    );
\tmp6_fu_1137_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => O(2),
      I1 => \tmp6_reg_1521_reg[7]\(2),
      I2 => p_n_104,
      I3 => \^p_5\(1),
      O => p_6(2)
    );
\tmp6_fu_1137_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => O(1),
      I1 => \tmp6_reg_1521_reg[7]\(1),
      I2 => p_n_105,
      I3 => \^p_5\(0),
      O => p_6(1)
    );
\tmp6_fu_1137_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => O(0),
      I1 => \tmp6_reg_1521_reg[7]\(0),
      I2 => p_n_106,
      O => p_6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8_38 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[7]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ : out STD_LOGIC;
    \row_assign_10_2_t_reg_1421_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp4_reg_1516_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp4_reg_1516_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1526_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp4_reg_1516_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp4_reg_1516_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1526_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp8_reg_1526_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    tmp_s_reg_1382 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_reg_1456 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_fu_178[7]_i_4__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    \p_Val2_4_fu_1179_p2__1_carry__1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_Val2_2_fu_1197_p2__0_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_2_fu_1197_p2__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8_38 : entity is "image_filter_mac_qcK_DSP48_8";
end filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8_38;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8_38 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal \^ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_Val2_84_1_1_reg_1501 : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tmp6_reg_1521 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp8_reg_1526_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^tmp8_reg_1526_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_1__0\ : label is "lutpair26";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_2__0\ : label is "lutpair25";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_3__0\ : label is "lutpair24";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_6__0\ : label is "lutpair26";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_7__0\ : label is "lutpair25";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_1__0\ : label is "lutpair23";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_2__0\ : label is "lutpair22";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_3__0\ : label is "lutpair21";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_4__0\ : label is "lutpair24";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_5__0\ : label is "lutpair23";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_6__0\ : label is "lutpair22";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_7__0\ : label is "lutpair21";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_fu_178[3]_i_4__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_3__0\ : label is "soft_lutpair445";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
  \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0) <= \^ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0);
  \tmp8_reg_1526_reg[2]\(2 downto 0) <= \^tmp8_reg_1526_reg[2]\(2 downto 0);
  \tmp8_reg_1526_reg[5]\(2 downto 0) <= \^tmp8_reg_1526_reg[5]\(2 downto 0);
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_P_UNCONNECTED(47 downto 11),
      P(10) => p_Val2_84_1_1_reg_1501(11),
      P(9 downto 8) => p_Val2_84_1_1_reg_1501(9 downto 8),
      P(7 downto 0) => tmp6_reg_1521(7 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(5),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(5),
      I2 => tmp6_reg_1521(5),
      O => \^tmp8_reg_1526_reg[5]\(2)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(4),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(4),
      I2 => tmp6_reg_1521(4),
      O => \^tmp8_reg_1526_reg[5]\(1)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(3),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(3),
      I2 => tmp6_reg_1521(3),
      O => \^tmp8_reg_1526_reg[5]\(0)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp6_reg_1521(6),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(6),
      I2 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(6),
      I3 => \p_Val2_2_fu_1197_p2__0_carry__0\(7),
      I4 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(7),
      I5 => tmp6_reg_1521(7),
      O => p_0(3)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^tmp8_reg_1526_reg[5]\(2),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(6),
      I2 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(6),
      I3 => tmp6_reg_1521(6),
      O => p_0(2)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(5),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(5),
      I2 => tmp6_reg_1521(5),
      I3 => \^tmp8_reg_1526_reg[5]\(1),
      O => p_0(1)
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(4),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(4),
      I2 => tmp6_reg_1521(4),
      I3 => \^tmp8_reg_1526_reg[5]\(0),
      O => p_0(0)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(2),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(2),
      I2 => tmp6_reg_1521(2),
      O => \^tmp8_reg_1526_reg[2]\(2)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(1),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(1),
      I2 => tmp6_reg_1521(1),
      O => \^tmp8_reg_1526_reg[2]\(1)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(0),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(0),
      I2 => tmp6_reg_1521(0),
      O => \^tmp8_reg_1526_reg[2]\(0)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(3),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(3),
      I2 => tmp6_reg_1521(3),
      I3 => \^tmp8_reg_1526_reg[2]\(2),
      O => \tmp8_reg_1526_reg[3]\(3)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(2),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(2),
      I2 => tmp6_reg_1521(2),
      I3 => \^tmp8_reg_1526_reg[2]\(1),
      O => \tmp8_reg_1526_reg[3]\(2)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(1),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(1),
      I2 => tmp6_reg_1521(1),
      I3 => \^tmp8_reg_1526_reg[2]\(0),
      O => \tmp8_reg_1526_reg[3]\(1)
    );
\p_Val2_2_fu_1197_p2__0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_0\(0),
      I1 => \p_Val2_2_fu_1197_p2__0_carry__0\(0),
      I2 => tmp6_reg_1521(0),
      O => \tmp8_reg_1526_reg[3]\(0)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(6),
      I1 => tmp6_reg_1521(6),
      O => \tmp4_reg_1516_reg[6]_0\(3)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(5),
      I1 => tmp6_reg_1521(5),
      O => \tmp4_reg_1516_reg[6]_0\(2)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(4),
      I1 => tmp6_reg_1521(4),
      O => \tmp4_reg_1516_reg[6]_0\(1)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(3),
      I1 => tmp6_reg_1521(3),
      O => \tmp4_reg_1516_reg[6]_0\(0)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(6),
      I1 => tmp6_reg_1521(6),
      I2 => tmp6_reg_1521(7),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(7),
      O => \tmp4_reg_1516_reg[6]\(3)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(5),
      I1 => tmp6_reg_1521(5),
      I2 => tmp6_reg_1521(6),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(6),
      O => \tmp4_reg_1516_reg[6]\(2)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(4),
      I1 => tmp6_reg_1521(4),
      I2 => tmp6_reg_1521(5),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(5),
      O => \tmp4_reg_1516_reg[6]\(1)
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(3),
      I1 => tmp6_reg_1521(3),
      I2 => tmp6_reg_1521(4),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(4),
      O => \tmp4_reg_1516_reg[6]\(0)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(10),
      I1 => p_Val2_84_1_1_reg_1501(11),
      O => DI(2)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(8),
      I1 => p_Val2_84_1_1_reg_1501(8),
      O => DI(1)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(7),
      I1 => tmp6_reg_1521(7),
      O => DI(0)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(10),
      I1 => p_Val2_84_1_1_reg_1501(11),
      O => S(3)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(11),
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1\(10),
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1\(9),
      I3 => p_Val2_84_1_1_reg_1501(9),
      O => S(2)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(8),
      I1 => p_Val2_84_1_1_reg_1501(8),
      I2 => p_Val2_84_1_1_reg_1501(9),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(9),
      O => S(1)
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(7),
      I1 => tmp6_reg_1521(7),
      I2 => p_Val2_84_1_1_reg_1501(8),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(8),
      O => S(0)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(2),
      I1 => tmp6_reg_1521(2),
      O => \tmp4_reg_1516_reg[2]_0\(2)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(1),
      I1 => tmp6_reg_1521(1),
      O => \tmp4_reg_1516_reg[2]_0\(1)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(0),
      I1 => tmp6_reg_1521(0),
      O => \tmp4_reg_1516_reg[2]_0\(0)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(2),
      I1 => tmp6_reg_1521(2),
      I2 => tmp6_reg_1521(3),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(3),
      O => \tmp4_reg_1516_reg[2]\(3)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(1),
      I1 => tmp6_reg_1521(1),
      I2 => tmp6_reg_1521(2),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(2),
      O => \tmp4_reg_1516_reg[2]\(2)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(0),
      I1 => tmp6_reg_1521(0),
      I2 => tmp6_reg_1521(1),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1\(1),
      O => \tmp4_reg_1516_reg[2]\(1)
    );
\p_Val2_4_fu_1179_p2__1_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1\(0),
      I1 => tmp6_reg_1521(0),
      O => \tmp4_reg_1516_reg[2]\(0)
    );
\p_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => img_2b_data_stream_0_empty_n,
      I2 => p_1,
      I3 => tmp_s_reg_1382,
      I4 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I5 => \^ap_enable_reg_pp0_iter5_reg\,
      O => \^e\(0)
    );
\p_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      I1 => p_3,
      I2 => img_4_data_stream_0_full_n,
      I3 => p_2,
      I4 => p_5,
      O => \^ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0)
    );
\src_kernel_win_0_va_21_fu_178[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(0),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[0]\
    );
\src_kernel_win_0_va_21_fu_178[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(1),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[1]\
    );
\src_kernel_win_0_va_21_fu_178[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(2),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[2]\
    );
\src_kernel_win_0_va_21_fu_178[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(3),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[3]\
    );
\src_kernel_win_0_va_21_fu_178[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(4),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[4]\
    );
\src_kernel_win_0_va_21_fu_178[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(5),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[5]\
    );
\src_kernel_win_0_va_21_fu_178[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(6),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[6]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => p_2,
      I1 => img_4_data_stream_0_full_n,
      I2 => p_3,
      I3 => p_4,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => row_assign_10_2_t_reg_1421(0),
      I1 => tmp_3_reg_1404,
      O => \row_assign_10_2_t_reg_1421_reg[1]\
    );
\src_kernel_win_0_va_21_fu_178[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => Q(7),
      I1 => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I4 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \right_border_buf_0_17_fu_202_reg[7]\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I1 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1),
      I2 => \src_kernel_win_0_va_23_reg_1478_reg[6]\(0),
      O => \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mul_bkb_DSP48_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mul_bkb_DSP48_0;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mul_bkb_DSP48_0 is
  signal in00_n_78 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_0_in : signal is "true";
  signal NLW_in00_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_in00_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_in00_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in00_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_in00_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of in00 : label is "{SYNTH-13 {cell *THIS*}}";
begin
i_2_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(21)
    );
i_2_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(20)
    );
i_2_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(11)
    );
i_2_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(10)
    );
i_2_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(9)
    );
i_2_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(8)
    );
i_2_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(7)
    );
i_2_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(6)
    );
i_2_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(5)
    );
i_2_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(4)
    );
i_2_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(3)
    );
i_2_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(2)
    );
i_2_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(19)
    );
i_2_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(1)
    );
i_2_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(0)
    );
i_2_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(18)
    );
i_2_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(17)
    );
i_2_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(16)
    );
i_2_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(15)
    );
i_2_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(14)
    );
i_2_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(13)
    );
i_2_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(12)
    );
in00: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 22) => B"00000000",
      A(21 downto 0) => p_0_in(21 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_in00_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_in00_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_in00_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_in00_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_in00_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_in00_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_in00_P_UNCONNECTED(47 downto 30),
      P(29) => in00_n_78,
      P(28 downto 0) => \out\(28 downto 0),
      PATTERNBDETECT => NLW_in00_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_in00_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_in00_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_in00_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mul_ibs_DSP48_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mul_ibs_DSP48_3;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mul_ibs_DSP48_3 is
  signal in00_n_86 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_0_in : signal is "true";
  signal NLW_in00_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_in00_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_in00_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in00_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_in00_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of in00 : label is "{SYNTH-13 {cell *THIS*}}";
begin
i_2_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(13)
    );
i_2_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(12)
    );
i_2_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(3)
    );
i_2_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(2)
    );
i_2_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(1)
    );
i_2_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(0)
    );
i_2_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(11)
    );
i_2_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(10)
    );
i_2_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(9)
    );
i_2_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(8)
    );
i_2_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(7)
    );
i_2_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(6)
    );
i_2_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(5)
    );
i_2_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(4)
    );
in00: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 14) => B"0000000000000000",
      A(13 downto 0) => p_0_in(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_in00_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_in00_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_in00_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_in00_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_in00_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_in00_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_in00_P_UNCONNECTED(47 downto 22),
      P(21) => in00_n_86,
      P(20 downto 0) => \out\(20 downto 0),
      PATTERNBDETECT => NLW_in00_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_in00_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_in00_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_in00_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_AddWeigyd2 is
  port (
    start_for_AddWeighted_U0_full_n : out STD_LOGIC;
    AddWeighted_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AddWeighted_U0_ap_ready : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_AddWeigyd2;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_AddWeigyd2 is
  signal \^addweighted_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__11_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_addweighted_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__11\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__11\ : label is "soft_lutpair508";
begin
  AddWeighted_U0_ap_start <= \^addweighted_u0_ap_start\;
  start_for_AddWeighted_U0_full_n <= \^start_for_addweighted_u0_full_n\;
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^addweighted_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__11_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__21_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_2\,
      Q => \^addweighted_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__11_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_addweighted_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__21_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_2\,
      Q => \^start_for_addweighted_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \^addweighted_u0_ap_start\,
      I1 => AddWeighted_U0_ap_ready,
      I2 => \^start_for_addweighted_u0_full_n\,
      I3 => start_once_reg,
      I4 => Sobel_U0_ap_start,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__11_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => AddWeighted_U0_ap_ready,
      I1 => \^addweighted_u0_ap_start\,
      I2 => Sobel_U0_ap_start,
      I3 => start_once_reg,
      I4 => \^start_for_addweighted_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => \^addweighted_u0_ap_start\,
      I1 => AddWeighted_U0_ap_ready,
      I2 => \^start_for_addweighted_u0_full_n\,
      I3 => start_once_reg,
      I4 => Sobel_U0_ap_start,
      O => \mOutPtr[1]_i_3__11_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_CvtColoudo is
  port (
    start_for_CvtColor_1_U0_full_n : out STD_LOGIC;
    CvtColor_1_U0_ap_start : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CvtColor_1_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_CvtColoudo;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_CvtColoudo is
  signal \^cvtcolor_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_cvtcolor_1_u0_full_n\ : STD_LOGIC;
begin
  CvtColor_1_U0_ap_start <= \^cvtcolor_1_u0_ap_start\;
  start_for_CvtColor_1_U0_full_n <= \^start_for_cvtcolor_1_u0_full_n\;
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_start,
      I1 => \^start_for_cvtcolor_1_u0_full_n\,
      I2 => start_once_reg,
      O => ap_start_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^cvtcolor_1_u0_ap_start\,
      I1 => \internal_full_n_i_2__5_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__16_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_2\,
      Q => \^cvtcolor_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_cvtcolor_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__16_n_2\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^cvtcolor_1_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_cvtcolor_1_u0_full_n\,
      I4 => ap_start,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__5_n_2\
    );
\internal_full_n_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => CO(0),
      I1 => Q(0),
      I2 => \^cvtcolor_1_u0_ap_start\,
      I3 => start_once_reg,
      I4 => ap_start,
      I5 => \^start_for_cvtcolor_1_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_2\,
      Q => \^start_for_cvtcolor_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^cvtcolor_1_u0_ap_start\,
      I1 => CvtColor_1_U0_ap_ready,
      I2 => \^start_for_cvtcolor_1_u0_full_n\,
      I3 => ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^cvtcolor_1_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_CvtColozec is
  port (
    start_for_CvtColor_U0_full_n : out STD_LOGIC;
    CvtColor_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CvtColor_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    AddWeighted_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_CvtColozec;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_CvtColozec is
  signal \^cvtcolor_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__12_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__12\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__12\ : label is "soft_lutpair509";
begin
  CvtColor_U0_ap_start <= \^cvtcolor_u0_ap_start\;
  start_for_CvtColor_U0_full_n <= \^start_for_cvtcolor_u0_full_n\;
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__12_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__22_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_2\,
      Q => \^cvtcolor_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__12_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_cvtcolor_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__22_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_2\,
      Q => \^start_for_cvtcolor_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => CvtColor_U0_ap_ready,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => AddWeighted_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__12_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => CvtColor_U0_ap_ready,
      I1 => \^cvtcolor_u0_ap_start\,
      I2 => start_once_reg,
      I3 => AddWeighted_U0_ap_start,
      I4 => \^start_for_cvtcolor_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => CvtColor_U0_ap_ready,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => AddWeighted_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__12_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_DuplicawdI is
  port (
    start_for_Duplicate_U0_full_n : out STD_LOGIC;
    Duplicate_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_DuplicawdI;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_DuplicawdI is
  signal \^duplicate_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__15_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__6_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_duplicate_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__15\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__6\ : label is "soft_lutpair510";
begin
  Duplicate_U0_ap_start <= \^duplicate_u0_ap_start\;
  start_for_Duplicate_U0_full_n <= \^start_for_duplicate_u0_full_n\;
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__6_n_2\,
      I2 => ap_rst_n,
      I3 => \mOutPtr[1]_i_2__15_n_2\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__18_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_2\,
      Q => \^duplicate_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__6_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_duplicate_u0_full_n\,
      I4 => ap_rst_n,
      I5 => \mOutPtr[1]_i_2__15_n_2\,
      O => \internal_full_n_i_1__18_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_2\,
      Q => \^start_for_duplicate_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2DDDDD22D22222"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_duplicate_u0_full_n\,
      I3 => start_once_reg,
      I4 => GaussianBlur_U0_ap_start,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr[1]_i_2__15_n_2\,
      I2 => \mOutPtr[1]_i_3__6_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => GaussianBlur_U0_ap_start,
      I2 => start_once_reg,
      I3 => \^start_for_duplicate_u0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_2__15_n_2\
    );
\mOutPtr[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_duplicate_u0_full_n\,
      I3 => start_once_reg,
      I4 => GaussianBlur_U0_ap_start,
      O => \mOutPtr[1]_i_3__6_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_Gaussiavdy is
  port (
    start_for_GaussianBlur_U0_full_n : out STD_LOGIC;
    GaussianBlur_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_Gaussiavdy;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_Gaussiavdy is
  signal \^gaussianblur_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__14_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__4_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_gaussianblur_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__14\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__4\ : label is "soft_lutpair511";
begin
  GaussianBlur_U0_ap_start <= \^gaussianblur_u0_ap_start\;
  start_for_GaussianBlur_U0_full_n <= \^start_for_gaussianblur_u0_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^start_for_gaussianblur_u0_full_n\,
      I1 => start_once_reg,
      I2 => CvtColor_1_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^gaussianblur_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__4_n_2\,
      I2 => ap_rst_n,
      I3 => \mOutPtr[1]_i_2__14_n_2\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__17_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_2\,
      Q => \^gaussianblur_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__4_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_gaussianblur_u0_full_n\,
      I4 => ap_rst_n,
      I5 => \mOutPtr[1]_i_2__14_n_2\,
      O => \internal_full_n_i_1__17_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_2\,
      Q => \^start_for_gaussianblur_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^gaussianblur_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_gaussianblur_u0_full_n\,
      I3 => CvtColor_1_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr[1]_i_2__14_n_2\,
      I2 => \mOutPtr[1]_i_3__4_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008AAA"
    )
        port map (
      I0 => \^gaussianblur_u0_ap_start\,
      I1 => start_once_reg,
      I2 => CvtColor_1_U0_ap_start,
      I3 => \^start_for_gaussianblur_u0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_2__14_n_2\
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^gaussianblur_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_gaussianblur_u0_full_n\,
      I3 => CvtColor_1_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__4_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_Mat2AXIAem is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CvtColor_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_Mat2AXIAem;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_Mat2AXIAem is
  signal \^mat2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__13_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__13\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__13\ : label is "soft_lutpair512";
begin
  Mat2AXIvideo_U0_ap_start <= \^mat2axivideo_u0_ap_start\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
ap_idle_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_once_reg,
      I2 => CvtColor_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__13_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__23_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_2\,
      Q => \^mat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__13_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_mat2axivideo_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__23_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_2\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => CvtColor_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__13_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => \^mat2axivideo_u0_ap_start\,
      I2 => start_once_reg,
      I3 => CvtColor_U0_ap_start,
      I4 => \^start_for_mat2axivideo_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => CvtColor_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__13_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_Sobel_1xdS is
  port (
    start_for_Sobel_1_U0_full_n : out STD_LOGIC;
    Sobel_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_Sobel_1xdS;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_Sobel_1xdS is
  signal \^sobel_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__7_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair513";
begin
  Sobel_1_U0_ap_start <= \^sobel_1_u0_ap_start\;
  start_for_Sobel_1_U0_full_n <= \^start_for_sobel_1_u0_full_n\;
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^sobel_1_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__7_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__19_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_2\,
      Q => \^sobel_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__7_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_sobel_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__19_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_2\,
      Q => \^start_for_sobel_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__3_n_2\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40404040404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_sobel_1_u0_full_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg[0]_1\(0),
      I5 => \^sobel_1_u0_ap_start\,
      O => \mOutPtr[0]_i_2__3_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__7_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^sobel_1_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_1\(0),
      I2 => Q(0),
      I3 => \^start_for_sobel_1_u0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => start_once_reg,
      O => \mOutPtr[1]_i_3__7_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_start_for_Sobel_U0 is
  port (
    start_for_Sobel_U0_full_n : out STD_LOGIC;
    Sobel_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_Sobel_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end filtro_image_filter_0_0_start_for_Sobel_U0;

architecture STRUCTURE of filtro_image_filter_0_0_start_for_Sobel_U0 is
  signal \^sobel_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_2\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__16_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__8_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_u0_full_n\ : STD_LOGIC;
begin
  Sobel_U0_ap_start <= \^sobel_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_Sobel_U0_full_n <= \^start_for_sobel_u0_full_n\;
ap_idle_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \^start_for_sobel_u0_full_n\,
      I1 => start_for_Sobel_1_U0_full_n,
      I2 => start_once_reg,
      I3 => Duplicate_U0_ap_start,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^sobel_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__8_n_2\,
      I2 => ap_rst_n,
      I3 => \mOutPtr[1]_i_2__16_n_2\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__20_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_2\,
      Q => \^sobel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__8_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_sobel_u0_full_n\,
      I4 => ap_rst_n,
      I5 => \mOutPtr[1]_i_2__16_n_2\,
      O => \internal_full_n_i_1__20_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_2\,
      Q => \^start_for_sobel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^sobel_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => \^internal_full_n_reg_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr[1]_i_2__16_n_2\,
      I2 => \mOutPtr[1]_i_3__8_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AAAAAAA"
    )
        port map (
      I0 => \^sobel_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_Sobel_1_U0_full_n,
      I3 => Duplicate_U0_ap_start,
      I4 => \^start_for_sobel_u0_full_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr[1]_i_2__16_n_2\
    );
\mOutPtr[1]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0000000"
    )
        port map (
      I0 => \^sobel_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => Duplicate_U0_ap_start,
      I4 => start_for_Sobel_1_U0_full_n,
      I5 => start_once_reg,
      O => \mOutPtr[1]_i_3__8_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_15_fu_194_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_14_fu_190_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_15_fu_194_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_15_fu_194_reg[6]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    tmp_3_reg_1404 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_3\ : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    p_14 : in STD_LOGIC;
    p_15 : in STD_LOGIC;
    p_16 : in STD_LOGIC;
    p_17 : in STD_LOGIC;
    p_18 : in STD_LOGIC;
    p_19 : in STD_LOGIC;
    p_20 : in STD_LOGIC
  );
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_29
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => p,
      p_0(7 downto 0) => p_0(7 downto 0),
      p_1 => p_1,
      p_10 => p_10,
      p_11 => p_11,
      p_12 => p_12,
      p_13 => p_13,
      p_14 => p_14,
      p_15 => p_15,
      p_16 => p_16,
      p_17 => p_17,
      p_18 => p_18,
      p_19 => p_19,
      p_2(7 downto 0) => p_2(7 downto 0),
      p_20 => p_20,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0) => \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0),
      \right_border_buf_0_15_fu_194_reg[0]\ => \right_border_buf_0_15_fu_194_reg[0]\,
      \right_border_buf_0_15_fu_194_reg[1]\ => \right_border_buf_0_15_fu_194_reg[1]\,
      \right_border_buf_0_15_fu_194_reg[2]\ => \right_border_buf_0_15_fu_194_reg[2]\,
      \right_border_buf_0_15_fu_194_reg[3]\ => \right_border_buf_0_15_fu_194_reg[3]\,
      \right_border_buf_0_15_fu_194_reg[4]\ => \right_border_buf_0_15_fu_194_reg[4]\,
      \right_border_buf_0_15_fu_194_reg[5]\ => \right_border_buf_0_15_fu_194_reg[5]\,
      \right_border_buf_0_15_fu_194_reg[6]\ => \right_border_buf_0_15_fu_194_reg[6]\,
      \right_border_buf_0_15_fu_194_reg[7]\ => \right_border_buf_0_15_fu_194_reg[7]\,
      \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0) => \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0),
      row_assign_s_reg_1411(1 downto 0) => row_assign_s_reg_1411(1 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[0]\ => \src_kernel_win_0_va_24_reg_1485_reg[0]\,
      \src_kernel_win_0_va_24_reg_1485_reg[0]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[0]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[1]\ => \src_kernel_win_0_va_24_reg_1485_reg[1]\,
      \src_kernel_win_0_va_24_reg_1485_reg[1]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[1]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[2]\ => \src_kernel_win_0_va_24_reg_1485_reg[2]\,
      \src_kernel_win_0_va_24_reg_1485_reg[2]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[2]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[3]\ => \src_kernel_win_0_va_24_reg_1485_reg[3]\,
      \src_kernel_win_0_va_24_reg_1485_reg[3]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[3]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[4]\ => \src_kernel_win_0_va_24_reg_1485_reg[4]\,
      \src_kernel_win_0_va_24_reg_1485_reg[4]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[4]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[5]\ => \src_kernel_win_0_va_24_reg_1485_reg[5]\,
      \src_kernel_win_0_va_24_reg_1485_reg[5]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[5]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[6]\ => \src_kernel_win_0_va_24_reg_1485_reg[6]\,
      \src_kernel_win_0_va_24_reg_1485_reg[6]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[6]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]\ => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(7 downto 0) => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_3\ => \src_kernel_win_0_va_24_reg_1485_reg[7]_3\,
      tmp_3_reg_1404 => tmp_3_reg_1404
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_26 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_186_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]\ : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_3\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[7]_4\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_26 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_26;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_26 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_28
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ => \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\,
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ => \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\,
      \icmp_reg_1391_reg[0]\ => \icmp_reg_1391_reg[0]\,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      \right_border_buf_0_16_fu_198_reg[7]\(7 downto 0) => \right_border_buf_0_16_fu_198_reg[7]\(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0) => \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_1\(1 downto 0) => \right_border_buf_0_16_fu_198_reg[7]_1\(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[0]\ => \right_border_buf_0_s_fu_186_reg[0]\,
      \right_border_buf_0_s_fu_186_reg[1]\ => \right_border_buf_0_s_fu_186_reg[1]\,
      \right_border_buf_0_s_fu_186_reg[2]\ => \right_border_buf_0_s_fu_186_reg[2]\,
      \right_border_buf_0_s_fu_186_reg[3]\ => \right_border_buf_0_s_fu_186_reg[3]\,
      \right_border_buf_0_s_fu_186_reg[4]\ => \right_border_buf_0_s_fu_186_reg[4]\,
      \right_border_buf_0_s_fu_186_reg[5]\ => \right_border_buf_0_s_fu_186_reg[5]\,
      \right_border_buf_0_s_fu_186_reg[6]\ => \right_border_buf_0_s_fu_186_reg[6]\,
      \right_border_buf_0_s_fu_186_reg[7]\ => \right_border_buf_0_s_fu_186_reg[7]\,
      \src_kernel_win_0_va_23_reg_1478_reg[0]\ => \src_kernel_win_0_va_23_reg_1478_reg[0]\,
      \src_kernel_win_0_va_23_reg_1478_reg[1]\ => \src_kernel_win_0_va_23_reg_1478_reg[1]\,
      \src_kernel_win_0_va_23_reg_1478_reg[2]\ => \src_kernel_win_0_va_23_reg_1478_reg[2]\,
      \src_kernel_win_0_va_23_reg_1478_reg[3]\ => \src_kernel_win_0_va_23_reg_1478_reg[3]\,
      \src_kernel_win_0_va_23_reg_1478_reg[4]\ => \src_kernel_win_0_va_23_reg_1478_reg[4]\,
      \src_kernel_win_0_va_23_reg_1478_reg[5]\ => \src_kernel_win_0_va_23_reg_1478_reg[5]\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]\ => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0) => \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_1\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_3\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_3\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_4\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_4\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]\ => \src_kernel_win_0_va_24_reg_1485_reg[7]\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ => \src_kernel_win_0_va_24_reg_1485_reg[7]_1\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ => \src_kernel_win_0_va_24_reg_1485_reg[7]_2\,
      \t_V_2_reg_329_reg[0]\ => \t_V_2_reg_329_reg[0]\,
      \t_V_2_reg_329_reg[0]_0\ => \t_V_2_reg_329_reg[0]_0\,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_27 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_27 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_27;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_27 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p(7 downto 0) => p(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13(0) => ram_reg_12(0),
      ram_reg_14 => ram_reg_13,
      ram_reg_15 => ram_reg_14,
      ram_reg_16 => ram_reg_15,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9(7 downto 0) => ram_reg_8(7 downto 0),
      \right_border_buf_0_18_fu_206_reg[0]\(1 downto 0) => \right_border_buf_0_18_fu_206_reg[0]\(1 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]\(7 downto 0) => \right_border_buf_0_18_fu_206_reg[7]\(7 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0) => \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0),
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(0),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(0),
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_32 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_14_fu_190_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_2 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    \right_border_buf_0_s_fu_186_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_32 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_32;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_32 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_37
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p(7 downto 0) => p(7 downto 0),
      p_0 => p_0,
      p_1(7 downto 0) => p_1(7 downto 0),
      p_10 => p_10,
      p_2 => p_2,
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0) => \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0) => \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_33 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]\ : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    \t_V_2_reg_329_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_s_reg_1411 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[0]_0\ : in STD_LOGIC;
    \right_border_buf_0_16_fu_198_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_16_fu_198_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_16_fu_198_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_23_reg_1478_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_33 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_33;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_33 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_36
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ => \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\,
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ => \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\,
      \icmp_reg_1391_reg[0]\ => \icmp_reg_1391_reg[0]\,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      \right_border_buf_0_16_fu_198_reg[7]\(1 downto 0) => \right_border_buf_0_16_fu_198_reg[7]\(1 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0) => \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_1\(7 downto 0) => \right_border_buf_0_16_fu_198_reg[7]_1\(7 downto 0),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(0),
      \src_kernel_win_0_va_23_reg_1478_reg[0]\ => \src_kernel_win_0_va_23_reg_1478_reg[0]\,
      \src_kernel_win_0_va_23_reg_1478_reg[0]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[0]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[1]\ => \src_kernel_win_0_va_23_reg_1478_reg[1]\,
      \src_kernel_win_0_va_23_reg_1478_reg[1]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[1]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[2]\ => \src_kernel_win_0_va_23_reg_1478_reg[2]\,
      \src_kernel_win_0_va_23_reg_1478_reg[2]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[2]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[3]\ => \src_kernel_win_0_va_23_reg_1478_reg[3]\,
      \src_kernel_win_0_va_23_reg_1478_reg[3]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[3]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[4]\ => \src_kernel_win_0_va_23_reg_1478_reg[4]\,
      \src_kernel_win_0_va_23_reg_1478_reg[4]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[4]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[5]\ => \src_kernel_win_0_va_23_reg_1478_reg[5]\,
      \src_kernel_win_0_va_23_reg_1478_reg[5]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[5]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]\ => \src_kernel_win_0_va_23_reg_1478_reg[6]\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_1\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_2\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_3\ => \src_kernel_win_0_va_23_reg_1478_reg[6]_3\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0) => \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_0\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ => \src_kernel_win_0_va_23_reg_1478_reg[7]_1\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(7 downto 0) => \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(7 downto 0),
      \t_V_2_reg_329_reg[0]\ => \t_V_2_reg_329_reg[0]\,
      \t_V_2_reg_329_reg[0]_0\ => \t_V_2_reg_329_reg[0]_0\,
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_34 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1382 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \right_border_buf_0_18_fu_206_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_206_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_34 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_34;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_34 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_35
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      \right_border_buf_0_18_fu_206_reg[0]\ => \right_border_buf_0_18_fu_206_reg[0]\,
      \right_border_buf_0_18_fu_206_reg[0]_0\(1 downto 0) => \right_border_buf_0_18_fu_206_reg[0]_0\(1 downto 0),
      \right_border_buf_0_18_fu_206_reg[1]\ => \right_border_buf_0_18_fu_206_reg[1]\,
      \right_border_buf_0_18_fu_206_reg[2]\ => \right_border_buf_0_18_fu_206_reg[2]\,
      \right_border_buf_0_18_fu_206_reg[3]\ => \right_border_buf_0_18_fu_206_reg[3]\,
      \right_border_buf_0_18_fu_206_reg[4]\ => \right_border_buf_0_18_fu_206_reg[4]\,
      \right_border_buf_0_18_fu_206_reg[5]\ => \right_border_buf_0_18_fu_206_reg[5]\,
      \right_border_buf_0_18_fu_206_reg[6]\ => \right_border_buf_0_18_fu_206_reg[6]\,
      \right_border_buf_0_18_fu_206_reg[7]\ => \right_border_buf_0_18_fu_206_reg[7]\,
      \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0) => \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]_1\(7 downto 0) => \right_border_buf_0_18_fu_206_reg[7]_1\(7 downto 0),
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_39 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_200_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_1_fu_196_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_2_fu_200_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_2_fu_200_reg[6]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_1 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_3 : in STD_LOGIC;
    p : in STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_Val2_86_0_2_reg_1538_reg_4 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_5 : in STD_LOGIC;
    row_assign_s_reg_1431 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1424 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_192_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_86_0_2_reg_1538_reg_6 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_7 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_8 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_9 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_10 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_11 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_12 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_13 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_14 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_15 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_16 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_17 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_18 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg_19 : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_7_reg_1504_reg[0]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[0]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[1]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[1]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[2]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[2]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[3]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[3]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[4]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[4]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[5]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[5]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[6]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[6]_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_39 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_39;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_39 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_44
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => p,
      p_Val2_86_0_2_reg_1538_reg => p_Val2_86_0_2_reg_1538_reg,
      p_Val2_86_0_2_reg_1538_reg_0(7 downto 0) => p_Val2_86_0_2_reg_1538_reg_0(7 downto 0),
      p_Val2_86_0_2_reg_1538_reg_1 => p_Val2_86_0_2_reg_1538_reg_1,
      p_Val2_86_0_2_reg_1538_reg_10 => p_Val2_86_0_2_reg_1538_reg_10,
      p_Val2_86_0_2_reg_1538_reg_11 => p_Val2_86_0_2_reg_1538_reg_11,
      p_Val2_86_0_2_reg_1538_reg_12 => p_Val2_86_0_2_reg_1538_reg_12,
      p_Val2_86_0_2_reg_1538_reg_13 => p_Val2_86_0_2_reg_1538_reg_13,
      p_Val2_86_0_2_reg_1538_reg_14 => p_Val2_86_0_2_reg_1538_reg_14,
      p_Val2_86_0_2_reg_1538_reg_15 => p_Val2_86_0_2_reg_1538_reg_15,
      p_Val2_86_0_2_reg_1538_reg_16 => p_Val2_86_0_2_reg_1538_reg_16,
      p_Val2_86_0_2_reg_1538_reg_17 => p_Val2_86_0_2_reg_1538_reg_17,
      p_Val2_86_0_2_reg_1538_reg_18 => p_Val2_86_0_2_reg_1538_reg_18,
      p_Val2_86_0_2_reg_1538_reg_19 => p_Val2_86_0_2_reg_1538_reg_19,
      p_Val2_86_0_2_reg_1538_reg_2(7 downto 0) => p_Val2_86_0_2_reg_1538_reg_2(7 downto 0),
      p_Val2_86_0_2_reg_1538_reg_3 => p_Val2_86_0_2_reg_1538_reg_3,
      p_Val2_86_0_2_reg_1538_reg_4 => p_Val2_86_0_2_reg_1538_reg_4,
      p_Val2_86_0_2_reg_1538_reg_5 => p_Val2_86_0_2_reg_1538_reg_5,
      p_Val2_86_0_2_reg_1538_reg_6 => p_Val2_86_0_2_reg_1538_reg_6,
      p_Val2_86_0_2_reg_1538_reg_7 => p_Val2_86_0_2_reg_1538_reg_7,
      p_Val2_86_0_2_reg_1538_reg_8 => p_Val2_86_0_2_reg_1538_reg_8,
      p_Val2_86_0_2_reg_1538_reg_9 => p_Val2_86_0_2_reg_1538_reg_9,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      \right_border_buf_0_1_fu_196_reg[7]\(7 downto 0) => \right_border_buf_0_1_fu_196_reg[7]\(7 downto 0),
      \right_border_buf_0_2_fu_200_reg[0]\ => \right_border_buf_0_2_fu_200_reg[0]\,
      \right_border_buf_0_2_fu_200_reg[1]\ => \right_border_buf_0_2_fu_200_reg[1]\,
      \right_border_buf_0_2_fu_200_reg[2]\ => \right_border_buf_0_2_fu_200_reg[2]\,
      \right_border_buf_0_2_fu_200_reg[3]\ => \right_border_buf_0_2_fu_200_reg[3]\,
      \right_border_buf_0_2_fu_200_reg[4]\ => \right_border_buf_0_2_fu_200_reg[4]\,
      \right_border_buf_0_2_fu_200_reg[5]\ => \right_border_buf_0_2_fu_200_reg[5]\,
      \right_border_buf_0_2_fu_200_reg[6]\ => \right_border_buf_0_2_fu_200_reg[6]\,
      \right_border_buf_0_2_fu_200_reg[7]\ => \right_border_buf_0_2_fu_200_reg[7]\,
      \right_border_buf_0_s_fu_192_reg[6]\(1 downto 0) => \right_border_buf_0_s_fu_192_reg[6]\(1 downto 0),
      \right_border_buf_0_s_fu_192_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_192_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_192_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_192_reg[7]_0\(7 downto 0),
      row_assign_13_2_t_reg_1441(0) => row_assign_13_2_t_reg_1441(0),
      row_assign_s_reg_1431(0) => row_assign_s_reg_1431(0),
      \src_kernel_win_0_va_7_reg_1504_reg[0]\ => \src_kernel_win_0_va_7_reg_1504_reg[0]\,
      \src_kernel_win_0_va_7_reg_1504_reg[0]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[0]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[1]\ => \src_kernel_win_0_va_7_reg_1504_reg[1]\,
      \src_kernel_win_0_va_7_reg_1504_reg[1]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[1]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[2]\ => \src_kernel_win_0_va_7_reg_1504_reg[2]\,
      \src_kernel_win_0_va_7_reg_1504_reg[2]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[2]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[3]\ => \src_kernel_win_0_va_7_reg_1504_reg[3]\,
      \src_kernel_win_0_va_7_reg_1504_reg[3]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[3]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[4]\ => \src_kernel_win_0_va_7_reg_1504_reg[4]\,
      \src_kernel_win_0_va_7_reg_1504_reg[4]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[4]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[5]\ => \src_kernel_win_0_va_7_reg_1504_reg[5]\,
      \src_kernel_win_0_va_7_reg_1504_reg[5]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[5]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[6]\ => \src_kernel_win_0_va_7_reg_1504_reg[6]\,
      \src_kernel_win_0_va_7_reg_1504_reg[6]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[6]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]\ => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(7 downto 0) => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(7 downto 0),
      \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_3\ => \src_kernel_win_0_va_7_reg_1504_reg[7]_3\,
      tmp_3_reg_1424 => tmp_3_reg_1424
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_40 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ : out STD_LOGIC;
    \icmp_reg_1411_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_192_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_192_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1402 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC;
    p_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_6 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_7 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    p_10 : in STD_LOGIC;
    p_11 : in STD_LOGIC;
    p_12 : in STD_LOGIC;
    p_13 : in STD_LOGIC;
    \right_border_buf_0_3_fu_204_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_40 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_40;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_40 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_43
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ => \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\,
      \icmp_reg_1411_reg[0]\ => \icmp_reg_1411_reg[0]\,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => p,
      p_0(7 downto 0) => p_0(7 downto 0),
      p_1 => p_1,
      p_10 => p_10,
      p_11 => p_11,
      p_12 => p_12,
      p_13 => p_13,
      p_2(7 downto 0) => p_2(7 downto 0),
      p_3 => p_3,
      p_4 => p_4,
      p_5 => p_5,
      p_6 => p_6,
      p_7 => p_7,
      p_8 => p_8,
      p_9 => p_9,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      \right_border_buf_0_3_fu_204_reg[7]\(7 downto 0) => \right_border_buf_0_3_fu_204_reg[7]\(7 downto 0),
      \right_border_buf_0_3_fu_204_reg[7]_0\(7 downto 0) => \right_border_buf_0_3_fu_204_reg[7]_0\(7 downto 0),
      \right_border_buf_0_3_fu_204_reg[7]_1\(1 downto 0) => \right_border_buf_0_3_fu_204_reg[7]_1\(1 downto 0),
      \right_border_buf_0_s_fu_192_reg[0]\ => \right_border_buf_0_s_fu_192_reg[0]\,
      \right_border_buf_0_s_fu_192_reg[1]\ => \right_border_buf_0_s_fu_192_reg[1]\,
      \right_border_buf_0_s_fu_192_reg[2]\ => \right_border_buf_0_s_fu_192_reg[2]\,
      \right_border_buf_0_s_fu_192_reg[3]\ => \right_border_buf_0_s_fu_192_reg[3]\,
      \right_border_buf_0_s_fu_192_reg[4]\ => \right_border_buf_0_s_fu_192_reg[4]\,
      \right_border_buf_0_s_fu_192_reg[5]\ => \right_border_buf_0_s_fu_192_reg[5]\,
      \right_border_buf_0_s_fu_192_reg[6]\ => \right_border_buf_0_s_fu_192_reg[6]\,
      \right_border_buf_0_s_fu_192_reg[7]\ => \right_border_buf_0_s_fu_192_reg[7]\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]\ => \src_kernel_win_0_va_7_reg_1504_reg[7]\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(7 downto 0),
      \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ => \src_kernel_win_0_va_7_reg_1504_reg[7]_1\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ => \src_kernel_win_0_va_7_reg_1504_reg[7]_2\,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_41 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_s_reg_1402 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_14 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \right_border_buf_0_5_fu_212_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_5_fu_212_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_5_fu_212_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    p_Val2_86_0_2_reg_1538_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_reg_1424 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_41 : entity is "Filter2D_1_k_buf_eOg";
end filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_41;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_41 is
begin
Filter2D_1_k_buf_eOg_ram_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_ram_42
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p_Val2_86_0_2_reg_1538_reg(7 downto 0) => p_Val2_86_0_2_reg_1538_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13 => ram_reg_12,
      ram_reg_14(0) => ram_reg_13(0),
      ram_reg_15 => ram_reg_14,
      ram_reg_16 => ram_reg_15,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9(7 downto 0) => ram_reg_8(7 downto 0),
      \right_border_buf_0_5_fu_212_reg[0]\(1 downto 0) => \right_border_buf_0_5_fu_212_reg[0]\(1 downto 0),
      \right_border_buf_0_5_fu_212_reg[7]\(7 downto 0) => \right_border_buf_0_5_fu_212_reg[7]\(7 downto 0),
      \right_border_buf_0_5_fu_212_reg[7]_0\(7 downto 0) => \right_border_buf_0_5_fu_212_reg[7]_0\(7 downto 0),
      row_assign_13_2_t_reg_1441(1 downto 0) => row_assign_13_2_t_reg_1441(1 downto 0),
      tmp_3_reg_1424 => tmp_3_reg_1424,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A is
  port (
    img_0_data_stream_0_full_n : out STD_LOGIC;
    img_0_data_stream_0_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    CvtColor_1_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    tmp_88_reg_3790 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_fifo_w8_d1_A;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A is
  signal \^img_0_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_0_empty_n <= \^img_0_data_stream_0_empty_n\;
  img_0_data_stream_0_full_n <= \^img_0_data_stream_0_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_25
     port map (
      B(7 downto 0) => B(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^img_0_data_stream_0_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      p => \mOutPtr_reg_n_2_[0]\,
      p_0 => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_0_data_stream_0_empty_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__1_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_2\,
      Q => \^img_0_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_2\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^img_0_data_stream_0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_0_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_2\,
      Q => \^img_0_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => \^img_0_data_stream_0_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_0_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__1_n_2\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^img_0_data_stream_0_full_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \^img_0_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_1 is
  port (
    img_0_data_stream_1_full_n : out STD_LOGIC;
    img_0_data_stream_1_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    CvtColor_1_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    tmp_88_reg_3790 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_1 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_1;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_1 is
  signal \^img_0_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_1_empty_n <= \^img_0_data_stream_1_empty_n\;
  img_0_data_stream_1_full_n <= \^img_0_data_stream_1_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_24
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^img_0_data_stream_1_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      p => \mOutPtr_reg_n_2_[0]\,
      p_0 => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_0_data_stream_1_empty_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__2_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_2\,
      Q => \^img_0_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_data_stream_1_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_2\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^img_0_data_stream_1_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_1_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__3_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_2\,
      Q => \^img_0_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => \^img_0_data_stream_1_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_1_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__2_n_2\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^img_0_data_stream_1_full_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \^img_0_data_stream_1_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__2_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_10 is
  port (
    img_5_data_stream_0_full_n : out STD_LOGIC;
    img_5_data_stream_0_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    CvtColor_U0_p_dst_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_10 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_10;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_10 is
  signal \^img_5_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_5_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair504";
begin
  img_5_data_stream_0_empty_n <= \^img_5_data_stream_0_empty_n\;
  img_5_data_stream_0_full_n <= \^img_5_data_stream_0_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_16
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^img_5_data_stream_0_empty_n\,
      I3 => CvtColor_U0_p_dst_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__12_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_2\,
      Q => \^img_5_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_5_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_2\,
      Q => \^img_5_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^img_5_data_stream_0_empty_n\,
      I1 => CvtColor_U0_p_dst_data_stream_2_V_write,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__12_n_2\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => CvtColor_U0_p_dst_data_stream_2_V_write,
      I3 => \^img_5_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__12_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_11 is
  port (
    img_6_data_stream_0_full_n : out STD_LOGIC;
    img_6_data_stream_0_empty_n : out STD_LOGIC;
    ap_block_pp0_stage0_110011 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    img_6_data_stream_1_full_n : in STD_LOGIC;
    img_6_data_stream_2_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    img_5_data_stream_0_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_11 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_11;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_11 is
  signal \^img_6_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_6_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_2\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair505";
begin
  img_6_data_stream_0_empty_n <= \^img_6_data_stream_0_empty_n\;
  img_6_data_stream_0_full_n <= \^img_6_data_stream_0_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_15
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F00FF"
    )
        port map (
      I0 => \^img_6_data_stream_0_full_n\,
      I1 => img_6_data_stream_1_full_n,
      I2 => img_6_data_stream_2_full_n,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => img_5_data_stream_0_empty_n,
      O => ap_block_pp0_stage0_110011
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_6_data_stream_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__13_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_2\,
      Q => \^img_6_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_6_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_2\
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^img_6_data_stream_0_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      O => mOutPtr0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_2\,
      Q => \^img_6_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^img_6_data_stream_0_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__13_n_2\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^img_6_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__13_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_12 is
  port (
    img_6_data_stream_1_full_n : out STD_LOGIC;
    img_6_data_stream_1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_12 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_12;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_12 is
  signal \^img_6_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^img_6_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_2\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair506";
begin
  img_6_data_stream_1_empty_n <= \^img_6_data_stream_1_empty_n\;
  img_6_data_stream_1_full_n <= \^img_6_data_stream_1_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_14
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ => \mOutPtr_reg_n_2_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\ => \mOutPtr_reg_n_2_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_6_data_stream_1_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__14_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_2\,
      Q => \^img_6_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_6_data_stream_1_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__14_n_2\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^img_6_data_stream_1_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      O => mOutPtr0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_2\,
      Q => \^img_6_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^img_6_data_stream_1_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__14_n_2\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^img_6_data_stream_1_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__14_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_13 is
  port (
    img_6_data_stream_2_full_n : out STD_LOGIC;
    img_6_data_stream_2_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_13 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_13;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_13 is
  signal \^img_6_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_6_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_2\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__15\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair507";
begin
  img_6_data_stream_2_empty_n <= \^img_6_data_stream_2_empty_n\;
  img_6_data_stream_2_full_n <= \^img_6_data_stream_2_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ => \mOutPtr_reg_n_2_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\ => \mOutPtr_reg_n_2_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_6_data_stream_2_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__15_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_2\,
      Q => \^img_6_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_6_data_stream_2_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__15_n_2\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^img_6_data_stream_2_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      O => mOutPtr0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_2\,
      Q => \^img_6_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^img_6_data_stream_2_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__15_n_2\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^img_6_data_stream_2_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__15_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_2 is
  port (
    img_0_data_stream_2_full_n : out STD_LOGIC;
    img_0_data_stream_2_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    CvtColor_1_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    tmp_88_reg_3790 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_2 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_2;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_2 is
  signal \^img_0_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_0_data_stream_2_empty_n <= \^img_0_data_stream_2_empty_n\;
  img_0_data_stream_2_full_n <= \^img_0_data_stream_2_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_23
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^img_0_data_stream_2_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      \tmp_90_reg_389_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \tmp_90_reg_389_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^img_0_data_stream_2_empty_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__3_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_2\,
      Q => \^img_0_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_0_data_stream_2_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_2\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^img_0_data_stream_2_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_2_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__4_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_2\,
      Q => \^img_0_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F7F7F808080"
    )
        port map (
      I0 => \^img_0_data_stream_2_empty_n\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => tmp_88_reg_3790,
      I3 => \^img_0_data_stream_2_full_n\,
      I4 => \SRL_SIG_reg[1][0]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__3_n_2\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^img_0_data_stream_2_full_n\,
      I3 => CvtColor_1_U0_p_src_data_stream_2_V_read,
      I4 => \^img_0_data_stream_2_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__3_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_4 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_1_data_stream_0_full_n : out STD_LOGIC;
    img_1_data_stream_0_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_4 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_4;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_4 is
  signal \^img_1_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_1_data_stream_0_empty_n <= \^img_1_data_stream_0_empty_n\;
  img_1_data_stream_0_full_n <= \^img_1_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_22
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg => \^moutptr_reg[0]_0\,
      ram_reg_0 => \mOutPtr_reg_n_2_[1]\,
      ram_reg_1 => ram_reg,
      ram_reg_2(7 downto 0) => ram_reg_0(7 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_1_data_stream_0_empty_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__6_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_2\,
      Q => \^img_1_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^img_1_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_2\,
      Q => \^img_1_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__6_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_5 is
  port (
    img_2_data_stream_0_full_n : out STD_LOGIC;
    img_2_data_stream_0_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_reg_pp0_iter4_or_cond_i_reg_1476 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \p_Val2_3_fu_1238_p2__14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_5 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_5;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_5 is
  signal \^img_2_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_2_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair503";
begin
  img_2_data_stream_0_empty_n <= \^img_2_data_stream_0_empty_n\;
  img_2_data_stream_0_full_n <= \^img_2_data_stream_0_full_n\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_21
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      \SRL_SIG_reg[0][0]_2\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_3\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      ap_clk => ap_clk,
      \p_Val2_3_fu_1238_p2__14\(0) => \p_Val2_3_fu_1238_p2__14\(0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^img_2_data_stream_0_full_n\,
      I1 => ap_reg_pp0_iter4_or_cond_i_reg_1476,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^img_2_data_stream_0_empty_n\,
      I3 => Duplicate_U0_src_data_stream_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__7_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_2\,
      Q => \^img_2_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^img_2_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_2\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^img_2_data_stream_0_empty_n\,
      I1 => Duplicate_U0_src_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__8_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_2\,
      Q => \^img_2_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^img_2_data_stream_0_empty_n\,
      I1 => Duplicate_U0_src_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__7_n_2\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Duplicate_U0_src_data_stream_V_read,
      I3 => \^img_2_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__7_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_6 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_2a_data_stream_0_full_n : out STD_LOGIC;
    img_2a_data_stream_0_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_6 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_6;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_6 is
  signal \^img_2a_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_2a_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_2a_data_stream_0_empty_n <= \^img_2a_data_stream_0_empty_n\;
  img_2a_data_stream_0_full_n <= \^img_2a_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_20
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg => \^moutptr_reg[0]_0\,
      ram_reg_0 => \mOutPtr_reg_n_2_[1]\,
      ram_reg_1 => ram_reg,
      ram_reg_2(7 downto 0) => ram_reg_0(7 downto 0)
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_2a_data_stream_0_empty_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__8_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_2\,
      Q => \^img_2a_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^img_2a_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_2\,
      Q => \^img_2a_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__8_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_7 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_2b_data_stream_0_full_n : out STD_LOGIC;
    img_2b_data_stream_0_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_7 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_7;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_7 is
  signal \^img_2b_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_2b_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_2b_data_stream_0_empty_n <= \^img_2b_data_stream_0_empty_n\;
  img_2b_data_stream_0_full_n <= \^img_2b_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_19
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg => \^moutptr_reg[0]_0\,
      ram_reg_0 => \mOutPtr_reg_n_2_[1]\,
      ram_reg_1 => ram_reg,
      ram_reg_2(7 downto 0) => ram_reg_0(7 downto 0)
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_2b_data_stream_0_empty_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__9_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_2\,
      Q => \^img_2b_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^img_2b_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__9_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_2\,
      Q => \^img_2b_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__9_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_8 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_3_data_stream_0_full_n : out STD_LOGIC;
    img_3_data_stream_0_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    src2_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_reg_pp0_iter4_or_cond_i_reg_1456 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    AddWeighted_U0_src1_data_stream_V_read : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_8 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_8;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_8 is
  signal \^img_3_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_3_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_3_data_stream_0_empty_n <= \^img_3_data_stream_0_empty_n\;
  img_3_data_stream_0_full_n <= \^img_3_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_18
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      src2_data_stream_V_dout(7 downto 0) => src2_data_stream_V_dout(7 downto 0),
      \tmp_107_reg_963_reg[0]\ => \mOutPtr_reg_n_2_[1]\,
      \tmp_107_reg_963_reg[7]\ => \^moutptr_reg[0]_0\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^img_3_data_stream_0_full_n\,
      I1 => ap_reg_pp0_iter4_or_cond_i_reg_1456,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^img_3_data_stream_0_empty_n\,
      I3 => AddWeighted_U0_src1_data_stream_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__10_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_2\,
      Q => \^img_3_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_1,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^img_3_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__10_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_2\,
      Q => \^img_3_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => AddWeighted_U0_src1_data_stream_V_read,
      I3 => \^img_3_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__10_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_fifo_w8_d1_A_9 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_4_data_stream_0_full_n : out STD_LOGIC;
    img_4_data_stream_0_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    src1_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_reg_pp0_iter4_or_cond_i_reg_1456 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    AddWeighted_U0_src1_data_stream_V_read : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_fifo_w8_d1_A_9 : entity is "fifo_w8_d1_A";
end filtro_image_filter_0_0_fifo_w8_d1_A_9;

architecture STRUCTURE of filtro_image_filter_0_0_fifo_w8_d1_A_9 is
  signal \^img_4_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^img_4_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  img_4_data_stream_0_empty_n <= \^img_4_data_stream_0_empty_n\;
  img_4_data_stream_0_full_n <= \^img_4_data_stream_0_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_shiftReg_17
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      src1_data_stream_V_dout(7 downto 0) => src1_data_stream_V_dout(7 downto 0),
      \tmp_106_reg_958_reg[0]\ => \mOutPtr_reg_n_2_[1]\,
      \tmp_106_reg_958_reg[7]\ => \^moutptr_reg[0]_0\
    );
\ap_CS_fsm[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^img_4_data_stream_0_full_n\,
      I1 => ap_reg_pp0_iter4_or_cond_i_reg_1456,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^img_4_data_stream_0_empty_n\,
      I3 => AddWeighted_U0_src1_data_stream_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__11_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_2\,
      Q => \^img_4_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_1,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^img_4_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_2\,
      Q => \^img_4_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => AddWeighted_U0_src1_data_stream_V_read,
      I3 => \^img_4_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__11_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 53;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 64;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 53;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 64;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 53;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 64;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => aclken,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 0) => Q(63 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64_50 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \dout_r_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64_50 : entity is "image_filter_ap_dadd_3_full_dsp_64";
end filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64_50;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64_50 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 53;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 64;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 53;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 64;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 53;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 64;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => ce_r,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 0) => Q(63 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 0) => \dout_r_reg[63]\(63 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 53;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 64;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 53;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 64;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 53;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 64;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => ce_r,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 0) => Q(63 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 0) => B"0011111111100000000000000000000000000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64_49 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64_49 : entity is "image_filter_ap_dmul_4_max_dsp_64";
end filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64_49;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64_49 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 53;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 64;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 53;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 64;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 53;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 64;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => ce_r,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 0) => Q(63 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 0) => B"0011111111100000000000000000000000000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axis_a_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_U0_s_axis_b_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_U0_s_axis_c_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 0;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 0;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => ce_r,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 32) => NLW_U0_s_axis_a_tdata_UNCONNECTED(63 downto 32),
      s_axis_a_tdata(31 downto 8) => B"000000000000000000000000",
      s_axis_a_tdata(7 downto 0) => Q(7 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 32) => NLW_U0_s_axis_b_tdata_UNCONNECTED(63 downto 32),
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(63 downto 32) => NLW_U0_s_axis_c_tdata_UNCONNECTED(63 downto 32),
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32_48 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32_48 : entity is "image_filter_ap_sitodp_4_no_dsp_32";
end filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32_48;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32_48 is
  component filtro_image_filter_0_0_floating_point_v7_1_5 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component filtro_image_filter_0_0_floating_point_v7_1_5;
  signal U0_n_6 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axis_a_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_U0_s_axis_b_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_U0_s_axis_c_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 0;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 0;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
begin
U0: component filtro_image_filter_0_0_floating_point_v7_1_5
     port map (
      aclk => ap_clk,
      aclken => ce_r,
      aresetn => '1',
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_6,
      s_axis_a_tdata(63 downto 32) => NLW_U0_s_axis_a_tdata_UNCONNECTED(63 downto 32),
      s_axis_a_tdata(31 downto 8) => B"000000000000000000000000",
      s_axis_a_tdata(7 downto 0) => Q(7 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(63 downto 32) => NLW_U0_s_axis_b_tdata_UNCONNECTED(63 downto 32),
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(63 downto 32) => NLW_U0_s_axis_c_tdata_UNCONNECTED(63 downto 32),
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_cud is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_reg_pp0_iter1_tmp_68_i_reg_370 : in STD_LOGIC;
    \^p\ : in STD_LOGIC
  );
end filtro_image_filter_0_0_image_filter_mac_cud;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_cud is
begin
image_filter_mac_cud_DSP48_1_U: entity work.filtro_image_filter_0_0_image_filter_mac_cud_DSP48_1
     port map (
      B(7 downto 0) => B(7 downto 0),
      E(0) => E(0),
      P(28 downto 0) => P(28 downto 0),
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_tmp_68_i_reg_370 => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      \out\(28 downto 0) => \out\(28 downto 0),
      p_0 => \^p\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_dEe is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : out STD_LOGIC;
    \^p\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_68_i_reg_370 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC;
    ap_reg_pp0_iter3_tmp_68_i_reg_370 : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    p_i_12 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_tmp_68_i_reg_370 : in STD_LOGIC;
    tmp_85_fu_286_p3 : in STD_LOGIC
  );
end filtro_image_filter_0_0_image_filter_mac_dEe;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_dEe is
begin
image_filter_mac_dEe_DSP48_2_U: entity work.filtro_image_filter_0_0_image_filter_mac_dEe_DSP48_2
     port map (
      E(0) => E(0),
      P(8 downto 0) => P(8 downto 0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg,
      ap_reg_pp0_iter2_tmp_68_i_reg_370 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      ap_reg_pp0_iter3_tmp_68_i_reg_370 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      p_0 => \^p\,
      p_1(7 downto 0) => p_0(7 downto 0),
      p_2(28 downto 0) => p_1(28 downto 0),
      p_3 => p_2,
      p_i_12_0 => p_i_12,
      tmp_68_i_reg_370 => tmp_68_i_reg_370,
      tmp_85_fu_286_p3 => tmp_85_fu_286_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_kbM is
  port (
    P : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_1_fu_1720 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    p_3 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_reg_1476 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    p_5 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_reg_pp0_iter2_exitcond388_i_reg_1446 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp3_reg_1543_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_10_1_2_fu_1039_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_kbM;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_kbM is
begin
image_filter_mac_kbM_DSP48_5_U: entity work.filtro_image_filter_0_0_image_filter_mac_kbM_DSP48_5
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      P(20 downto 0) => P(20 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      ap_reg_pp0_iter1_or_cond_i_reg_1476 => ap_reg_pp0_iter1_or_cond_i_reg_1476,
      ap_reg_pp0_iter2_exitcond388_i_reg_1446 => ap_reg_pp0_iter2_exitcond388_i_reg_1446,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      \out\(20 downto 0) => \out\(20 downto 0),
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4 => p_3,
      p_5 => p_4,
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      r_V_10_1_2_fu_1039_p2(15 downto 0) => r_V_10_1_2_fu_1039_p2(15 downto 0),
      src_kernel_win_0_va_1_fu_1720 => src_kernel_win_0_va_1_fu_1720,
      \tmp3_reg_1543_reg[13]\(0) => \tmp3_reg_1543_reg[13]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_lbW is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone0_in : out STD_LOGIC;
    \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\ : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]_0\ : out STD_LOGIC;
    \tmp_3_reg_1424_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\ : out STD_LOGIC;
    \row_assign_s_reg_1431_reg[1]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    r_V_10_2_1_fu_1174_p2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    p_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    tmp_s_reg_1402 : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    row_assign_s_reg_1431 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_13_2_t_reg_1441 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1424 : in STD_LOGIC;
    ap_reg_pp0_iter1_brmerge_reg_1469 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_Val2_86_2_cast_fu_1148_p1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_lbW;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_lbW is
begin
image_filter_mac_lbW_DSP48_6_U: entity work.filtro_image_filter_0_0_image_filter_mac_lbW_DSP48_6
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      P(24 downto 0) => P(24 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\ => \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\,
      \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\ => \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ => \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      p_0(3 downto 0) => \^p\(3 downto 0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(3 downto 0) => p_2(3 downto 0),
      p_4(3 downto 0) => p_3(3 downto 0),
      p_5(0) => p_4(0),
      p_6 => p_5,
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      p_Val2_86_2_cast_fu_1148_p1(24 downto 0) => p_Val2_86_2_cast_fu_1148_p1(24 downto 0),
      r_V_10_2_1_fu_1174_p2(17 downto 0) => r_V_10_2_1_fu_1174_p2(17 downto 0),
      row_assign_13_2_t_reg_1441(0) => row_assign_13_2_t_reg_1441(0),
      row_assign_s_reg_1431(0) => row_assign_s_reg_1431(0),
      \row_assign_s_reg_1431_reg[1]\ => \row_assign_s_reg_1431_reg[1]\,
      \row_assign_s_reg_1431_reg[1]_0\ => \row_assign_s_reg_1431_reg[1]_0\,
      \row_assign_s_reg_1431_reg[1]_1\ => \row_assign_s_reg_1431_reg[1]_1\,
      tmp_3_reg_1424 => tmp_3_reg_1424,
      \tmp_3_reg_1424_reg[0]\ => \tmp_3_reg_1424_reg[0]\,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_qcK is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[7]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\ : out STD_LOGIC;
    \row_assign_10_2_t_reg_1421_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \^p\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    p_6 : in STD_LOGIC;
    tmp_s_reg_1382 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    p_7 : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    p_8 : in STD_LOGIC;
    p_9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    tmp_3_reg_1404 : in STD_LOGIC;
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_24_reg_1485[7]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_Val2_84_1_1_reg_1501_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp6_reg_1521_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mac_qcK;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_qcK is
begin
image_filter_mac_qcK_DSP48_8_U: entity work.filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      P(0) => P(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter5_reg => ap_enable_reg_pp0_iter5_reg,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ => \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\ => \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\,
      \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\ => \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      p_0(0) => \^p\(0),
      p_1(3 downto 0) => p_0(3 downto 0),
      p_10 => p_9,
      p_2(3 downto 0) => p_1(3 downto 0),
      p_3(2 downto 0) => p_2(2 downto 0),
      p_4(1 downto 0) => p_3(1 downto 0),
      p_5(2 downto 0) => p_4(2 downto 0),
      p_6(3 downto 0) => p_5(3 downto 0),
      p_7 => p_6,
      p_8 => p_7,
      p_9 => p_8,
      \p_Val2_84_1_1_reg_1501_reg[8]\(3 downto 0) => \p_Val2_84_1_1_reg_1501_reg[8]\(3 downto 0),
      \right_border_buf_0_17_fu_202_reg[0]\ => \right_border_buf_0_17_fu_202_reg[0]\,
      \right_border_buf_0_17_fu_202_reg[1]\ => \right_border_buf_0_17_fu_202_reg[1]\,
      \right_border_buf_0_17_fu_202_reg[2]\ => \right_border_buf_0_17_fu_202_reg[2]\,
      \right_border_buf_0_17_fu_202_reg[3]\ => \right_border_buf_0_17_fu_202_reg[3]\,
      \right_border_buf_0_17_fu_202_reg[4]\ => \right_border_buf_0_17_fu_202_reg[4]\,
      \right_border_buf_0_17_fu_202_reg[5]\ => \right_border_buf_0_17_fu_202_reg[5]\,
      \right_border_buf_0_17_fu_202_reg[6]\ => \right_border_buf_0_17_fu_202_reg[6]\,
      \right_border_buf_0_17_fu_202_reg[7]\ => \right_border_buf_0_17_fu_202_reg[7]\,
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(0),
      \row_assign_10_2_t_reg_1421_reg[1]\ => \row_assign_10_2_t_reg_1421_reg[1]\,
      \src_kernel_win_0_va_24_reg_1485[7]_i_4\(7 downto 0) => \src_kernel_win_0_va_24_reg_1485[7]_i_4\(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(7 downto 0) => \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(7 downto 0),
      \tmp6_reg_1521_reg[7]\(6 downto 0) => \tmp6_reg_1521_reg[7]\(6 downto 0),
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mac_qcK_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_17_fu_202_reg[7]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ : out STD_LOGIC;
    \row_assign_10_2_t_reg_1421_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp4_reg_1516_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp4_reg_1516_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1526_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp4_reg_1516_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp4_reg_1516_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1526_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp8_reg_1526_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    tmp_s_reg_1382 : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    p_2 : in STD_LOGIC;
    p_3 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_reg_1456 : in STD_LOGIC;
    p_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_fu_178[7]_i_4__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter1_brmerge_reg_1449 : in STD_LOGIC;
    \src_kernel_win_0_va_23_reg_1478_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    row_assign_10_2_t_reg_1421 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_3_reg_1404 : in STD_LOGIC;
    \p_Val2_4_fu_1179_p2__1_carry__1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_Val2_2_fu_1197_p2__0_carry__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_2_fu_1197_p2__0_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_mac_qcK_31 : entity is "image_filter_mac_qcK";
end filtro_image_filter_0_0_image_filter_mac_qcK_31;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mac_qcK_31 is
begin
image_filter_mac_qcK_DSP48_8_U: entity work.filtro_image_filter_0_0_image_filter_mac_qcK_DSP48_8_38
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter5_reg => ap_enable_reg_pp0_iter5_reg,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ => \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      ap_reg_pp0_iter2_or_cond_i_reg_1456 => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0) => \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0),
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      p_0(3 downto 0) => p(3 downto 0),
      p_1 => p_0,
      p_2 => p_1,
      p_3 => p_2,
      p_4 => p_3,
      p_5 => p_4,
      \p_Val2_2_fu_1197_p2__0_carry__0\(7 downto 0) => \p_Val2_2_fu_1197_p2__0_carry__0\(7 downto 0),
      \p_Val2_2_fu_1197_p2__0_carry__0_0\(7 downto 0) => \p_Val2_2_fu_1197_p2__0_carry__0_0\(7 downto 0),
      \p_Val2_4_fu_1179_p2__1_carry__1\(10 downto 0) => \p_Val2_4_fu_1179_p2__1_carry__1\(10 downto 0),
      \right_border_buf_0_17_fu_202_reg[0]\ => \right_border_buf_0_17_fu_202_reg[0]\,
      \right_border_buf_0_17_fu_202_reg[1]\ => \right_border_buf_0_17_fu_202_reg[1]\,
      \right_border_buf_0_17_fu_202_reg[2]\ => \right_border_buf_0_17_fu_202_reg[2]\,
      \right_border_buf_0_17_fu_202_reg[3]\ => \right_border_buf_0_17_fu_202_reg[3]\,
      \right_border_buf_0_17_fu_202_reg[4]\ => \right_border_buf_0_17_fu_202_reg[4]\,
      \right_border_buf_0_17_fu_202_reg[5]\ => \right_border_buf_0_17_fu_202_reg[5]\,
      \right_border_buf_0_17_fu_202_reg[6]\ => \right_border_buf_0_17_fu_202_reg[6]\,
      \right_border_buf_0_17_fu_202_reg[7]\ => \right_border_buf_0_17_fu_202_reg[7]\,
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(0),
      \row_assign_10_2_t_reg_1421_reg[1]\ => \row_assign_10_2_t_reg_1421_reg[1]\,
      \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(7 downto 0) => \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[6]\(1 downto 0) => \src_kernel_win_0_va_23_reg_1478_reg[6]\(1 downto 0),
      \tmp4_reg_1516_reg[2]\(3 downto 0) => \tmp4_reg_1516_reg[2]\(3 downto 0),
      \tmp4_reg_1516_reg[2]_0\(2 downto 0) => \tmp4_reg_1516_reg[2]_0\(2 downto 0),
      \tmp4_reg_1516_reg[6]\(3 downto 0) => \tmp4_reg_1516_reg[6]\(3 downto 0),
      \tmp4_reg_1516_reg[6]_0\(3 downto 0) => \tmp4_reg_1516_reg[6]_0\(3 downto 0),
      \tmp8_reg_1526_reg[2]\(2 downto 0) => \tmp8_reg_1526_reg[2]\(2 downto 0),
      \tmp8_reg_1526_reg[3]\(3 downto 0) => \tmp8_reg_1526_reg[3]\(3 downto 0),
      \tmp8_reg_1526_reg[5]\(2 downto 0) => \tmp8_reg_1526_reg[5]\(2 downto 0),
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mul_bkb is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mul_bkb;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mul_bkb is
begin
image_filter_mul_bkb_DSP48_0_U: entity work.filtro_image_filter_0_0_image_filter_mul_bkb_DSP48_0
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \out\(28 downto 0) => \out\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_mul_ibs is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_mul_ibs;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_mul_ibs is
begin
image_filter_mul_ibs_DSP48_3_U: entity work.filtro_image_filter_0_0_image_filter_mul_ibs_DSP48_3
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \out\(20 downto 0) => \out\(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_CvtColor_1 is
  port (
    tmp_88_reg_3790 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    CvtColor_1_U0_p_src_rows_V_read : out STD_LOGIC;
    CvtColor_1_U0_ap_ready : out STD_LOGIC;
    CvtColor_1_U0_p_src_data_stream_2_V_read : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    mOutPtr110_out_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    \p_Val2_7_reg_404_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    img_0_cols_V_c21_empty_n : in STD_LOGIC;
    img_0_rows_V_c20_empty_n : in STD_LOGIC;
    start_for_GaussianBlur_U0_full_n : in STD_LOGIC;
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    img_1_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_0_empty_n : in STD_LOGIC;
    img_0_data_stream_2_empty_n : in STD_LOGIC;
    img_0_data_stream_1_empty_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    img_0_data_stream_0_full_n : in STD_LOGIC;
    img_0_data_stream_1_full_n : in STD_LOGIC;
    img_0_data_stream_2_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_CvtColor_1;

architecture STRUCTURE of filtro_image_filter_0_0_CvtColor_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cvtcolor_1_u0_p_src_rows_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][1]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_2 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_68_i_reg_370 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_68_i_reg_3700 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp_68_i_reg_370[0]_i_1_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_68_i_reg_370 : STD_LOGIC;
  signal \ap_reg_pp0_iter2_tmp_68_i_reg_370[0]_i_1_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter3_tmp_68_i_reg_370 : STD_LOGIC;
  signal \ap_reg_pp0_iter3_tmp_68_i_reg_370[0]_i_1_n_2\ : STD_LOGIC;
  signal i_fu_234_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_i_reg_203 : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_i_reg_203_reg_n_2_[9]\ : STD_LOGIC;
  signal i_reg_365 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_reg_365[9]_i_2_n_2\ : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_10 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_11 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_12 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_13 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_14 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_15 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_16 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_17 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_18 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_19 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_2 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_20 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_21 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_22 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_23 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_24 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_25 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_26 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_27 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_28 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_29 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_3 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_30 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_4 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_5 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_6 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_7 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_8 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_9 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_13 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_14 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_2 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_3 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_4 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_5 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_6 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_7 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_8 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_9 : STD_LOGIC;
  signal j_fu_249_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_214 : STD_LOGIC;
  signal j_i_reg_2140 : STD_LOGIC;
  signal \j_i_reg_214[0]_i_1_n_2\ : STD_LOGIC;
  signal \j_i_reg_214[10]_i_5_n_2\ : STD_LOGIC;
  signal \j_i_reg_214[10]_i_6_n_2\ : STD_LOGIC;
  signal \j_i_reg_214[10]_i_7_n_2\ : STD_LOGIC;
  signal \j_i_reg_214[10]_i_8_n_2\ : STD_LOGIC;
  signal \j_i_reg_214_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_i_reg_214_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_Val2_7_reg_404 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_7_reg_4040 : STD_LOGIC;
  signal r_V_4_i_i_fu_327_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_2\ : STD_LOGIC;
  signal tmp_68_i_fu_244_p2 : STD_LOGIC;
  signal tmp_68_i_reg_370 : STD_LOGIC;
  signal \tmp_68_i_reg_370[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_85_fu_286_p3 : STD_LOGIC;
  signal \^tmp_88_reg_3790\ : STD_LOGIC;
  signal tmp_90_reg_389 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_409 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_i_reg_214_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_i_reg_214_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair356";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_tmp_68_i_reg_370[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter2_tmp_68_i_reg_370[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter3_tmp_68_i_reg_370[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \i_reg_365[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \i_reg_365[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \i_reg_365[3]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \i_reg_365[4]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \i_reg_365[6]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \i_reg_365[7]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \i_reg_365[8]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \i_reg_365[9]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \j_i_reg_214[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \j_i_reg_214[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \j_i_reg_214[3]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \j_i_reg_214[4]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \j_i_reg_214[6]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \j_i_reg_214[7]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \j_i_reg_214[8]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \j_i_reg_214[9]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tmp_68_i_reg_370[0]_i_1\ : label is "soft_lutpair354";
begin
  CO(0) <= \^co\(0);
  CvtColor_1_U0_p_src_rows_V_read <= \^cvtcolor_1_u0_p_src_rows_v_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  start_once_reg <= \^start_once_reg\;
  tmp_88_reg_3790 <= \^tmp_88_reg_3790\;
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822FFFFFFFF2222"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => \SRL_SIG[0][1]_i_2_n_2\,
      I3 => p_Val2_7_reg_404(1),
      I4 => tmp_reg_409,
      I5 => p_Val2_7_reg_404(0),
      O => \p_Val2_7_reg_404_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FFFF22FF22FF22"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => \SRL_SIG[0][1]_i_2_n_2\,
      I3 => p_Val2_7_reg_404(1),
      I4 => p_Val2_7_reg_404(0),
      I5 => tmp_reg_409,
      O => \p_Val2_7_reg_404_reg[7]_0\(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_7_reg_404(6),
      I1 => p_Val2_7_reg_404(4),
      I2 => p_Val2_7_reg_404(5),
      I3 => p_Val2_7_reg_404(3),
      I4 => p_Val2_7_reg_404(2),
      O => \SRL_SIG[0][1]_i_2_n_2\
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22222822FFFF"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => \SRL_SIG[0][3]_i_2_n_2\,
      I3 => p_Val2_7_reg_404(3),
      I4 => p_Val2_7_reg_404(2),
      I5 => \SRL_SIG[0][3]_i_3_n_2\,
      O => \p_Val2_7_reg_404_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2228FFFF22FF22"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => \SRL_SIG[0][3]_i_2_n_2\,
      I3 => p_Val2_7_reg_404(3),
      I4 => \SRL_SIG[0][3]_i_3_n_2\,
      I5 => p_Val2_7_reg_404(2),
      O => \p_Val2_7_reg_404_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_Val2_7_reg_404(5),
      I1 => p_Val2_7_reg_404(4),
      I2 => p_Val2_7_reg_404(6),
      O => \SRL_SIG[0][3]_i_2_n_2\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tmp_reg_409,
      I1 => p_Val2_7_reg_404(0),
      I2 => p_Val2_7_reg_404(1),
      O => \SRL_SIG[0][3]_i_3_n_2\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22228222FFFF"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => p_Val2_7_reg_404(5),
      I3 => p_Val2_7_reg_404(6),
      I4 => p_Val2_7_reg_404(4),
      I5 => \SRL_SIG[0][7]_i_3_n_2\,
      O => \p_Val2_7_reg_404_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2282FFFF22FF22"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => p_Val2_7_reg_404(6),
      I3 => p_Val2_7_reg_404(5),
      I4 => \SRL_SIG[0][7]_i_3_n_2\,
      I5 => p_Val2_7_reg_404(4),
      O => \p_Val2_7_reg_404_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F28FF2F2F2F2F2F2"
    )
        port map (
      I0 => tmp_85_fu_286_p3,
      I1 => p_Val2_7_reg_404(7),
      I2 => p_Val2_7_reg_404(6),
      I3 => \SRL_SIG[0][7]_i_3_n_2\,
      I4 => p_Val2_7_reg_404(5),
      I5 => p_Val2_7_reg_404(4),
      O => \p_Val2_7_reg_404_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => img_1_data_stream_0_full_n,
      I1 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      I2 => ap_enable_reg_pp0_iter4_reg_n_2,
      I3 => image_filter_mac_dEe_U19_n_13,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA6AAA"
    )
        port map (
      I0 => p_Val2_7_reg_404(7),
      I1 => p_Val2_7_reg_404(6),
      I2 => p_Val2_7_reg_404(4),
      I3 => p_Val2_7_reg_404(5),
      I4 => \SRL_SIG[0][7]_i_3_n_2\,
      I5 => tmp_85_fu_286_p3,
      O => \p_Val2_7_reg_404_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_7_reg_404(3),
      I1 => p_Val2_7_reg_404(2),
      I2 => p_Val2_7_reg_404(1),
      I3 => p_Val2_7_reg_404(0),
      I4 => tmp_reg_409,
      O => \SRL_SIG[0][7]_i_3_n_2\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => img_0_cols_V_c21_empty_n,
      I4 => img_0_rows_V_c20_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^cvtcolor_1_u0_p_src_rows_v_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_0_rows_V_c20_empty_n,
      I2 => img_0_cols_V_c21_empty_n,
      I3 => start_for_GaussianBlur_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => CvtColor_1_U0_ap_start,
      O => \^cvtcolor_1_u0_p_src_rows_v_read\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[9]\,
      O => \ap_CS_fsm[2]_i_3_n_2\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[7]\,
      I1 => \i_i_reg_203_reg_n_2_[6]\,
      O => \ap_CS_fsm[2]_i_4_n_2\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[4]\,
      I1 => \i_i_reg_203_reg_n_2_[5]\,
      O => \ap_CS_fsm[2]_i_5_n_2\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[9]\,
      I1 => \i_i_reg_203_reg_n_2_[8]\,
      O => \ap_CS_fsm[2]_i_6_n_2\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[6]\,
      I1 => \i_i_reg_203_reg_n_2_[7]\,
      O => \ap_CS_fsm[2]_i_7_n_2\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[4]\,
      I1 => \i_i_reg_203_reg_n_2_[5]\,
      O => \ap_CS_fsm[2]_i_8_n_2\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => image_filter_mac_dEe_U19_n_13,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_68_i_fu_244_p2,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter4_reg_n_2,
      O => \ap_CS_fsm[3]_i_2_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_4\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_CS_fsm[2]_i_3_n_2\,
      DI(1) => \ap_CS_fsm[2]_i_4_n_2\,
      DI(0) => \ap_CS_fsm[2]_i_5_n_2\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[2]_i_6_n_2\,
      S(1) => \ap_CS_fsm[2]_i_7_n_2\,
      S(0) => \ap_CS_fsm[2]_i_8_n_2\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_68_i_reg_3700,
      I1 => tmp_68_i_fu_244_p2,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => image_filter_mac_dEe_U19_n_13,
      O => ap_reg_pp0_iter1_tmp_68_i_reg_3700
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => tmp_68_i_fu_244_p2,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => image_filter_mac_dEe_U19_n_13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_2,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => image_filter_mac_dEe_U19_n_13,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_2,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => image_filter_mac_dEe_U19_n_13,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_2
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_enable_reg_pp0_iter4_reg_n_2,
      I3 => image_filter_mac_dEe_U19_n_13,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_2
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_2,
      Q => ap_enable_reg_pp0_iter4_reg_n_2,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_68_i_reg_370[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_68_i_reg_370,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => image_filter_mac_dEe_U19_n_13,
      I3 => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      O => \ap_reg_pp0_iter1_tmp_68_i_reg_370[0]_i_1_n_2\
    );
\ap_reg_pp0_iter1_tmp_68_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_tmp_68_i_reg_370[0]_i_1_n_2\,
      Q => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_68_i_reg_370[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      I1 => image_filter_mac_dEe_U19_n_13,
      I2 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      O => \ap_reg_pp0_iter2_tmp_68_i_reg_370[0]_i_1_n_2\
    );
\ap_reg_pp0_iter2_tmp_68_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter2_tmp_68_i_reg_370[0]_i_1_n_2\,
      Q => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      R => '0'
    );
\ap_reg_pp0_iter3_tmp_68_i_reg_370[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      I1 => image_filter_mac_dEe_U19_n_13,
      I2 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      O => \ap_reg_pp0_iter3_tmp_68_i_reg_370[0]_i_1_n_2\
    );
\ap_reg_pp0_iter3_tmp_68_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter3_tmp_68_i_reg_370[0]_i_1_n_2\,
      Q => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      R => '0'
    );
\i_i_reg_203[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cvtcolor_1_u0_p_src_rows_v_read\,
      I1 => ap_CS_fsm_state8,
      O => i_i_reg_203
    );
\i_i_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(0),
      Q => \i_i_reg_203_reg_n_2_[0]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(1),
      Q => \i_i_reg_203_reg_n_2_[1]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(2),
      Q => \i_i_reg_203_reg_n_2_[2]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(3),
      Q => \i_i_reg_203_reg_n_2_[3]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(4),
      Q => \i_i_reg_203_reg_n_2_[4]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(5),
      Q => \i_i_reg_203_reg_n_2_[5]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(6),
      Q => \i_i_reg_203_reg_n_2_[6]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(7),
      Q => \i_i_reg_203_reg_n_2_[7]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(8),
      Q => \i_i_reg_203_reg_n_2_[8]\,
      R => i_i_reg_203
    );
\i_i_reg_203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_365(9),
      Q => \i_i_reg_203_reg_n_2_[9]\,
      R => i_i_reg_203
    );
\i_reg_365[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[0]\,
      O => i_fu_234_p2(0)
    );
\i_reg_365[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[0]\,
      I1 => \i_i_reg_203_reg_n_2_[1]\,
      O => i_fu_234_p2(1)
    );
\i_reg_365[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[2]\,
      I1 => \i_i_reg_203_reg_n_2_[0]\,
      I2 => \i_i_reg_203_reg_n_2_[1]\,
      O => i_fu_234_p2(2)
    );
\i_reg_365[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[3]\,
      I1 => \i_i_reg_203_reg_n_2_[1]\,
      I2 => \i_i_reg_203_reg_n_2_[0]\,
      I3 => \i_i_reg_203_reg_n_2_[2]\,
      O => i_fu_234_p2(3)
    );
\i_reg_365[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[4]\,
      I1 => \i_i_reg_203_reg_n_2_[2]\,
      I2 => \i_i_reg_203_reg_n_2_[0]\,
      I3 => \i_i_reg_203_reg_n_2_[1]\,
      I4 => \i_i_reg_203_reg_n_2_[3]\,
      O => i_fu_234_p2(4)
    );
\i_reg_365[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[3]\,
      I1 => \i_i_reg_203_reg_n_2_[1]\,
      I2 => \i_i_reg_203_reg_n_2_[0]\,
      I3 => \i_i_reg_203_reg_n_2_[2]\,
      I4 => \i_i_reg_203_reg_n_2_[4]\,
      I5 => \i_i_reg_203_reg_n_2_[5]\,
      O => i_fu_234_p2(5)
    );
\i_reg_365[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[6]\,
      I1 => \i_reg_365[9]_i_2_n_2\,
      O => i_fu_234_p2(6)
    );
\i_reg_365[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[7]\,
      I1 => \i_reg_365[9]_i_2_n_2\,
      I2 => \i_i_reg_203_reg_n_2_[6]\,
      O => i_fu_234_p2(7)
    );
\i_reg_365[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[8]\,
      I1 => \i_i_reg_203_reg_n_2_[6]\,
      I2 => \i_i_reg_203_reg_n_2_[7]\,
      I3 => \i_reg_365[9]_i_2_n_2\,
      O => i_fu_234_p2(8)
    );
\i_reg_365[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[9]\,
      I1 => \i_reg_365[9]_i_2_n_2\,
      I2 => \i_i_reg_203_reg_n_2_[7]\,
      I3 => \i_i_reg_203_reg_n_2_[6]\,
      I4 => \i_i_reg_203_reg_n_2_[8]\,
      O => i_fu_234_p2(9)
    );
\i_reg_365[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_203_reg_n_2_[5]\,
      I1 => \i_i_reg_203_reg_n_2_[4]\,
      I2 => \i_i_reg_203_reg_n_2_[2]\,
      I3 => \i_i_reg_203_reg_n_2_[0]\,
      I4 => \i_i_reg_203_reg_n_2_[1]\,
      I5 => \i_i_reg_203_reg_n_2_[3]\,
      O => \i_reg_365[9]_i_2_n_2\
    );
\i_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(0),
      Q => i_reg_365(0),
      R => '0'
    );
\i_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(1),
      Q => i_reg_365(1),
      R => '0'
    );
\i_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(2),
      Q => i_reg_365(2),
      R => '0'
    );
\i_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(3),
      Q => i_reg_365(3),
      R => '0'
    );
\i_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(4),
      Q => i_reg_365(4),
      R => '0'
    );
\i_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(5),
      Q => i_reg_365(5),
      R => '0'
    );
\i_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(6),
      Q => i_reg_365(6),
      R => '0'
    );
\i_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(7),
      Q => i_reg_365(7),
      R => '0'
    );
\i_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(8),
      Q => i_reg_365(8),
      R => '0'
    );
\i_reg_365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_234_p2(9),
      Q => i_reg_365(9),
      R => '0'
    );
image_filter_mac_cud_U18: entity work.filtro_image_filter_0_0_image_filter_mac_cud
     port map (
      B(7 downto 0) => B(7 downto 0),
      E(0) => \^tmp_88_reg_3790\,
      P(28) => image_filter_mac_cud_U18_n_2,
      P(27) => image_filter_mac_cud_U18_n_3,
      P(26) => image_filter_mac_cud_U18_n_4,
      P(25) => image_filter_mac_cud_U18_n_5,
      P(24) => image_filter_mac_cud_U18_n_6,
      P(23) => image_filter_mac_cud_U18_n_7,
      P(22) => image_filter_mac_cud_U18_n_8,
      P(21) => image_filter_mac_cud_U18_n_9,
      P(20) => image_filter_mac_cud_U18_n_10,
      P(19) => image_filter_mac_cud_U18_n_11,
      P(18) => image_filter_mac_cud_U18_n_12,
      P(17) => image_filter_mac_cud_U18_n_13,
      P(16) => image_filter_mac_cud_U18_n_14,
      P(15) => image_filter_mac_cud_U18_n_15,
      P(14) => image_filter_mac_cud_U18_n_16,
      P(13) => image_filter_mac_cud_U18_n_17,
      P(12) => image_filter_mac_cud_U18_n_18,
      P(11) => image_filter_mac_cud_U18_n_19,
      P(10) => image_filter_mac_cud_U18_n_20,
      P(9) => image_filter_mac_cud_U18_n_21,
      P(8) => image_filter_mac_cud_U18_n_22,
      P(7) => image_filter_mac_cud_U18_n_23,
      P(6) => image_filter_mac_cud_U18_n_24,
      P(5) => image_filter_mac_cud_U18_n_25,
      P(4) => image_filter_mac_cud_U18_n_26,
      P(3) => image_filter_mac_cud_U18_n_27,
      P(2) => image_filter_mac_cud_U18_n_28,
      P(1) => image_filter_mac_cud_U18_n_29,
      P(0) => image_filter_mac_cud_U18_n_30,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_tmp_68_i_reg_370 => ap_reg_pp0_iter1_tmp_68_i_reg_370,
      \out\(28 downto 0) => r_V_4_i_i_fu_327_p2(28 downto 0),
      \^p\ => image_filter_mac_dEe_U19_n_13
    );
image_filter_mac_dEe_U19: entity work.filtro_image_filter_0_0_image_filter_mac_dEe
     port map (
      E(0) => \^tmp_88_reg_3790\,
      P(8) => image_filter_mac_dEe_U19_n_2,
      P(7) => image_filter_mac_dEe_U19_n_3,
      P(6) => image_filter_mac_dEe_U19_n_4,
      P(5) => image_filter_mac_dEe_U19_n_5,
      P(4) => image_filter_mac_dEe_U19_n_6,
      P(3) => image_filter_mac_dEe_U19_n_7,
      P(2) => image_filter_mac_dEe_U19_n_8,
      P(1) => image_filter_mac_dEe_U19_n_9,
      P(0) => p_0_in,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4_reg => image_filter_mac_dEe_U19_n_13,
      ap_reg_pp0_iter2_tmp_68_i_reg_370 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      ap_reg_pp0_iter3_tmp_68_i_reg_370 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      \^p\ => image_filter_mac_dEe_U19_n_14,
      p_0(7 downto 0) => p(7 downto 0),
      p_1(28) => image_filter_mac_cud_U18_n_2,
      p_1(27) => image_filter_mac_cud_U18_n_3,
      p_1(26) => image_filter_mac_cud_U18_n_4,
      p_1(25) => image_filter_mac_cud_U18_n_5,
      p_1(24) => image_filter_mac_cud_U18_n_6,
      p_1(23) => image_filter_mac_cud_U18_n_7,
      p_1(22) => image_filter_mac_cud_U18_n_8,
      p_1(21) => image_filter_mac_cud_U18_n_9,
      p_1(20) => image_filter_mac_cud_U18_n_10,
      p_1(19) => image_filter_mac_cud_U18_n_11,
      p_1(18) => image_filter_mac_cud_U18_n_12,
      p_1(17) => image_filter_mac_cud_U18_n_13,
      p_1(16) => image_filter_mac_cud_U18_n_14,
      p_1(15) => image_filter_mac_cud_U18_n_15,
      p_1(14) => image_filter_mac_cud_U18_n_16,
      p_1(13) => image_filter_mac_cud_U18_n_17,
      p_1(12) => image_filter_mac_cud_U18_n_18,
      p_1(11) => image_filter_mac_cud_U18_n_19,
      p_1(10) => image_filter_mac_cud_U18_n_20,
      p_1(9) => image_filter_mac_cud_U18_n_21,
      p_1(8) => image_filter_mac_cud_U18_n_22,
      p_1(7) => image_filter_mac_cud_U18_n_23,
      p_1(6) => image_filter_mac_cud_U18_n_24,
      p_1(5) => image_filter_mac_cud_U18_n_25,
      p_1(4) => image_filter_mac_cud_U18_n_26,
      p_1(3) => image_filter_mac_cud_U18_n_27,
      p_1(2) => image_filter_mac_cud_U18_n_28,
      p_1(1) => image_filter_mac_cud_U18_n_29,
      p_1(0) => image_filter_mac_cud_U18_n_30,
      p_2 => ap_enable_reg_pp0_iter4_reg_n_2,
      p_i_12 => \^ap_enable_reg_pp0_iter1_reg_0\,
      tmp_68_i_reg_370 => tmp_68_i_reg_370,
      tmp_85_fu_286_p3 => tmp_85_fu_286_p3
    );
image_filter_mul_bkb_U17: entity work.filtro_image_filter_0_0_image_filter_mul_bkb
     port map (
      Q(7 downto 0) => tmp_90_reg_389(7 downto 0),
      \out\(28 downto 0) => r_V_4_i_i_fu_327_p2(28 downto 0)
    );
internal_full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^tmp_88_reg_3790\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img_0_data_stream_0_empty_n,
      I3 => internal_full_n_reg,
      I4 => img_0_data_stream_0_full_n,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^tmp_88_reg_3790\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img_0_data_stream_1_empty_n,
      I3 => internal_full_n_reg,
      I4 => img_0_data_stream_1_full_n,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \^tmp_88_reg_3790\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => img_0_data_stream_2_empty_n,
      I3 => internal_full_n_reg,
      I4 => img_0_data_stream_2_full_n,
      O => mOutPtr110_out_1
    );
\j_i_reg_214[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(0),
      O => \j_i_reg_214[0]_i_1_n_2\
    );
\j_i_reg_214[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => image_filter_mac_dEe_U19_n_13,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_68_i_fu_244_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => j_i_reg_214
    );
\j_i_reg_214[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => image_filter_mac_dEe_U19_n_13,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_68_i_fu_244_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_i_reg_2140
    );
\j_i_reg_214[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(10),
      I1 => \j_i_reg_214_reg__0\(8),
      I2 => \j_i_reg_214_reg__0\(6),
      I3 => \j_i_reg_214[10]_i_5_n_2\,
      I4 => \j_i_reg_214_reg__0\(7),
      I5 => \j_i_reg_214_reg__0\(9),
      O => j_fu_249_p2(10)
    );
\j_i_reg_214[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(5),
      I1 => \j_i_reg_214_reg__0\(4),
      I2 => \j_i_reg_214_reg__0\(2),
      I3 => \j_i_reg_214_reg__0\(1),
      I4 => \j_i_reg_214_reg__0\(0),
      I5 => \j_i_reg_214_reg__0\(3),
      O => \j_i_reg_214[10]_i_5_n_2\
    );
\j_i_reg_214[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(10),
      O => \j_i_reg_214[10]_i_6_n_2\
    );
\j_i_reg_214[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(8),
      I1 => \j_i_reg_214_reg__0\(9),
      O => \j_i_reg_214[10]_i_7_n_2\
    );
\j_i_reg_214[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(8),
      I1 => \j_i_reg_214_reg__0\(9),
      O => \j_i_reg_214[10]_i_8_n_2\
    );
\j_i_reg_214[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(1),
      I1 => \j_i_reg_214_reg__0\(0),
      O => j_fu_249_p2(1)
    );
\j_i_reg_214[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(2),
      I1 => \j_i_reg_214_reg__0\(1),
      I2 => \j_i_reg_214_reg__0\(0),
      O => j_fu_249_p2(2)
    );
\j_i_reg_214[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(3),
      I1 => \j_i_reg_214_reg__0\(0),
      I2 => \j_i_reg_214_reg__0\(1),
      I3 => \j_i_reg_214_reg__0\(2),
      O => j_fu_249_p2(3)
    );
\j_i_reg_214[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(4),
      I1 => \j_i_reg_214_reg__0\(2),
      I2 => \j_i_reg_214_reg__0\(1),
      I3 => \j_i_reg_214_reg__0\(0),
      I4 => \j_i_reg_214_reg__0\(3),
      O => j_fu_249_p2(4)
    );
\j_i_reg_214[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(3),
      I1 => \j_i_reg_214_reg__0\(0),
      I2 => \j_i_reg_214_reg__0\(1),
      I3 => \j_i_reg_214_reg__0\(2),
      I4 => \j_i_reg_214_reg__0\(4),
      I5 => \j_i_reg_214_reg__0\(5),
      O => j_fu_249_p2(5)
    );
\j_i_reg_214[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(6),
      I1 => \j_i_reg_214[10]_i_5_n_2\,
      O => j_fu_249_p2(6)
    );
\j_i_reg_214[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(7),
      I1 => \j_i_reg_214[10]_i_5_n_2\,
      I2 => \j_i_reg_214_reg__0\(6),
      O => j_fu_249_p2(7)
    );
\j_i_reg_214[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(8),
      I1 => \j_i_reg_214_reg__0\(6),
      I2 => \j_i_reg_214[10]_i_5_n_2\,
      I3 => \j_i_reg_214_reg__0\(7),
      O => j_fu_249_p2(8)
    );
\j_i_reg_214[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_214_reg__0\(9),
      I1 => \j_i_reg_214_reg__0\(7),
      I2 => \j_i_reg_214[10]_i_5_n_2\,
      I3 => \j_i_reg_214_reg__0\(6),
      I4 => \j_i_reg_214_reg__0\(8),
      O => j_fu_249_p2(9)
    );
\j_i_reg_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => \j_i_reg_214[0]_i_1_n_2\,
      Q => \j_i_reg_214_reg__0\(0),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(10),
      Q => \j_i_reg_214_reg__0\(10),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_j_i_reg_214_reg[10]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_68_i_fu_244_p2,
      CO(0) => \j_i_reg_214_reg[10]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \j_i_reg_214[10]_i_6_n_2\,
      DI(0) => \j_i_reg_214[10]_i_7_n_2\,
      O(3 downto 0) => \NLW_j_i_reg_214_reg[10]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \j_i_reg_214_reg__0\(10),
      S(0) => \j_i_reg_214[10]_i_8_n_2\
    );
\j_i_reg_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(1),
      Q => \j_i_reg_214_reg__0\(1),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(2),
      Q => \j_i_reg_214_reg__0\(2),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(3),
      Q => \j_i_reg_214_reg__0\(3),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(4),
      Q => \j_i_reg_214_reg__0\(4),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(5),
      Q => \j_i_reg_214_reg__0\(5),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(6),
      Q => \j_i_reg_214_reg__0\(6),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(7),
      Q => \j_i_reg_214_reg__0\(7),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(8),
      Q => \j_i_reg_214_reg__0\(8),
      R => j_i_reg_214
    );
\j_i_reg_214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2140,
      D => j_fu_249_p2(9),
      Q => \j_i_reg_214_reg__0\(9),
      R => j_i_reg_214
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => CvtColor_1_U0_ap_ready
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => \^tmp_88_reg_3790\,
      O => CvtColor_1_U0_p_src_data_stream_2_V_read
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => image_filter_mac_dEe_U19_n_13,
      I1 => ap_enable_reg_pp0_iter4_reg_n_2,
      I2 => ap_reg_pp0_iter3_tmp_68_i_reg_370,
      I3 => img_1_data_stream_0_full_n,
      O => ap_enable_reg_pp0_iter4_reg_0
    );
\p_Val2_7_reg_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_9,
      Q => p_Val2_7_reg_404(0),
      R => '0'
    );
\p_Val2_7_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_8,
      Q => p_Val2_7_reg_404(1),
      R => '0'
    );
\p_Val2_7_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_7,
      Q => p_Val2_7_reg_404(2),
      R => '0'
    );
\p_Val2_7_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_6,
      Q => p_Val2_7_reg_404(3),
      R => '0'
    );
\p_Val2_7_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_5,
      Q => p_Val2_7_reg_404(4),
      R => '0'
    );
\p_Val2_7_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_4,
      Q => p_Val2_7_reg_404(5),
      R => '0'
    );
\p_Val2_7_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_3,
      Q => p_Val2_7_reg_404(6),
      R => '0'
    );
\p_Val2_7_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => image_filter_mac_dEe_U19_n_2,
      Q => p_Val2_7_reg_404(7),
      R => '0'
    );
\r_V_1_reg_399_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_mac_dEe_U19_n_14,
      Q => tmp_85_fu_286_p3,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0BB00"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => CvtColor_1_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_GaussianBlur_U0_full_n,
      O => \start_once_reg_i_1__0_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\tmp_68_i_reg_370[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_68_i_fu_244_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => image_filter_mac_dEe_U19_n_13,
      I3 => tmp_68_i_reg_370,
      O => \tmp_68_i_reg_370[0]_i_1_n_2\
    );
\tmp_68_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_68_i_reg_370[0]_i_1_n_2\,
      Q => tmp_68_i_reg_370,
      R => '0'
    );
\tmp_90_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(0),
      Q => tmp_90_reg_389(0),
      R => '0'
    );
\tmp_90_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(1),
      Q => tmp_90_reg_389(1),
      R => '0'
    );
\tmp_90_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(2),
      Q => tmp_90_reg_389(2),
      R => '0'
    );
\tmp_90_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(3),
      Q => tmp_90_reg_389(3),
      R => '0'
    );
\tmp_90_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(4),
      Q => tmp_90_reg_389(4),
      R => '0'
    );
\tmp_90_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(5),
      Q => tmp_90_reg_389(5),
      R => '0'
    );
\tmp_90_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(6),
      Q => tmp_90_reg_389(6),
      R => '0'
    );
\tmp_90_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tmp_88_reg_3790\,
      D => D(7),
      Q => tmp_90_reg_389(7),
      R => '0'
    );
\tmp_reg_409[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_tmp_68_i_reg_370,
      I1 => image_filter_mac_dEe_U19_n_13,
      O => p_Val2_7_reg_4040
    );
\tmp_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_7_reg_4040,
      D => p_0_in,
      Q => tmp_reg_409,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_kernel_win_0_va_18_fu_1660 : out STD_LOGIC;
    \icmp_reg_1391_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_Filter2D_fu_52_ap_start_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_s_reg_1531_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_fu_52_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    start_for_AddWeighted_U0_full_n : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \r_V_8_1_fu_1052_p2__0_carry__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_79_reg_1511_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_Filter2D;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D is
  signal \A__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter5_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_n_2 : STD_LOGIC;
  signal \^ap_reg_grp_filter2d_fu_52_ap_start_reg\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_reg_1449 : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_reg_14490 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_reg_1456 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_73_reg_1444 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_pp0_iter2_exitcond388_i_reg_1426 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_reg_1456 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond_i_reg_1456 : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ : STD_LOGIC;
  signal brmerge_fu_806_p2 : STD_LOGIC;
  signal brmerge_reg_1449 : STD_LOGIC;
  signal brmerge_reg_14490 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_861_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_880_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_899_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_662_p2 : STD_LOGIC;
  signal exitcond388_i_reg_1426 : STD_LOGIC;
  signal \exitcond388_i_reg_1426[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond388_i_reg_1426[0]_i_4_n_2\ : STD_LOGIC;
  signal i_V_fu_374_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_1377 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_1377[9]_i_2_n_2\ : STD_LOGIC;
  signal icmp_fu_402_p2 : STD_LOGIC;
  signal \icmp_reg_1391[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_reg_1391[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_reg_1391_reg_n_2_[0]\ : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_10 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_11 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_12 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_13 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_14 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_15 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_16 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_17 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_18 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_2 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_20 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_21 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_22 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_23 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_24 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_25 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_26 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_27 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_28 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_29 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_30 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_31 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_32 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_33 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_34 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_35 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_36 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_37 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_38 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_39 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_4 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_5 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_6 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_7 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_8 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_9 : STD_LOGIC;
  signal isneg_fu_1185_p3 : STD_LOGIC;
  signal j_V_fu_668_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal k_buf_0_val_3_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_3_addr_reg_14600 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_34 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_35 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_36 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1472 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr[0]_i_2__1_n_2\ : STD_LOGIC;
  signal or_cond_i_fu_811_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_1435 : STD_LOGIC;
  signal \or_cond_i_i_reg_1435[0]_i_3_n_2\ : STD_LOGIC;
  signal or_cond_i_reg_1456 : STD_LOGIC;
  signal \or_cond_i_reg_1456[0]_i_2_n_2\ : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC;
  signal p_Val2_2_fu_1197_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_8\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_5\ : STD_LOGIC;
  signal p_Val2_84_0_1_reg_14960 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_i_3_n_2 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_108 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_109 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_110 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_111 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_112 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_113 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_114 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_115 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_116 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_117 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_118 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_119 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_120 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_121 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_122 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_123 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_124 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_125 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_126 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_127 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_128 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_129 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_130 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_131 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_132 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_133 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_134 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_135 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_136 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_137 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_138 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_139 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_140 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_141 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_142 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_143 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_144 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_145 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_146 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_147 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_148 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_149 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_150 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_151 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_152 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_153 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_154 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_155 : STD_LOGIC;
  signal p_Val2_84_1_1_fu_1068_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \p_Val2_84_1_1_fu_1068_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_84_1_1_fu_1068_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_84_1_1_fu_1068_p2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_84_1_1_fu_1068_p2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_84_1_1_fu_1068_p2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_84_1_1_fu_1068_p2_carry__1_n_5\ : STD_LOGIC;
  signal p_Val2_84_1_1_fu_1068_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_84_1_1_fu_1068_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_84_1_1_fu_1068_p2_carry_n_4 : STD_LOGIC;
  signal p_Val2_84_1_1_fu_1068_p2_carry_n_5 : STD_LOGIC;
  signal p_Val2_84_1_1_reg_1501 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal p_Val2_84_1_1_reg_15010 : STD_LOGIC;
  signal p_Val2_s_reg_15310 : STD_LOGIC;
  signal \p_Val2_s_reg_1531[0]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[1]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[2]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[4]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[5]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[7]_i_2_n_2\ : STD_LOGIC;
  signal r_V_8_1_2_reg_1506 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \r_V_8_1_2_reg_1506_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_8_1_2_reg_1506_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_8\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__0_n_9\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__1_n_4\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry__1_n_9\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_2_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_3_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_4_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_5_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_i_6_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_2\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_3\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_4\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_5\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_6\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_7\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_8\ : STD_LOGIC;
  signal \r_V_8_1_fu_1052_p2__0_carry_n_9\ : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_1900 : STD_LOGIC;
  signal right_border_buf_0_15_fu_194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_16_fu_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_17_fu_202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_18_fu_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_10_1_t_fu_614_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_1_t_reg_1416 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_10_2_t_fu_652_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_2_t_reg_1421 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_s_fu_576_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_s_reg_1411 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_assign_s_reg_1411[1]_i_2_n_2\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_18_fu_1660\ : STD_LOGIC;
  signal src_kernel_win_0_va_21_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_fu_1780 : STD_LOGIC;
  signal src_kernel_win_0_va_23_reg_1478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_reg_14780 : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_3_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_6_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_7_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_8_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_10_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_11_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_3_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_1485[7]_i_9_n_2\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_25_fu_989_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \start_once_reg_i_2__0_n_2\ : STD_LOGIC;
  signal t_V_2_reg_329 : STD_LOGIC;
  signal t_V_2_reg_3290 : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[6]_i_2_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \t_V_2_reg_329_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal t_V_reg_318 : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp4_reg_1516 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp4_reg_1516[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp6_fu_1137_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp6_fu_1137_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \tmp6_fu_1137_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \tmp6_fu_1137_p2__0_carry_n_2\ : STD_LOGIC;
  signal \tmp6_fu_1137_p2__0_carry_n_3\ : STD_LOGIC;
  signal \tmp6_fu_1137_p2__0_carry_n_4\ : STD_LOGIC;
  signal \tmp6_fu_1137_p2__0_carry_n_5\ : STD_LOGIC;
  signal tmp6_reg_1521 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp8_reg_1526 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_17_fu_714_p2 : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_n_5 : STD_LOGIC;
  signal tmp_19_fu_752_p2 : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_n_5 : STD_LOGIC;
  signal \tmp_2_reg_1396[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1396_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_3_fu_420_p2 : STD_LOGIC;
  signal tmp_3_reg_1404 : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_4_n_2\ : STD_LOGIC;
  signal tmp_458_not_fu_386_p2 : STD_LOGIC;
  signal tmp_458_not_reg_1386 : STD_LOGIC;
  signal \tmp_502_1_reg_1400[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_502_1_reg_1400[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_502_1_reg_1400[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_502_1_reg_1400_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_73_fu_802_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_73_reg_1444 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_73_reg_1444[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_78_fu_1082_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_79_fu_1101_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp_79_fu_1101_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tmp_79_reg_1511 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_79_reg_1511[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[4]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_79_reg_1511_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_s_fu_380_p2 : STD_LOGIC;
  signal tmp_s_reg_1382 : STD_LOGIC;
  signal x_reg_1439 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \x_reg_1439[2]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[3]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[3]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1439[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[4]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1439[7]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[7]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1439[7]_i_4_n_2\ : STD_LOGIC;
  signal \NLW_p_Val2_2_fu_1197_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_84_1_1_fu_1068_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_84_1_1_fu_1068_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_84_1_1_fu_1068_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_V_8_1_2_reg_1506_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_V_8_1_2_reg_1506_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_8_1_fu_1052_p2__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_8_1_fu_1052_p2__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp6_fu_1137_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp6_fu_1137_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_17_fu_714_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_17_fu_714_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_19_fu_752_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_19_fu_752_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair493";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_1426[0]_i_4\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \i_V_reg_1377[0]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \i_V_reg_1377[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \i_V_reg_1377[2]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \i_V_reg_1377[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \i_V_reg_1377[4]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \i_V_reg_1377[6]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \i_V_reg_1377[7]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \i_V_reg_1377[8]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \i_V_reg_1377[9]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1435[0]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \or_cond_i_reg_1456[0]_i_1\ : label is "soft_lutpair492";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_1\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_2\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_3\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_6\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry__0_i_7\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_1\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_2\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_3\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_4\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_5\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_6\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_2_fu_1197_p2__0_carry_i_7\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_1\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_2\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_3\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_4\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_5\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_6\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_7\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__0_i_8\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__1_i_2\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__1_i_3\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry__1_i_7\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_1\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_2\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_3\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_4\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_5\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_6\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_4_fu_1179_p2__1_carry_i_7\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \row_assign_10_1_t_reg_1416[1]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \row_assign_10_2_t_reg_1421[1]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \row_assign_s_reg_1411[1]_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_3\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_8\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_reg_1485[7]_i_10\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_reg_1485[7]_i_11\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_reg_1485[7]_i_2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_reg_1485[7]_i_3\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_reg_1485[7]_i_8\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \start_once_reg_i_2__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[10]_i_5\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[2]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[3]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[4]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[6]_i_2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[8]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[9]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \tmp_3_reg_1404[0]_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \tmp_3_reg_1404[0]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \tmp_502_1_reg_1400[0]_i_2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \tmp_502_1_reg_1400[0]_i_3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \tmp_73_reg_1444[1]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \x_reg_1439[2]_i_2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \x_reg_1439[3]_i_2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \x_reg_1439[3]_i_3\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \x_reg_1439[4]_i_2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \x_reg_1439[4]_i_3\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \x_reg_1439[7]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \x_reg_1439[7]_i_4\ : label is "soft_lutpair475";
begin
  ap_reg_grp_Filter2D_fu_52_ap_start_reg <= \^ap_reg_grp_filter2d_fu_52_ap_start_reg\;
  \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\;
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
  src_kernel_win_0_va_18_fu_1660 <= \^src_kernel_win_0_va_18_fu_1660\;
  \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0) <= \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0);
\A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I1 => img_3_data_stream_0_full_n,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_reg_pp0_iter2_exitcond388_i_reg_1426,
      I5 => k_buf_0_val_5_U_n_12,
      O => \^src_kernel_win_0_va_18_fu_1660\
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_3_data_stream_0_full_n,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => Q(1),
      I4 => k_buf_0_val_5_U_n_12,
      O => E(0)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDDDD"
    )
        port map (
      I0 => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[1]_2\,
      I3 => start_for_AddWeighted_U0_full_n,
      I4 => Sobel_U0_ap_start,
      O => internal_empty_n_reg(0)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__2_n_2\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_reg_grp_Filter2D_fu_52_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_2_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_2__2_n_2\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => Sobel_U0_ap_start,
      I1 => start_for_AddWeighted_U0_full_n,
      I2 => \ap_CS_fsm_reg[1]_2\,
      I3 => Q(0),
      I4 => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\,
      O => internal_empty_n_reg(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__2_n_2\,
      I3 => Q(1),
      O => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDDDDDDDDDD"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_2\,
      I1 => \ap_CS_fsm[2]_i_3__2_n_2\,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => img_3_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_2_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2__1_n_2\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__1_n_2\,
      I1 => \t_V_2_reg_329[10]_i_5_n_2\,
      I2 => img_2a_data_stream_0_empty_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_s_reg_1382,
      I5 => \icmp_reg_1391_reg_n_2_[0]\,
      O => \ap_CS_fsm[2]_i_3__2_n_2\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A008A8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[2]_i_4__1_n_2\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A0A0E000A0A0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_2\,
      I1 => k_buf_0_val_5_U_n_12,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm_reg[3]_0\,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I1 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I2 => p_Val2_84_0_1_reg_1496_reg_i_3_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2__2_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__1_n_2\,
      I3 => \exitcond388_i_reg_1426[0]_i_3_n_2\,
      I4 => \ap_enable_reg_pp0_iter0_i_2__1_n_2\,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_2\
    );
\ap_enable_reg_pp0_iter0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_329[10]_i_5_n_2\,
      I1 => img_2a_data_stream_0_empty_n,
      I2 => \icmp_reg_1391_reg_n_2_[0]\,
      I3 => tmp_s_reg_1382,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => k_buf_0_val_4_U_n_11,
      O => \ap_enable_reg_pp0_iter0_i_2__1_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_12,
      I1 => ap_enable_reg_pp0_iter5_reg_n_2,
      I2 => img_3_data_stream_0_full_n,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      O => ap_block_pp0_stage0_subdone0_in
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter3_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_enable_reg_pp0_iter3_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \ap_CS_fsm[2]_i_2__1_n_2\,
      I4 => ap_block_pp0_stage0_subdone0_in,
      O => \ap_enable_reg_pp0_iter5_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter5_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter5_reg_n_2,
      R => '0'
    );
ap_reg_grp_Filter2D_fu_52_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000E000E000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_2\,
      I1 => start_for_AddWeighted_U0_full_n,
      I2 => Sobel_U0_ap_start,
      I3 => Q(0),
      I4 => \ap_CS_fsm[0]_i_2__2_n_2\,
      I5 => ap_reg_grp_Filter2D_fu_52_ap_start,
      O => start_once_reg_reg
    );
\ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => brmerge_reg_1449,
      Q => ap_reg_pp0_iter1_brmerge_reg_1449,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => exitcond388_i_reg_1426,
      Q => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => or_cond_i_i_reg_1435,
      Q => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => tmp_73_reg_1444(0),
      Q => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_73_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => tmp_73_reg_1444(1),
      Q => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter2_exitcond388_i_reg_1426,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      Q => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      R => '0'
    );
\brmerge_reg_1449[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_458_not_reg_1386,
      I1 => tmp_17_fu_714_p2,
      O => brmerge_fu_806_p2
    );
\brmerge_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => brmerge_fu_806_p2,
      Q => brmerge_reg_1449,
      R => '0'
    );
\exitcond388_i_reg_1426[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_12,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => img_3_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => ap_reg_pp0_iter1_brmerge_reg_14490
    );
\exitcond388_i_reg_1426[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond388_i_reg_1426[0]_i_3_n_2\,
      O => exitcond388_i_fu_662_p2
    );
\exitcond388_i_reg_1426[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \exitcond388_i_reg_1426[0]_i_4_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => \t_V_2_reg_329_reg__0\(10),
      I4 => \t_V_2_reg_329_reg__0\(1),
      I5 => \x_reg_1439[4]_i_2_n_2\,
      O => \exitcond388_i_reg_1426[0]_i_3_n_2\
    );
\exitcond388_i_reg_1426[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(3),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => \t_V_2_reg_329_reg__0\(2),
      I3 => \t_V_2_reg_329_reg__0\(4),
      O => \exitcond388_i_reg_1426[0]_i_4_n_2\
    );
\exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => exitcond388_i_fu_662_p2,
      Q => exitcond388_i_reg_1426,
      R => '0'
    );
\i_V_reg_1377[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[0]\,
      O => i_V_fu_374_p2(0)
    );
\i_V_reg_1377[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[0]\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      O => i_V_fu_374_p2(1)
    );
\i_V_reg_1377[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[0]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      O => i_V_fu_374_p2(2)
    );
\i_V_reg_1377[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[0]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[3]\,
      O => i_V_fu_374_p2(3)
    );
\i_V_reg_1377[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[2]\,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      I3 => \t_V_reg_318_reg_n_2_[3]\,
      I4 => \t_V_reg_318_reg_n_2_[4]\,
      O => i_V_fu_374_p2(4)
    );
\i_V_reg_1377[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \t_V_reg_318_reg_n_2_[3]\,
      I5 => \t_V_reg_318_reg_n_2_[5]\,
      O => i_V_fu_374_p2(5)
    );
\i_V_reg_1377[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_1377[9]_i_2_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      O => i_V_fu_374_p2(6)
    );
\i_V_reg_1377[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \i_V_reg_1377[9]_i_2_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      O => i_V_fu_374_p2(7)
    );
\i_V_reg_1377[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \t_V_reg_318_reg_n_2_[7]\,
      I2 => \i_V_reg_1377[9]_i_2_n_2\,
      I3 => \t_V_reg_318_reg_n_2_[8]\,
      O => i_V_fu_374_p2(8)
    );
\i_V_reg_1377[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[8]\,
      I1 => \i_V_reg_1377[9]_i_2_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      I3 => \t_V_reg_318_reg_n_2_[6]\,
      I4 => \t_V_reg_318_reg_n_2_[9]\,
      O => i_V_fu_374_p2(9)
    );
\i_V_reg_1377[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \t_V_reg_318_reg_n_2_[3]\,
      I5 => \t_V_reg_318_reg_n_2_[5]\,
      O => \i_V_reg_1377[9]_i_2_n_2\
    );
\i_V_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(0),
      Q => i_V_reg_1377(0),
      R => '0'
    );
\i_V_reg_1377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(1),
      Q => i_V_reg_1377(1),
      R => '0'
    );
\i_V_reg_1377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(2),
      Q => i_V_reg_1377(2),
      R => '0'
    );
\i_V_reg_1377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(3),
      Q => i_V_reg_1377(3),
      R => '0'
    );
\i_V_reg_1377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(4),
      Q => i_V_reg_1377(4),
      R => '0'
    );
\i_V_reg_1377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(5),
      Q => i_V_reg_1377(5),
      R => '0'
    );
\i_V_reg_1377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(6),
      Q => i_V_reg_1377(6),
      R => '0'
    );
\i_V_reg_1377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(7),
      Q => i_V_reg_1377(7),
      R => '0'
    );
\i_V_reg_1377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(8),
      Q => i_V_reg_1377(8),
      R => '0'
    );
\i_V_reg_1377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(9),
      Q => i_V_reg_1377(9),
      R => '0'
    );
\icmp_reg_1391[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_2\,
      O => \icmp_reg_1391[0]_i_1_n_2\
    );
\icmp_reg_1391[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_reg_1391[0]_i_3_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      O => icmp_fu_402_p2
    );
\icmp_reg_1391[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_3_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[2]\,
      I2 => \t_V_reg_318_reg_n_2_[3]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[8]\,
      O => \icmp_reg_1391[0]_i_3_n_2\
    );
\icmp_reg_1391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => icmp_fu_402_p2,
      Q => \icmp_reg_1391_reg_n_2_[0]\,
      R => '0'
    );
image_filter_mac_qcK_U59: entity work.filtro_image_filter_0_0_image_filter_mac_qcK
     port map (
      D(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry__1_n_4\,
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry__1_n_9\,
      E(0) => src_kernel_win_0_va_23_reg_14780,
      O(3) => \r_V_8_1_fu_1052_p2__0_carry_n_6\,
      O(2) => \r_V_8_1_fu_1052_p2__0_carry_n_7\,
      O(1) => \r_V_8_1_fu_1052_p2__0_carry_n_8\,
      O(0) => \r_V_8_1_fu_1052_p2__0_carry_n_9\,
      P(0) => image_filter_mac_qcK_U59_n_2,
      PCOUT(47) => p_Val2_84_0_1_reg_1496_reg_n_108,
      PCOUT(46) => p_Val2_84_0_1_reg_1496_reg_n_109,
      PCOUT(45) => p_Val2_84_0_1_reg_1496_reg_n_110,
      PCOUT(44) => p_Val2_84_0_1_reg_1496_reg_n_111,
      PCOUT(43) => p_Val2_84_0_1_reg_1496_reg_n_112,
      PCOUT(42) => p_Val2_84_0_1_reg_1496_reg_n_113,
      PCOUT(41) => p_Val2_84_0_1_reg_1496_reg_n_114,
      PCOUT(40) => p_Val2_84_0_1_reg_1496_reg_n_115,
      PCOUT(39) => p_Val2_84_0_1_reg_1496_reg_n_116,
      PCOUT(38) => p_Val2_84_0_1_reg_1496_reg_n_117,
      PCOUT(37) => p_Val2_84_0_1_reg_1496_reg_n_118,
      PCOUT(36) => p_Val2_84_0_1_reg_1496_reg_n_119,
      PCOUT(35) => p_Val2_84_0_1_reg_1496_reg_n_120,
      PCOUT(34) => p_Val2_84_0_1_reg_1496_reg_n_121,
      PCOUT(33) => p_Val2_84_0_1_reg_1496_reg_n_122,
      PCOUT(32) => p_Val2_84_0_1_reg_1496_reg_n_123,
      PCOUT(31) => p_Val2_84_0_1_reg_1496_reg_n_124,
      PCOUT(30) => p_Val2_84_0_1_reg_1496_reg_n_125,
      PCOUT(29) => p_Val2_84_0_1_reg_1496_reg_n_126,
      PCOUT(28) => p_Val2_84_0_1_reg_1496_reg_n_127,
      PCOUT(27) => p_Val2_84_0_1_reg_1496_reg_n_128,
      PCOUT(26) => p_Val2_84_0_1_reg_1496_reg_n_129,
      PCOUT(25) => p_Val2_84_0_1_reg_1496_reg_n_130,
      PCOUT(24) => p_Val2_84_0_1_reg_1496_reg_n_131,
      PCOUT(23) => p_Val2_84_0_1_reg_1496_reg_n_132,
      PCOUT(22) => p_Val2_84_0_1_reg_1496_reg_n_133,
      PCOUT(21) => p_Val2_84_0_1_reg_1496_reg_n_134,
      PCOUT(20) => p_Val2_84_0_1_reg_1496_reg_n_135,
      PCOUT(19) => p_Val2_84_0_1_reg_1496_reg_n_136,
      PCOUT(18) => p_Val2_84_0_1_reg_1496_reg_n_137,
      PCOUT(17) => p_Val2_84_0_1_reg_1496_reg_n_138,
      PCOUT(16) => p_Val2_84_0_1_reg_1496_reg_n_139,
      PCOUT(15) => p_Val2_84_0_1_reg_1496_reg_n_140,
      PCOUT(14) => p_Val2_84_0_1_reg_1496_reg_n_141,
      PCOUT(13) => p_Val2_84_0_1_reg_1496_reg_n_142,
      PCOUT(12) => p_Val2_84_0_1_reg_1496_reg_n_143,
      PCOUT(11) => p_Val2_84_0_1_reg_1496_reg_n_144,
      PCOUT(10) => p_Val2_84_0_1_reg_1496_reg_n_145,
      PCOUT(9) => p_Val2_84_0_1_reg_1496_reg_n_146,
      PCOUT(8) => p_Val2_84_0_1_reg_1496_reg_n_147,
      PCOUT(7) => p_Val2_84_0_1_reg_1496_reg_n_148,
      PCOUT(6) => p_Val2_84_0_1_reg_1496_reg_n_149,
      PCOUT(5) => p_Val2_84_0_1_reg_1496_reg_n_150,
      PCOUT(4) => p_Val2_84_0_1_reg_1496_reg_n_151,
      PCOUT(3) => p_Val2_84_0_1_reg_1496_reg_n_152,
      PCOUT(2) => p_Val2_84_0_1_reg_1496_reg_n_153,
      PCOUT(1) => p_Val2_84_0_1_reg_1496_reg_n_154,
      PCOUT(0) => p_Val2_84_0_1_reg_1496_reg_n_155,
      Q(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      S(1) => image_filter_mac_qcK_U59_n_17,
      S(0) => image_filter_mac_qcK_U59_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter5_reg => image_filter_mac_qcK_U59_n_4,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ => image_filter_mac_qcK_U59_n_14,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\ => image_filter_mac_qcK_U59_n_5,
      \ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]_0\ => image_filter_mac_qcK_U59_n_15,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      \^p\(0) => p_Val2_84_1_1_fu_1068_p2(1),
      p_0(3) => image_filter_mac_qcK_U59_n_20,
      p_0(2) => image_filter_mac_qcK_U59_n_21,
      p_0(1) => image_filter_mac_qcK_U59_n_22,
      p_0(0) => image_filter_mac_qcK_U59_n_23,
      p_1(3) => image_filter_mac_qcK_U59_n_24,
      p_1(2) => image_filter_mac_qcK_U59_n_25,
      p_1(1) => image_filter_mac_qcK_U59_n_26,
      p_1(0) => image_filter_mac_qcK_U59_n_27,
      p_2(2) => image_filter_mac_qcK_U59_n_28,
      p_2(1) => image_filter_mac_qcK_U59_n_29,
      p_2(0) => image_filter_mac_qcK_U59_n_30,
      p_3(1) => image_filter_mac_qcK_U59_n_31,
      p_3(0) => image_filter_mac_qcK_U59_n_32,
      p_4(2) => image_filter_mac_qcK_U59_n_33,
      p_4(1) => image_filter_mac_qcK_U59_n_34,
      p_4(0) => image_filter_mac_qcK_U59_n_35,
      p_5(3) => image_filter_mac_qcK_U59_n_36,
      p_5(2) => image_filter_mac_qcK_U59_n_37,
      p_5(1) => image_filter_mac_qcK_U59_n_38,
      p_5(0) => image_filter_mac_qcK_U59_n_39,
      p_6 => \icmp_reg_1391_reg_n_2_[0]\,
      p_7 => ap_enable_reg_pp0_iter5_reg_n_2,
      p_8 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      p_9 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      \p_Val2_84_1_1_reg_1501_reg[8]\(3) => \r_V_8_1_fu_1052_p2__0_carry__0_n_6\,
      \p_Val2_84_1_1_reg_1501_reg[8]\(2) => \r_V_8_1_fu_1052_p2__0_carry__0_n_7\,
      \p_Val2_84_1_1_reg_1501_reg[8]\(1) => \r_V_8_1_fu_1052_p2__0_carry__0_n_8\,
      \p_Val2_84_1_1_reg_1501_reg[8]\(0) => \r_V_8_1_fu_1052_p2__0_carry__0_n_9\,
      \right_border_buf_0_17_fu_202_reg[0]\ => image_filter_mac_qcK_U59_n_6,
      \right_border_buf_0_17_fu_202_reg[1]\ => image_filter_mac_qcK_U59_n_7,
      \right_border_buf_0_17_fu_202_reg[2]\ => image_filter_mac_qcK_U59_n_8,
      \right_border_buf_0_17_fu_202_reg[3]\ => image_filter_mac_qcK_U59_n_9,
      \right_border_buf_0_17_fu_202_reg[4]\ => image_filter_mac_qcK_U59_n_10,
      \right_border_buf_0_17_fu_202_reg[5]\ => image_filter_mac_qcK_U59_n_11,
      \right_border_buf_0_17_fu_202_reg[6]\ => image_filter_mac_qcK_U59_n_12,
      \right_border_buf_0_17_fu_202_reg[7]\ => image_filter_mac_qcK_U59_n_13,
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(1),
      \row_assign_10_2_t_reg_1421_reg[1]\ => image_filter_mac_qcK_U59_n_16,
      \src_kernel_win_0_va_24_reg_1485[7]_i_4\(7 downto 0) => right_border_buf_0_17_fu_202(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485[7]_i_4_0\(7 downto 0) => right_border_buf_0_16_fu_198(7 downto 0),
      \tmp6_reg_1521_reg[7]\(6 downto 0) => tmp_78_fu_1082_p1(7 downto 1),
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
k_buf_0_val_3_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => k_buf_0_val_5_U_n_28,
      p_0(7 downto 0) => right_border_buf_0_15_fu_194(7 downto 0),
      p_1 => image_filter_mac_qcK_U59_n_5,
      p_10 => k_buf_0_val_5_U_n_24,
      p_11 => k_buf_0_val_5_U_n_25,
      p_12 => k_buf_0_val_5_U_n_26,
      p_13 => k_buf_0_val_5_U_n_27,
      p_14 => image_filter_mac_qcK_U59_n_6,
      p_15 => image_filter_mac_qcK_U59_n_7,
      p_16 => image_filter_mac_qcK_U59_n_8,
      p_17 => image_filter_mac_qcK_U59_n_9,
      p_18 => image_filter_mac_qcK_U59_n_10,
      p_19 => image_filter_mac_qcK_U59_n_11,
      p_2(7 downto 0) => right_border_buf_0_18_fu_206(7 downto 0),
      p_20 => image_filter_mac_qcK_U59_n_12,
      p_3 => image_filter_mac_qcK_U59_n_15,
      p_4 => image_filter_mac_qcK_U59_n_14,
      p_5 => image_filter_mac_qcK_U59_n_16,
      p_6 => image_filter_mac_qcK_U59_n_13,
      p_7 => k_buf_0_val_5_U_n_21,
      p_8 => k_buf_0_val_5_U_n_22,
      p_9 => k_buf_0_val_5_U_n_23,
      ram_reg(7 downto 0) => \A__3\(7 downto 0),
      \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0) => col_buf_0_val_0_0_fu_861_p3(7 downto 0),
      \right_border_buf_0_15_fu_194_reg[0]\ => k_buf_0_val_3_U_n_27,
      \right_border_buf_0_15_fu_194_reg[1]\ => k_buf_0_val_3_U_n_28,
      \right_border_buf_0_15_fu_194_reg[2]\ => k_buf_0_val_3_U_n_29,
      \right_border_buf_0_15_fu_194_reg[3]\ => k_buf_0_val_3_U_n_30,
      \right_border_buf_0_15_fu_194_reg[4]\ => k_buf_0_val_3_U_n_31,
      \right_border_buf_0_15_fu_194_reg[5]\ => k_buf_0_val_3_U_n_32,
      \right_border_buf_0_15_fu_194_reg[6]\ => k_buf_0_val_3_U_n_33,
      \right_border_buf_0_15_fu_194_reg[7]\ => k_buf_0_val_3_U_n_18,
      \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0) => right_border_buf_0_14_fu_190(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_186(7 downto 0),
      row_assign_s_reg_1411(1 downto 0) => row_assign_s_reg_1411(1 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[0]\ => \src_kernel_win_0_va_24_reg_1485[0]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[0]_0\ => k_buf_0_val_4_U_n_29,
      \src_kernel_win_0_va_24_reg_1485_reg[1]\ => \src_kernel_win_0_va_24_reg_1485[1]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[1]_0\ => k_buf_0_val_4_U_n_30,
      \src_kernel_win_0_va_24_reg_1485_reg[2]\ => \src_kernel_win_0_va_24_reg_1485[2]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[2]_0\ => k_buf_0_val_4_U_n_31,
      \src_kernel_win_0_va_24_reg_1485_reg[3]\ => \src_kernel_win_0_va_24_reg_1485[3]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[3]_0\ => k_buf_0_val_4_U_n_32,
      \src_kernel_win_0_va_24_reg_1485_reg[4]\ => \src_kernel_win_0_va_24_reg_1485[4]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[4]_0\ => k_buf_0_val_4_U_n_33,
      \src_kernel_win_0_va_24_reg_1485_reg[5]\ => \src_kernel_win_0_va_24_reg_1485[5]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[5]_0\ => k_buf_0_val_4_U_n_34,
      \src_kernel_win_0_va_24_reg_1485_reg[6]\ => \src_kernel_win_0_va_24_reg_1485[6]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[6]_0\ => k_buf_0_val_4_U_n_35,
      \src_kernel_win_0_va_24_reg_1485_reg[7]\ => \src_kernel_win_0_va_24_reg_1485[7]_i_2_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_0\ => \src_kernel_win_0_va_24_reg_1485[7]_i_3_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_1\(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ => \src_kernel_win_0_va_24_reg_1485[7]_i_4_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_3\ => k_buf_0_val_4_U_n_36,
      tmp_3_reg_1404 => tmp_3_reg_1404
    );
\k_buf_0_val_3_addr_reg_1460[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040404040"
    )
        port map (
      I0 => exitcond388_i_reg_1426,
      I1 => k_buf_0_val_5_U_n_12,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I4 => img_3_data_stream_0_full_n,
      I5 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => k_buf_0_val_3_addr_reg_14600
    );
\k_buf_0_val_3_addr_reg_1460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => tmp_73_reg_1444(0),
      Q => k_buf_0_val_5_addr_reg_1472(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(10),
      Q => k_buf_0_val_5_addr_reg_1472(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => tmp_73_reg_1444(1),
      Q => k_buf_0_val_5_addr_reg_1472(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(2),
      Q => k_buf_0_val_5_addr_reg_1472(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(3),
      Q => k_buf_0_val_5_addr_reg_1472(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(4),
      Q => k_buf_0_val_5_addr_reg_1472(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(5),
      Q => k_buf_0_val_5_addr_reg_1472(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(6),
      Q => k_buf_0_val_5_addr_reg_1472(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(7),
      Q => k_buf_0_val_5_addr_reg_1472(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(8),
      Q => k_buf_0_val_5_addr_reg_1472(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(9),
      Q => k_buf_0_val_5_addr_reg_1472(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_26
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => C(7 downto 0),
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ => k_buf_0_val_4_U_n_10,
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ => k_buf_0_val_4_U_n_11,
      \icmp_reg_1391_reg[0]\ => \icmp_reg_1391_reg[0]_0\,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg(7 downto 0) => col_buf_0_val_1_0_fu_880_p3(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1 => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      ram_reg_2 => \icmp_reg_1391_reg_n_2_[0]\,
      ram_reg_3 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      \right_border_buf_0_16_fu_198_reg[7]\(7 downto 0) => right_border_buf_0_17_fu_202(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0) => right_border_buf_0_16_fu_198(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_1\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[0]\ => k_buf_0_val_4_U_n_29,
      \right_border_buf_0_s_fu_186_reg[1]\ => k_buf_0_val_4_U_n_30,
      \right_border_buf_0_s_fu_186_reg[2]\ => k_buf_0_val_4_U_n_31,
      \right_border_buf_0_s_fu_186_reg[3]\ => k_buf_0_val_4_U_n_32,
      \right_border_buf_0_s_fu_186_reg[4]\ => k_buf_0_val_4_U_n_33,
      \right_border_buf_0_s_fu_186_reg[5]\ => k_buf_0_val_4_U_n_34,
      \right_border_buf_0_s_fu_186_reg[6]\ => k_buf_0_val_4_U_n_35,
      \right_border_buf_0_s_fu_186_reg[7]\ => k_buf_0_val_4_U_n_36,
      \src_kernel_win_0_va_23_reg_1478_reg[0]\ => k_buf_0_val_3_U_n_27,
      \src_kernel_win_0_va_23_reg_1478_reg[1]\ => k_buf_0_val_3_U_n_28,
      \src_kernel_win_0_va_23_reg_1478_reg[2]\ => k_buf_0_val_3_U_n_29,
      \src_kernel_win_0_va_23_reg_1478_reg[3]\ => k_buf_0_val_3_U_n_30,
      \src_kernel_win_0_va_23_reg_1478_reg[4]\ => k_buf_0_val_3_U_n_31,
      \src_kernel_win_0_va_23_reg_1478_reg[5]\ => k_buf_0_val_3_U_n_32,
      \src_kernel_win_0_va_23_reg_1478_reg[6]\ => \src_kernel_win_0_va_23_reg_1478[7]_i_3_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ => \src_kernel_win_0_va_23_reg_1478[7]_i_4_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ => k_buf_0_val_3_U_n_33,
      \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_0\(7 downto 0) => right_border_buf_0_18_fu_206(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ => k_buf_0_val_3_U_n_18,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_2\ => \src_kernel_win_0_va_23_reg_1478[7]_i_6_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_3\ => \src_kernel_win_0_va_23_reg_1478[7]_i_7_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_4\ => \src_kernel_win_0_va_23_reg_1478[7]_i_8_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]\ => \src_kernel_win_0_va_24_reg_1485[7]_i_9_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_186(7 downto 0),
      \src_kernel_win_0_va_24_reg_1485_reg[7]_1\ => \src_kernel_win_0_va_24_reg_1485[7]_i_10_n_2\,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_2\ => \src_kernel_win_0_va_24_reg_1485[7]_i_11_n_2\,
      \t_V_2_reg_329_reg[0]\ => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      \t_V_2_reg_329_reg[0]_0\ => ap_enable_reg_pp0_iter5_reg_n_2,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
k_buf_0_val_5_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_27
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => col_buf_0_val_2_0_fu_899_p3(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => k_buf_0_val_5_U_n_12,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p(7 downto 0) => \^ram_reg\(7 downto 0),
      ram_reg(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      ram_reg_0 => k_buf_0_val_5_U_n_21,
      ram_reg_1 => k_buf_0_val_5_U_n_22,
      ram_reg_10 => \tmp_2_reg_1396_reg_n_2_[0]\,
      ram_reg_11 => \icmp_reg_1391_reg_n_2_[0]\,
      ram_reg_12(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_13 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      ram_reg_14 => ap_enable_reg_pp0_iter5_reg_n_2,
      ram_reg_15 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      ram_reg_2 => k_buf_0_val_5_U_n_23,
      ram_reg_3 => k_buf_0_val_5_U_n_24,
      ram_reg_4 => k_buf_0_val_5_U_n_25,
      ram_reg_5 => k_buf_0_val_5_U_n_26,
      ram_reg_6 => k_buf_0_val_5_U_n_27,
      ram_reg_7 => k_buf_0_val_5_U_n_28,
      ram_reg_8(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_9 => k_buf_0_val_4_U_n_10,
      \right_border_buf_0_18_fu_206_reg[0]\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]\(7 downto 0) => right_border_buf_0_15_fu_194(7 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0) => right_border_buf_0_18_fu_206(7 downto 0),
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(1),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(0),
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__1_n_2\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555959555555555"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => k_buf_0_val_4_U_n_10,
      I2 => Q(1),
      I3 => tmp_s_reg_1382,
      I4 => \icmp_reg_1391_reg_n_2_[0]\,
      I5 => img_2a_data_stream_0_empty_n,
      O => \mOutPtr[0]_i_2__1_n_2\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000000000000"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => Q(1),
      I2 => tmp_s_reg_1382,
      I3 => \icmp_reg_1391_reg_n_2_[0]\,
      I4 => img_2a_data_stream_0_empty_n,
      I5 => \mOutPtr_reg[1]\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_12,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I4 => img_3_data_stream_0_full_n,
      O => \ap_CS_fsm_reg[1]_1\
    );
\mOutPtr[1]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DFFFFFF"
    )
        port map (
      I0 => img_2a_data_stream_0_empty_n,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => tmp_s_reg_1382,
      I3 => Q(1),
      I4 => k_buf_0_val_4_U_n_10,
      I5 => \mOutPtr_reg[1]\,
      O => internal_empty_n_reg_0
    );
\or_cond_i_i_reg_1435[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_3_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => k_buf_0_val_5_U_n_12,
      I5 => \exitcond388_i_reg_1426[0]_i_3_n_2\,
      O => brmerge_reg_14490
    );
\or_cond_i_i_reg_1435[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => tmp_17_fu_714_p2,
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => \t_V_2_reg_329_reg__0\(8),
      I4 => \t_V_2_reg_329_reg__0\(10),
      O => p_0_in6_out
    );
\or_cond_i_i_reg_1435[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \x_reg_1439[7]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(7),
      I2 => \t_V_2_reg_329_reg__0\(5),
      I3 => \t_V_2_reg_329_reg__0\(6),
      O => \or_cond_i_i_reg_1435[0]_i_3_n_2\
    );
\or_cond_i_i_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => p_0_in6_out,
      Q => or_cond_i_i_reg_1435,
      R => '0'
    );
\or_cond_i_reg_1456[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(1),
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => \or_cond_i_reg_1456[0]_i_2_n_2\,
      O => or_cond_i_fu_811_p2
    );
\or_cond_i_reg_1456[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(2),
      I1 => \t_V_2_reg_329_reg__0\(9),
      I2 => \t_V_2_reg_329_reg__0\(8),
      I3 => \t_V_2_reg_329_reg__0\(10),
      I4 => \x_reg_1439[2]_i_2_n_2\,
      O => \or_cond_i_reg_1456[0]_i_2_n_2\
    );
\or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => or_cond_i_fu_811_p2,
      Q => or_cond_i_reg_1456,
      R => '0'
    );
\p_Val2_2_fu_1197_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_2_fu_1197_p2__0_carry_n_2\,
      CO(2) => \p_Val2_2_fu_1197_p2__0_carry_n_3\,
      CO(1) => \p_Val2_2_fu_1197_p2__0_carry_n_4\,
      CO(0) => \p_Val2_2_fu_1197_p2__0_carry_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_2_fu_1197_p2__0_carry_i_1_n_2\,
      DI(2) => \p_Val2_2_fu_1197_p2__0_carry_i_2_n_2\,
      DI(1) => \p_Val2_2_fu_1197_p2__0_carry_i_3_n_2\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_2_fu_1197_p2(3 downto 0),
      S(3) => \p_Val2_2_fu_1197_p2__0_carry_i_4_n_2\,
      S(2) => \p_Val2_2_fu_1197_p2__0_carry_i_5_n_2\,
      S(1) => \p_Val2_2_fu_1197_p2__0_carry_i_6_n_2\,
      S(0) => \p_Val2_2_fu_1197_p2__0_carry_i_7_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_1197_p2__0_carry_n_2\,
      CO(3) => \NLW_p_Val2_2_fu_1197_p2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_2_fu_1197_p2__0_carry__0_n_3\,
      CO(1) => \p_Val2_2_fu_1197_p2__0_carry__0_n_4\,
      CO(0) => \p_Val2_2_fu_1197_p2__0_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_2_fu_1197_p2__0_carry__0_i_1_n_2\,
      DI(1) => \p_Val2_2_fu_1197_p2__0_carry__0_i_2_n_2\,
      DI(0) => \p_Val2_2_fu_1197_p2__0_carry__0_i_3_n_2\,
      O(3 downto 0) => p_Val2_2_fu_1197_p2(7 downto 4),
      S(3) => \p_Val2_2_fu_1197_p2__0_carry__0_i_4_n_2\,
      S(2) => \p_Val2_2_fu_1197_p2__0_carry__0_i_5_n_2\,
      S(1) => \p_Val2_2_fu_1197_p2__0_carry__0_i_6_n_2\,
      S(0) => \p_Val2_2_fu_1197_p2__0_carry__0_i_7_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(5),
      I1 => tmp_79_reg_1511(5),
      I2 => tmp6_reg_1521(5),
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_1_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(4),
      I1 => tmp_79_reg_1511(4),
      I2 => tmp6_reg_1521(4),
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_2_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(3),
      I1 => tmp_79_reg_1511(3),
      I2 => tmp6_reg_1521(3),
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_3_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp6_reg_1521(6),
      I1 => tmp_79_reg_1511(6),
      I2 => tmp8_reg_1526(6),
      I3 => tmp_79_reg_1511(7),
      I4 => tmp8_reg_1526(7),
      I5 => tmp6_reg_1521(7),
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_4_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_2_fu_1197_p2__0_carry__0_i_1_n_2\,
      I1 => tmp_79_reg_1511(6),
      I2 => tmp8_reg_1526(6),
      I3 => tmp6_reg_1521(6),
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_5_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp8_reg_1526(5),
      I1 => tmp_79_reg_1511(5),
      I2 => tmp6_reg_1521(5),
      I3 => \p_Val2_2_fu_1197_p2__0_carry__0_i_2_n_2\,
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_6_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp8_reg_1526(4),
      I1 => tmp_79_reg_1511(4),
      I2 => tmp6_reg_1521(4),
      I3 => \p_Val2_2_fu_1197_p2__0_carry__0_i_3_n_2\,
      O => \p_Val2_2_fu_1197_p2__0_carry__0_i_7_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(2),
      I1 => tmp_79_reg_1511(2),
      I2 => tmp6_reg_1521(2),
      O => \p_Val2_2_fu_1197_p2__0_carry_i_1_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(1),
      I1 => tmp_79_reg_1511(1),
      I2 => tmp6_reg_1521(1),
      O => \p_Val2_2_fu_1197_p2__0_carry_i_2_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp8_reg_1526(0),
      I1 => tmp_79_reg_1511(0),
      I2 => tmp6_reg_1521(0),
      O => \p_Val2_2_fu_1197_p2__0_carry_i_3_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp8_reg_1526(3),
      I1 => tmp_79_reg_1511(3),
      I2 => tmp6_reg_1521(3),
      I3 => \p_Val2_2_fu_1197_p2__0_carry_i_1_n_2\,
      O => \p_Val2_2_fu_1197_p2__0_carry_i_4_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp8_reg_1526(2),
      I1 => tmp_79_reg_1511(2),
      I2 => tmp6_reg_1521(2),
      I3 => \p_Val2_2_fu_1197_p2__0_carry_i_2_n_2\,
      O => \p_Val2_2_fu_1197_p2__0_carry_i_5_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp8_reg_1526(1),
      I1 => tmp_79_reg_1511(1),
      I2 => tmp6_reg_1521(1),
      I3 => \p_Val2_2_fu_1197_p2__0_carry_i_3_n_2\,
      O => \p_Val2_2_fu_1197_p2__0_carry_i_6_n_2\
    );
\p_Val2_2_fu_1197_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp8_reg_1526(0),
      I1 => tmp_79_reg_1511(0),
      I2 => tmp6_reg_1521(0),
      O => \p_Val2_2_fu_1197_p2__0_carry_i_7_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_4_fu_1179_p2__1_carry_n_2\,
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_4_fu_1179_p2__1_carry_i_1_n_2\,
      DI(2) => \p_Val2_4_fu_1179_p2__1_carry_i_2_n_2\,
      DI(1) => \p_Val2_4_fu_1179_p2__1_carry_i_3_n_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_4_fu_1179_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_4_fu_1179_p2__1_carry_i_4_n_2\,
      S(2) => \p_Val2_4_fu_1179_p2__1_carry_i_5_n_2\,
      S(1) => \p_Val2_4_fu_1179_p2__1_carry_i_6_n_2\,
      S(0) => \p_Val2_4_fu_1179_p2__1_carry_i_7_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_fu_1179_p2__1_carry_n_2\,
      CO(3) => \p_Val2_4_fu_1179_p2__1_carry__0_n_2\,
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry__0_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry__0_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_4_fu_1179_p2__1_carry__0_i_1_n_2\,
      DI(2) => \p_Val2_4_fu_1179_p2__1_carry__0_i_2_n_2\,
      DI(1) => \p_Val2_4_fu_1179_p2__1_carry__0_i_3_n_2\,
      DI(0) => \p_Val2_4_fu_1179_p2__1_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_p_Val2_4_fu_1179_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_4_fu_1179_p2__1_carry__0_i_5_n_2\,
      S(2) => \p_Val2_4_fu_1179_p2__1_carry__0_i_6_n_2\,
      S(1) => \p_Val2_4_fu_1179_p2__1_carry__0_i_7_n_2\,
      S(0) => \p_Val2_4_fu_1179_p2__1_carry__0_i_8_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(6),
      I1 => tmp4_reg_1516(6),
      I2 => r_V_8_1_2_reg_1506(6),
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_1_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(5),
      I1 => tmp4_reg_1516(5),
      I2 => r_V_8_1_2_reg_1506(5),
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_2_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(4),
      I1 => tmp4_reg_1516(4),
      I2 => r_V_8_1_2_reg_1506(4),
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_3_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(3),
      I1 => tmp4_reg_1516(3),
      I2 => r_V_8_1_2_reg_1506(3),
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_4_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(7),
      I1 => tmp4_reg_1516(7),
      I2 => r_V_8_1_2_reg_1506(7),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__0_i_1_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_5_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(6),
      I1 => tmp4_reg_1516(6),
      I2 => r_V_8_1_2_reg_1506(6),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__0_i_2_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_6_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(5),
      I1 => tmp4_reg_1516(5),
      I2 => r_V_8_1_2_reg_1506(5),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__0_i_3_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_7_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(4),
      I1 => tmp4_reg_1516(4),
      I2 => r_V_8_1_2_reg_1506(4),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__0_i_4_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry__0_i_8_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_fu_1179_p2__1_carry__0_n_2\,
      CO(3) => \NLW_p_Val2_4_fu_1179_p2__1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry__1_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry__1_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_4_fu_1179_p2__1_carry__1_i_1_n_2\,
      DI(1) => \p_Val2_4_fu_1179_p2__1_carry__1_i_2_n_2\,
      DI(0) => \p_Val2_4_fu_1179_p2__1_carry__1_i_3_n_2\,
      O(3) => isneg_fu_1185_p3,
      O(2) => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      O(1) => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      O(0) => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      S(3) => \p_Val2_4_fu_1179_p2__1_carry__1_i_4_n_2\,
      S(2) => \p_Val2_4_fu_1179_p2__1_carry__1_i_5_n_2\,
      S(1) => \p_Val2_4_fu_1179_p2__1_carry__1_i_6_n_2\,
      S(0) => \p_Val2_4_fu_1179_p2__1_carry__1_i_7_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1516(10),
      I1 => p_Val2_84_1_1_reg_1501(10),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_1_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(8),
      I1 => tmp4_reg_1516(8),
      I2 => r_V_8_1_2_reg_1506(8),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_2_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(7),
      I1 => tmp4_reg_1516(7),
      I2 => r_V_8_1_2_reg_1506(7),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_3_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => tmp4_reg_1516(10),
      I1 => p_Val2_84_1_1_reg_1501(10),
      I2 => p_Val2_84_1_1_reg_1501(11),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_4_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(10),
      I1 => r_V_8_1_2_reg_1506(9),
      I2 => tmp4_reg_1516(10),
      I3 => p_Val2_84_1_1_reg_1501(9),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_5_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_i_2_n_2\,
      I1 => tmp4_reg_1516(10),
      I2 => p_Val2_84_1_1_reg_1501(9),
      I3 => r_V_8_1_2_reg_1506(9),
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_6_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(8),
      I1 => tmp4_reg_1516(8),
      I2 => r_V_8_1_2_reg_1506(8),
      I3 => \p_Val2_4_fu_1179_p2__1_carry__1_i_3_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry__1_i_7_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(2),
      I1 => tmp4_reg_1516(2),
      I2 => r_V_8_1_2_reg_1506(2),
      O => \p_Val2_4_fu_1179_p2__1_carry_i_1_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(1),
      I1 => tmp4_reg_1516(1),
      I2 => r_V_8_1_2_reg_1506(1),
      O => \p_Val2_4_fu_1179_p2__1_carry_i_2_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp6_reg_1521(0),
      I1 => tmp4_reg_1516(0),
      O => \p_Val2_4_fu_1179_p2__1_carry_i_3_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(3),
      I1 => tmp4_reg_1516(3),
      I2 => r_V_8_1_2_reg_1506(3),
      I3 => \p_Val2_4_fu_1179_p2__1_carry_i_1_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry_i_4_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(2),
      I1 => tmp4_reg_1516(2),
      I2 => r_V_8_1_2_reg_1506(2),
      I3 => \p_Val2_4_fu_1179_p2__1_carry_i_2_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry_i_5_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_84_1_1_reg_1501(1),
      I1 => tmp4_reg_1516(1),
      I2 => r_V_8_1_2_reg_1506(1),
      I3 => \p_Val2_4_fu_1179_p2__1_carry_i_3_n_2\,
      O => \p_Val2_4_fu_1179_p2__1_carry_i_6_n_2\
    );
\p_Val2_4_fu_1179_p2__1_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp6_reg_1521(0),
      I1 => tmp4_reg_1516(0),
      O => \p_Val2_4_fu_1179_p2__1_carry_i_7_n_2\
    );
p_Val2_84_0_1_reg_1496_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => src_kernel_win_0_va_21_fu_178(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_84_0_1_reg_1496_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => src_kernel_win_0_va_21_fu_1780,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_NS_fsm1,
      CEC => src_kernel_win_0_va_21_fu_1780,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_84_0_1_reg_14960,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_84_0_1_reg_1496_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_84_0_1_reg_1496_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_84_0_1_reg_1496_reg_n_108,
      PCOUT(46) => p_Val2_84_0_1_reg_1496_reg_n_109,
      PCOUT(45) => p_Val2_84_0_1_reg_1496_reg_n_110,
      PCOUT(44) => p_Val2_84_0_1_reg_1496_reg_n_111,
      PCOUT(43) => p_Val2_84_0_1_reg_1496_reg_n_112,
      PCOUT(42) => p_Val2_84_0_1_reg_1496_reg_n_113,
      PCOUT(41) => p_Val2_84_0_1_reg_1496_reg_n_114,
      PCOUT(40) => p_Val2_84_0_1_reg_1496_reg_n_115,
      PCOUT(39) => p_Val2_84_0_1_reg_1496_reg_n_116,
      PCOUT(38) => p_Val2_84_0_1_reg_1496_reg_n_117,
      PCOUT(37) => p_Val2_84_0_1_reg_1496_reg_n_118,
      PCOUT(36) => p_Val2_84_0_1_reg_1496_reg_n_119,
      PCOUT(35) => p_Val2_84_0_1_reg_1496_reg_n_120,
      PCOUT(34) => p_Val2_84_0_1_reg_1496_reg_n_121,
      PCOUT(33) => p_Val2_84_0_1_reg_1496_reg_n_122,
      PCOUT(32) => p_Val2_84_0_1_reg_1496_reg_n_123,
      PCOUT(31) => p_Val2_84_0_1_reg_1496_reg_n_124,
      PCOUT(30) => p_Val2_84_0_1_reg_1496_reg_n_125,
      PCOUT(29) => p_Val2_84_0_1_reg_1496_reg_n_126,
      PCOUT(28) => p_Val2_84_0_1_reg_1496_reg_n_127,
      PCOUT(27) => p_Val2_84_0_1_reg_1496_reg_n_128,
      PCOUT(26) => p_Val2_84_0_1_reg_1496_reg_n_129,
      PCOUT(25) => p_Val2_84_0_1_reg_1496_reg_n_130,
      PCOUT(24) => p_Val2_84_0_1_reg_1496_reg_n_131,
      PCOUT(23) => p_Val2_84_0_1_reg_1496_reg_n_132,
      PCOUT(22) => p_Val2_84_0_1_reg_1496_reg_n_133,
      PCOUT(21) => p_Val2_84_0_1_reg_1496_reg_n_134,
      PCOUT(20) => p_Val2_84_0_1_reg_1496_reg_n_135,
      PCOUT(19) => p_Val2_84_0_1_reg_1496_reg_n_136,
      PCOUT(18) => p_Val2_84_0_1_reg_1496_reg_n_137,
      PCOUT(17) => p_Val2_84_0_1_reg_1496_reg_n_138,
      PCOUT(16) => p_Val2_84_0_1_reg_1496_reg_n_139,
      PCOUT(15) => p_Val2_84_0_1_reg_1496_reg_n_140,
      PCOUT(14) => p_Val2_84_0_1_reg_1496_reg_n_141,
      PCOUT(13) => p_Val2_84_0_1_reg_1496_reg_n_142,
      PCOUT(12) => p_Val2_84_0_1_reg_1496_reg_n_143,
      PCOUT(11) => p_Val2_84_0_1_reg_1496_reg_n_144,
      PCOUT(10) => p_Val2_84_0_1_reg_1496_reg_n_145,
      PCOUT(9) => p_Val2_84_0_1_reg_1496_reg_n_146,
      PCOUT(8) => p_Val2_84_0_1_reg_1496_reg_n_147,
      PCOUT(7) => p_Val2_84_0_1_reg_1496_reg_n_148,
      PCOUT(6) => p_Val2_84_0_1_reg_1496_reg_n_149,
      PCOUT(5) => p_Val2_84_0_1_reg_1496_reg_n_150,
      PCOUT(4) => p_Val2_84_0_1_reg_1496_reg_n_151,
      PCOUT(3) => p_Val2_84_0_1_reg_1496_reg_n_152,
      PCOUT(2) => p_Val2_84_0_1_reg_1496_reg_n_153,
      PCOUT(1) => p_Val2_84_0_1_reg_1496_reg_n_154,
      PCOUT(0) => p_Val2_84_0_1_reg_1496_reg_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_84_0_1_reg_1496_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_84_0_1_reg_1496_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm1
    );
p_Val2_84_0_1_reg_1496_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => p_Val2_84_0_1_reg_1496_reg_i_3_n_2,
      I1 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I2 => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I5 => k_buf_0_val_4_U_n_11,
      O => p_Val2_84_0_1_reg_14960
    );
p_Val2_84_0_1_reg_1496_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => img_2a_data_stream_0_empty_n,
      O => p_Val2_84_0_1_reg_1496_reg_i_3_n_2
    );
p_Val2_84_1_1_fu_1068_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_84_1_1_fu_1068_p2_carry_n_2,
      CO(2) => p_Val2_84_1_1_fu_1068_p2_carry_n_3,
      CO(1) => p_Val2_84_1_1_fu_1068_p2_carry_n_4,
      CO(0) => p_Val2_84_1_1_fu_1068_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => \r_V_8_1_fu_1052_p2__0_carry_n_6\,
      DI(2) => \r_V_8_1_fu_1052_p2__0_carry_n_7\,
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry_n_8\,
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry_n_9\,
      O(3 downto 1) => p_Val2_84_1_1_fu_1068_p2(4 downto 2),
      O(0) => NLW_p_Val2_84_1_1_fu_1068_p2_carry_O_UNCONNECTED(0),
      S(3) => image_filter_mac_qcK_U59_n_20,
      S(2) => image_filter_mac_qcK_U59_n_21,
      S(1) => image_filter_mac_qcK_U59_n_22,
      S(0) => image_filter_mac_qcK_U59_n_23
    );
\p_Val2_84_1_1_fu_1068_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_84_1_1_fu_1068_p2_carry_n_2,
      CO(3) => \p_Val2_84_1_1_fu_1068_p2_carry__0_n_2\,
      CO(2) => \p_Val2_84_1_1_fu_1068_p2_carry__0_n_3\,
      CO(1) => \p_Val2_84_1_1_fu_1068_p2_carry__0_n_4\,
      CO(0) => \p_Val2_84_1_1_fu_1068_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \r_V_8_1_fu_1052_p2__0_carry__0_n_6\,
      DI(2) => \r_V_8_1_fu_1052_p2__0_carry__0_n_7\,
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry__0_n_8\,
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry__0_n_9\,
      O(3 downto 0) => p_Val2_84_1_1_fu_1068_p2(8 downto 5),
      S(3) => image_filter_mac_qcK_U59_n_24,
      S(2) => image_filter_mac_qcK_U59_n_25,
      S(1) => image_filter_mac_qcK_U59_n_26,
      S(0) => image_filter_mac_qcK_U59_n_27
    );
\p_Val2_84_1_1_fu_1068_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_84_1_1_fu_1068_p2_carry__0_n_2\,
      CO(3 downto 2) => \NLW_p_Val2_84_1_1_fu_1068_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_84_1_1_fu_1068_p2_carry__1_n_4\,
      CO(0) => \p_Val2_84_1_1_fu_1068_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry__1_n_4\,
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry__1_n_9\,
      O(3) => \NLW_p_Val2_84_1_1_fu_1068_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_84_1_1_fu_1068_p2(11 downto 9),
      S(3 downto 2) => B"01",
      S(1) => image_filter_mac_qcK_U59_n_17,
      S(0) => image_filter_mac_qcK_U59_n_18
    );
\p_Val2_84_1_1_reg_1501[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I2 => img_3_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_2,
      I4 => k_buf_0_val_5_U_n_12,
      O => p_Val2_84_1_1_reg_15010
    );
\p_Val2_84_1_1_reg_1501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(10),
      Q => p_Val2_84_1_1_reg_1501(10),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(11),
      Q => p_Val2_84_1_1_reg_1501(11),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(1),
      Q => p_Val2_84_1_1_reg_1501(1),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(2),
      Q => p_Val2_84_1_1_reg_1501(2),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(3),
      Q => p_Val2_84_1_1_reg_1501(3),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(4),
      Q => p_Val2_84_1_1_reg_1501(4),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(5),
      Q => p_Val2_84_1_1_reg_1501(5),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(6),
      Q => p_Val2_84_1_1_reg_1501(6),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(7),
      Q => p_Val2_84_1_1_reg_1501(7),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(8),
      Q => p_Val2_84_1_1_reg_1501(8),
      R => '0'
    );
\p_Val2_84_1_1_reg_1501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => p_Val2_84_1_1_fu_1068_p2(9),
      Q => p_Val2_84_1_1_reg_1501(9),
      R => '0'
    );
\p_Val2_s_reg_1531[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(0),
      O => \p_Val2_s_reg_1531[0]_i_1_n_2\
    );
\p_Val2_s_reg_1531[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(1),
      O => \p_Val2_s_reg_1531[1]_i_1_n_2\
    );
\p_Val2_s_reg_1531[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(2),
      O => \p_Val2_s_reg_1531[2]_i_1_n_2\
    );
\p_Val2_s_reg_1531[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(3),
      O => \p_Val2_s_reg_1531[3]_i_1_n_2\
    );
\p_Val2_s_reg_1531[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(4),
      O => \p_Val2_s_reg_1531[4]_i_1_n_2\
    );
\p_Val2_s_reg_1531[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(5),
      O => \p_Val2_s_reg_1531[5]_i_1_n_2\
    );
\p_Val2_s_reg_1531[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(6),
      O => \p_Val2_s_reg_1531[6]_i_1_n_2\
    );
\p_Val2_s_reg_1531[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I2 => img_3_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_2,
      I4 => k_buf_0_val_5_U_n_12,
      O => p_Val2_s_reg_15310
    );
\p_Val2_s_reg_1531[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(7),
      O => \p_Val2_s_reg_1531[7]_i_2_n_2\
    );
\p_Val2_s_reg_1531_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[0]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(0),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[1]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(1),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[2]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(2),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[3]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(3),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[4]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(4),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[5]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(5),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[6]_i_1_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(6),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[7]_i_2_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(7),
      S => '0'
    );
\r_V_8_1_2_reg_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(1),
      Q => r_V_8_1_2_reg_1506(1),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(2),
      Q => r_V_8_1_2_reg_1506(2),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(3),
      Q => r_V_8_1_2_reg_1506(3),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(4),
      Q => r_V_8_1_2_reg_1506(4),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_8_1_2_reg_1506_reg[4]_i_1_n_2\,
      CO(2) => \r_V_8_1_2_reg_1506_reg[4]_i_1_n_3\,
      CO(1) => \r_V_8_1_2_reg_1506_reg[4]_i_1_n_4\,
      CO(0) => \r_V_8_1_2_reg_1506_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_78_fu_1082_p1(4 downto 1),
      S(3 downto 0) => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(3 downto 0)
    );
\r_V_8_1_2_reg_1506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(5),
      Q => r_V_8_1_2_reg_1506(5),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(6),
      Q => r_V_8_1_2_reg_1506(6),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(7),
      Q => r_V_8_1_2_reg_1506(7),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(8),
      Q => r_V_8_1_2_reg_1506(8),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_8_1_2_reg_1506_reg[4]_i_1_n_2\,
      CO(3) => \r_V_8_1_2_reg_1506_reg[8]_i_1_n_2\,
      CO(2) => \r_V_8_1_2_reg_1506_reg[8]_i_1_n_3\,
      CO(1) => \r_V_8_1_2_reg_1506_reg[8]_i_1_n_4\,
      CO(0) => \r_V_8_1_2_reg_1506_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_78_fu_1082_p1(8 downto 5),
      S(3 downto 0) => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 4)
    );
\r_V_8_1_2_reg_1506_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_78_fu_1082_p1(9),
      Q => r_V_8_1_2_reg_1506(9),
      R => '0'
    );
\r_V_8_1_2_reg_1506_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_8_1_2_reg_1506_reg[8]_i_1_n_2\,
      CO(3 downto 1) => \NLW_r_V_8_1_2_reg_1506_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_78_fu_1082_p1(9),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_r_V_8_1_2_reg_1506_reg[9]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\r_V_8_1_fu_1052_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_8_1_fu_1052_p2__0_carry_n_2\,
      CO(2) => \r_V_8_1_fu_1052_p2__0_carry_n_3\,
      CO(1) => \r_V_8_1_fu_1052_p2__0_carry_n_4\,
      CO(0) => \r_V_8_1_fu_1052_p2__0_carry_n_5\,
      CYINIT => '0',
      DI(3) => \r_V_8_1_fu_1052_p2__0_carry_i_1_n_2\,
      DI(2) => \r_V_8_1_fu_1052_p2__0_carry_i_2_n_2\,
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry_i_3_n_2\,
      DI(0) => '0',
      O(3) => \r_V_8_1_fu_1052_p2__0_carry_n_6\,
      O(2) => \r_V_8_1_fu_1052_p2__0_carry_n_7\,
      O(1) => \r_V_8_1_fu_1052_p2__0_carry_n_8\,
      O(0) => \r_V_8_1_fu_1052_p2__0_carry_n_9\,
      S(3) => \r_V_8_1_fu_1052_p2__0_carry_i_4_n_2\,
      S(2) => \r_V_8_1_fu_1052_p2__0_carry_i_5_n_2\,
      S(1) => \r_V_8_1_fu_1052_p2__0_carry_i_6_n_2\,
      S(0) => \r_V_8_1_fu_1052_p2__0_carry__1_0\(0)
    );
\r_V_8_1_fu_1052_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_8_1_fu_1052_p2__0_carry_n_2\,
      CO(3) => \r_V_8_1_fu_1052_p2__0_carry__0_n_2\,
      CO(2) => \r_V_8_1_fu_1052_p2__0_carry__0_n_3\,
      CO(1) => \r_V_8_1_fu_1052_p2__0_carry__0_n_4\,
      CO(0) => \r_V_8_1_fu_1052_p2__0_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \r_V_8_1_fu_1052_p2__0_carry__0_i_1_n_2\,
      DI(2) => \r_V_8_1_fu_1052_p2__0_carry__0_i_2_n_2\,
      DI(1) => \r_V_8_1_fu_1052_p2__0_carry__0_i_3_n_2\,
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry__0_i_4_n_2\,
      O(3) => \r_V_8_1_fu_1052_p2__0_carry__0_n_6\,
      O(2) => \r_V_8_1_fu_1052_p2__0_carry__0_n_7\,
      O(1) => \r_V_8_1_fu_1052_p2__0_carry__0_n_8\,
      O(0) => \r_V_8_1_fu_1052_p2__0_carry__0_n_9\,
      S(3) => \r_V_8_1_fu_1052_p2__0_carry__0_i_5_n_2\,
      S(2) => \r_V_8_1_fu_1052_p2__0_carry__0_i_6_n_2\,
      S(1) => \r_V_8_1_fu_1052_p2__0_carry__0_i_7_n_2\,
      S(0) => \r_V_8_1_fu_1052_p2__0_carry__0_i_8_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(6),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(5),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_1_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(5),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(4),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_2_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(4),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(3),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_3_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(3),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(2),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_4_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(5),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(6),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(7),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_5_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(4),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(5),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(6),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_6_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(3),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(4),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(5),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_7_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(2),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(3),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(4),
      O => \r_V_8_1_fu_1052_p2__0_carry__0_i_8_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_8_1_fu_1052_p2__0_carry__0_n_2\,
      CO(3 downto 2) => \NLW_r_V_8_1_fu_1052_p2__0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_V_8_1_fu_1052_p2__0_carry__1_n_4\,
      CO(0) => \NLW_r_V_8_1_fu_1052_p2__0_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_V_8_1_fu_1052_p2__0_carry__1_i_1_n_2\,
      O(3 downto 1) => \NLW_r_V_8_1_fu_1052_p2__0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \r_V_8_1_fu_1052_p2__0_carry__1_n_9\,
      S(3 downto 1) => B"001",
      S(0) => \r_V_8_1_fu_1052_p2__0_carry__1_i_2_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(7),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(6),
      O => \r_V_8_1_fu_1052_p2__0_carry__1_i_1_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(6),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(7),
      O => \r_V_8_1_fu_1052_p2__0_carry__1_i_2_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(2),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_1_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(0),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_2_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(0),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_3_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(2),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(3),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_4_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(0),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      I2 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(2),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_5_n_2\
    );
\r_V_8_1_fu_1052_p2__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(1),
      I1 => \r_V_8_1_fu_1052_p2__0_carry__1_0\(0),
      O => \r_V_8_1_fu_1052_p2__0_carry_i_6_n_2\
    );
\right_border_buf_0_14_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(0),
      Q => right_border_buf_0_14_fu_190(0),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(1),
      Q => right_border_buf_0_14_fu_190(1),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(2),
      Q => right_border_buf_0_14_fu_190(2),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(3),
      Q => right_border_buf_0_14_fu_190(3),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(4),
      Q => right_border_buf_0_14_fu_190(4),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(5),
      Q => right_border_buf_0_14_fu_190(5),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(6),
      Q => right_border_buf_0_14_fu_190(6),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(7),
      Q => right_border_buf_0_14_fu_190(7),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(0),
      Q => right_border_buf_0_15_fu_194(0),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(1),
      Q => right_border_buf_0_15_fu_194(1),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(2),
      Q => right_border_buf_0_15_fu_194(2),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(3),
      Q => right_border_buf_0_15_fu_194(3),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(4),
      Q => right_border_buf_0_15_fu_194(4),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(5),
      Q => right_border_buf_0_15_fu_194(5),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(6),
      Q => right_border_buf_0_15_fu_194(6),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(7),
      Q => right_border_buf_0_15_fu_194(7),
      R => '0'
    );
\right_border_buf_0_16_fu_198[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => tmp_s_reg_1382,
      O => right_border_buf_0_14_fu_1900
    );
\right_border_buf_0_16_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(0),
      Q => right_border_buf_0_16_fu_198(0),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(1),
      Q => right_border_buf_0_16_fu_198(1),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(2),
      Q => right_border_buf_0_16_fu_198(2),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(3),
      Q => right_border_buf_0_16_fu_198(3),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(4),
      Q => right_border_buf_0_16_fu_198(4),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(5),
      Q => right_border_buf_0_16_fu_198(5),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(6),
      Q => right_border_buf_0_16_fu_198(6),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(7),
      Q => right_border_buf_0_16_fu_198(7),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(0),
      Q => right_border_buf_0_17_fu_202(0),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(1),
      Q => right_border_buf_0_17_fu_202(1),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(2),
      Q => right_border_buf_0_17_fu_202(2),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(3),
      Q => right_border_buf_0_17_fu_202(3),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(4),
      Q => right_border_buf_0_17_fu_202(4),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(5),
      Q => right_border_buf_0_17_fu_202(5),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(6),
      Q => right_border_buf_0_17_fu_202(6),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(7),
      Q => right_border_buf_0_17_fu_202(7),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(0),
      Q => right_border_buf_0_18_fu_206(0),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(1),
      Q => right_border_buf_0_18_fu_206(1),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(2),
      Q => right_border_buf_0_18_fu_206(2),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(3),
      Q => right_border_buf_0_18_fu_206(3),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(4),
      Q => right_border_buf_0_18_fu_206(4),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(5),
      Q => right_border_buf_0_18_fu_206(5),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(6),
      Q => right_border_buf_0_18_fu_206(6),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(7),
      Q => right_border_buf_0_18_fu_206(7),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(0),
      Q => right_border_buf_0_s_fu_186(0),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(1),
      Q => right_border_buf_0_s_fu_186(1),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(2),
      Q => right_border_buf_0_s_fu_186(2),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(3),
      Q => right_border_buf_0_s_fu_186(3),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(4),
      Q => right_border_buf_0_s_fu_186(4),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(5),
      Q => right_border_buf_0_s_fu_186(5),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(6),
      Q => right_border_buf_0_s_fu_186(6),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(7),
      Q => right_border_buf_0_s_fu_186(7),
      R => '0'
    );
\row_assign_10_1_t_reg_1416[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \icmp_reg_1391[0]_i_3_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[0]\,
      I2 => \t_V_reg_318_reg_n_2_[1]\,
      O => row_assign_10_1_t_fu_614_p2(1)
    );
\row_assign_10_1_t_reg_1416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => i_V_fu_374_p2(0),
      Q => row_assign_10_1_t_reg_1416(0),
      R => '0'
    );
\row_assign_10_1_t_reg_1416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => row_assign_10_1_t_fu_614_p2(1),
      Q => row_assign_10_1_t_reg_1416(1),
      R => '0'
    );
\row_assign_10_2_t_reg_1421[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \icmp_reg_1391[0]_i_3_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      O => row_assign_10_2_t_fu_652_p2(1)
    );
\row_assign_10_2_t_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => row_assign_10_2_t_fu_652_p2(1),
      Q => row_assign_10_2_t_reg_1421(1),
      R => '0'
    );
\row_assign_s_reg_1411[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAFEAFFFFFFFF"
    )
        port map (
      I0 => \row_assign_s_reg_1411[1]_i_2_n_2\,
      I1 => tmp_s_fu_380_p2,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      I3 => \t_V_reg_318_reg_n_2_[1]\,
      I4 => \tmp_3_reg_1404[0]_i_3_n_2\,
      I5 => \tmp_3_reg_1404[0]_i_2_n_2\,
      O => row_assign_s_fu_576_p2(1)
    );
\row_assign_s_reg_1411[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[9]\,
      I2 => \t_V_reg_318_reg_n_2_[4]\,
      I3 => \t_V_reg_318_reg_n_2_[6]\,
      I4 => \tmp_502_1_reg_1400[0]_i_2_n_2\,
      O => \row_assign_s_reg_1411[1]_i_2_n_2\
    );
\row_assign_s_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => \t_V_reg_318_reg_n_2_[0]\,
      Q => row_assign_s_reg_1411(0),
      R => '0'
    );
\row_assign_s_reg_1411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => row_assign_s_fu_576_p2(1),
      Q => row_assign_s_reg_1411(1),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => img_2a_data_stream_0_empty_n,
      I2 => \icmp_reg_1391_reg_n_2_[0]\,
      I3 => tmp_s_reg_1382,
      I4 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I5 => image_filter_mac_qcK_U59_n_4,
      O => src_kernel_win_0_va_21_fu_1780
    );
\src_kernel_win_0_va_21_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(0),
      Q => src_kernel_win_0_va_21_fu_178(0),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(1),
      Q => src_kernel_win_0_va_21_fu_178(1),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(2),
      Q => src_kernel_win_0_va_21_fu_178(2),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(3),
      Q => src_kernel_win_0_va_21_fu_178(3),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(4),
      Q => src_kernel_win_0_va_21_fu_178(4),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(5),
      Q => src_kernel_win_0_va_21_fu_178(5),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(6),
      Q => src_kernel_win_0_va_21_fu_178(6),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(7),
      Q => src_kernel_win_0_va_21_fu_178(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I1 => tmp_3_reg_1404,
      I2 => row_assign_s_reg_1411(1),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_3_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tmp_3_reg_1404,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I3 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      I4 => row_assign_s_reg_1411(1),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_4_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => row_assign_s_reg_1411(1),
      I1 => row_assign_s_reg_1411(0),
      I2 => tmp_3_reg_1404,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I5 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_6_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => row_assign_s_reg_1411(1),
      I1 => row_assign_s_reg_1411(0),
      I2 => tmp_3_reg_1404,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I5 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_7_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => row_assign_s_reg_1411(1),
      I1 => row_assign_s_reg_1411(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => tmp_3_reg_1404,
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_8_n_2\
    );
\src_kernel_win_0_va_23_reg_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(0),
      Q => src_kernel_win_0_va_23_reg_1478(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(1),
      Q => src_kernel_win_0_va_23_reg_1478(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(2),
      Q => src_kernel_win_0_va_23_reg_1478(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(3),
      Q => src_kernel_win_0_va_23_reg_1478(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(4),
      Q => src_kernel_win_0_va_23_reg_1478(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(5),
      Q => src_kernel_win_0_va_23_reg_1478(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(6),
      Q => src_kernel_win_0_va_23_reg_1478(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(7),
      Q => src_kernel_win_0_va_23_reg_1478(7),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_6,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(0),
      I4 => right_border_buf_0_15_fu_194(0),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[0]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_7,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(1),
      I4 => right_border_buf_0_15_fu_194(1),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[1]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_8,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(2),
      I4 => right_border_buf_0_15_fu_194(2),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[2]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_9,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(3),
      I4 => right_border_buf_0_15_fu_194(3),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[3]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_10,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(4),
      I4 => right_border_buf_0_15_fu_194(4),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[4]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_11,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(5),
      I4 => right_border_buf_0_15_fu_194(5),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[5]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_12,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(6),
      I4 => right_border_buf_0_15_fu_194(6),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[6]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tmp_3_reg_1404,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I3 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      I4 => row_assign_10_1_t_reg_1416(1),
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_10_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => tmp_3_reg_1404,
      I1 => row_assign_10_1_t_reg_1416(0),
      I2 => row_assign_10_1_t_reg_1416(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_11_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => row_assign_10_1_t_reg_1416(1),
      I1 => row_assign_10_1_t_reg_1416(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I3 => tmp_3_reg_1404,
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_2_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I1 => tmp_3_reg_1404,
      I2 => row_assign_10_1_t_reg_1416(1),
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_3_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => image_filter_mac_qcK_U59_n_13,
      I1 => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\,
      I2 => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\,
      I3 => right_border_buf_0_14_fu_190(7),
      I4 => right_border_buf_0_15_fu_194(7),
      I5 => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\,
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_4_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => row_assign_10_1_t_reg_1416(1),
      I1 => row_assign_10_1_t_reg_1416(0),
      I2 => tmp_3_reg_1404,
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_6_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => row_assign_10_1_t_reg_1416(1),
      I1 => row_assign_10_1_t_reg_1416(0),
      I2 => tmp_3_reg_1404,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I5 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_7_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => tmp_3_reg_1404,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I2 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I3 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      I4 => row_assign_10_1_t_reg_1416(1),
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_8_n_2\
    );
\src_kernel_win_0_va_24_reg_1485[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => row_assign_10_1_t_reg_1416(1),
      I1 => row_assign_10_1_t_reg_1416(0),
      I2 => tmp_3_reg_1404,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1449,
      I4 => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      I5 => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      O => \src_kernel_win_0_va_24_reg_1485[7]_i_9_n_2\
    );
\src_kernel_win_0_va_24_reg_1485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(0),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(0),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(1),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(1),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(2),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(2),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(3),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(3),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(4),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(4),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(5),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(5),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(6),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(6),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_1485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => \A__3\(7),
      Q => \^src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(0),
      Q => D(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(1),
      Q => D(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(2),
      Q => D(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(3),
      Q => D(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(4),
      Q => D(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(5),
      Q => D(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(6),
      Q => D(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(7),
      Q => D(7),
      R => '0'
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[0]_i_2__2_n_2\,
      I2 => \start_once_reg_i_2__0_n_2\,
      I3 => Sobel_U0_ap_start,
      I4 => start_for_AddWeighted_U0_full_n,
      I5 => \ap_CS_fsm_reg[1]_2\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\start_once_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      O => \start_once_reg_i_2__0_n_2\
    );
\t_V_2_reg_329[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3131313333333333"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[2]_i_2__1_n_2\,
      I2 => \t_V_2_reg_329[10]_i_4_n_2\,
      I3 => p_Val2_84_0_1_reg_1496_reg_i_3_n_2,
      I4 => \t_V_2_reg_329[10]_i_5_n_2\,
      I5 => \exitcond388_i_reg_1426[0]_i_3_n_2\,
      O => t_V_2_reg_329
    );
\t_V_2_reg_329[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_11,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_0_val_5_U_n_12,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \exitcond388_i_reg_1426[0]_i_3_n_2\,
      O => t_V_2_reg_3290
    );
\t_V_2_reg_329[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(9),
      I1 => \t_V_2_reg_329_reg__0\(7),
      I2 => \t_V_2_reg_329[10]_i_6_n_2\,
      I3 => \t_V_2_reg_329_reg__0\(6),
      I4 => \t_V_2_reg_329_reg__0\(8),
      I5 => \t_V_2_reg_329_reg__0\(10),
      O => j_V_fu_668_p2(10)
    );
\t_V_2_reg_329[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_3_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \t_V_2_reg_329[10]_i_4_n_2\
    );
\t_V_2_reg_329[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I1 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \t_V_2_reg_329[10]_i_5_n_2\
    );
\t_V_2_reg_329[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(4),
      I1 => \t_V_2_reg_329_reg__0\(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => \t_V_2_reg_329_reg__0\(1),
      I4 => \t_V_2_reg_329_reg__0\(3),
      I5 => \t_V_2_reg_329_reg__0\(5),
      O => \t_V_2_reg_329[10]_i_6_n_2\
    );
\t_V_2_reg_329[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => \t_V_2_reg_329_reg__0\(1),
      O => j_V_fu_668_p2(1)
    );
\t_V_2_reg_329[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(1),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => \t_V_2_reg_329_reg__0\(2),
      O => j_V_fu_668_p2(2)
    );
\t_V_2_reg_329[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(2),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => \t_V_2_reg_329_reg__0\(1),
      I3 => \t_V_2_reg_329_reg__0\(3),
      O => j_V_fu_668_p2(3)
    );
\t_V_2_reg_329[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(3),
      I1 => \t_V_2_reg_329_reg__0\(1),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => \t_V_2_reg_329_reg__0\(2),
      I4 => \t_V_2_reg_329_reg__0\(4),
      O => j_V_fu_668_p2(4)
    );
\t_V_2_reg_329[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(4),
      I1 => \t_V_2_reg_329_reg__0\(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => \t_V_2_reg_329_reg__0\(1),
      I4 => \t_V_2_reg_329_reg__0\(3),
      I5 => \t_V_2_reg_329_reg__0\(5),
      O => j_V_fu_668_p2(5)
    );
\t_V_2_reg_329[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(5),
      I1 => \t_V_2_reg_329_reg__0\(3),
      I2 => \t_V_2_reg_329[6]_i_2_n_2\,
      I3 => \t_V_2_reg_329_reg__0\(2),
      I4 => \t_V_2_reg_329_reg__0\(4),
      I5 => \t_V_2_reg_329_reg__0\(6),
      O => j_V_fu_668_p2(6)
    );
\t_V_2_reg_329[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => \t_V_2_reg_329_reg__0\(1),
      O => \t_V_2_reg_329[6]_i_2_n_2\
    );
\t_V_2_reg_329[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(6),
      I1 => \t_V_2_reg_329[10]_i_6_n_2\,
      I2 => \t_V_2_reg_329_reg__0\(7),
      O => j_V_fu_668_p2(7)
    );
\t_V_2_reg_329[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(7),
      I1 => \t_V_2_reg_329[10]_i_6_n_2\,
      I2 => \t_V_2_reg_329_reg__0\(6),
      I3 => \t_V_2_reg_329_reg__0\(8),
      O => j_V_fu_668_p2(8)
    );
\t_V_2_reg_329[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(9),
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(6),
      I3 => \t_V_2_reg_329[10]_i_6_n_2\,
      I4 => \t_V_2_reg_329_reg__0\(7),
      O => j_V_fu_668_p2(9)
    );
\t_V_2_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => \tmp_73_reg_1444[0]_i_1_n_2\,
      Q => \t_V_2_reg_329_reg__0__0\(0),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(10),
      Q => \t_V_2_reg_329_reg__0\(10),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(1),
      Q => \t_V_2_reg_329_reg__0\(1),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(2),
      Q => \t_V_2_reg_329_reg__0\(2),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(3),
      Q => \t_V_2_reg_329_reg__0\(3),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(4),
      Q => \t_V_2_reg_329_reg__0\(4),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(5),
      Q => \t_V_2_reg_329_reg__0\(5),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(6),
      Q => \t_V_2_reg_329_reg__0\(6),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(7),
      Q => \t_V_2_reg_329_reg__0\(7),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(8),
      Q => \t_V_2_reg_329_reg__0\(8),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(9),
      Q => \t_V_2_reg_329_reg__0\(9),
      R => t_V_2_reg_329
    );
\t_V_reg_318[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_reg_grp_Filter2D_fu_52_ap_start,
      O => t_V_reg_318
    );
\t_V_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(0),
      Q => \t_V_reg_318_reg_n_2_[0]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(1),
      Q => \t_V_reg_318_reg_n_2_[1]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(2),
      Q => \t_V_reg_318_reg_n_2_[2]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(3),
      Q => \t_V_reg_318_reg_n_2_[3]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(4),
      Q => \t_V_reg_318_reg_n_2_[4]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(5),
      Q => \t_V_reg_318_reg_n_2_[5]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(6),
      Q => \t_V_reg_318_reg_n_2_[6]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(7),
      Q => \t_V_reg_318_reg_n_2_[7]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(8),
      Q => \t_V_reg_318_reg_n_2_[8]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(9),
      Q => \t_V_reg_318_reg_n_2_[9]\,
      R => t_V_reg_318
    );
\tmp4_reg_1516[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(3),
      I1 => tmp_79_fu_1101_p1(3),
      O => \tmp4_reg_1516[3]_i_2_n_2\
    );
\tmp4_reg_1516[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(2),
      I1 => tmp_79_fu_1101_p1(2),
      O => \tmp4_reg_1516[3]_i_3_n_2\
    );
\tmp4_reg_1516[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(1),
      I1 => tmp_79_fu_1101_p1(1),
      O => \tmp4_reg_1516[3]_i_4_n_2\
    );
\tmp4_reg_1516[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(0),
      I1 => \tmp_79_reg_1511_reg[7]_0\(0),
      O => \tmp4_reg_1516[3]_i_5_n_2\
    );
\tmp4_reg_1516[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(7),
      I1 => tmp_79_fu_1101_p1(7),
      O => \tmp4_reg_1516[7]_i_2_n_2\
    );
\tmp4_reg_1516[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(6),
      I1 => tmp_79_fu_1101_p1(6),
      O => \tmp4_reg_1516[7]_i_3_n_2\
    );
\tmp4_reg_1516[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(5),
      I1 => tmp_79_fu_1101_p1(5),
      O => \tmp4_reg_1516[7]_i_4_n_2\
    );
\tmp4_reg_1516[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(4),
      I1 => tmp_79_fu_1101_p1(4),
      O => \tmp4_reg_1516[7]_i_5_n_2\
    );
\tmp4_reg_1516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[3]_i_1_n_9\,
      Q => tmp4_reg_1516(0),
      R => '0'
    );
\tmp4_reg_1516_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[10]_i_1_n_8\,
      Q => tmp4_reg_1516(10),
      R => '0'
    );
\tmp4_reg_1516_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp4_reg_1516_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp4_reg_1516_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp4_reg_1516_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp4_reg_1516_reg[10]_i_1_n_8\,
      O(0) => \tmp4_reg_1516_reg[10]_i_1_n_9\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \tmp_79_fu_1101_p1__0\(9 downto 8)
    );
\tmp4_reg_1516_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_79_reg_1511_reg[7]_i_1_n_2\,
      CO(3 downto 0) => \NLW_tmp4_reg_1516_reg[10]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp4_reg_1516_reg[10]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_79_fu_1101_p1__0\(9),
      S(3 downto 0) => B"0001"
    );
\tmp4_reg_1516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[3]_i_1_n_8\,
      Q => tmp4_reg_1516(1),
      R => '0'
    );
\tmp4_reg_1516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[3]_i_1_n_7\,
      Q => tmp4_reg_1516(2),
      R => '0'
    );
\tmp4_reg_1516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[3]_i_1_n_6\,
      Q => tmp4_reg_1516(3),
      R => '0'
    );
\tmp4_reg_1516_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1516_reg[3]_i_1_n_2\,
      CO(2) => \tmp4_reg_1516_reg[3]_i_1_n_3\,
      CO(1) => \tmp4_reg_1516_reg[3]_i_1_n_4\,
      CO(0) => \tmp4_reg_1516_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_23_reg_1478(3 downto 0),
      O(3) => \tmp4_reg_1516_reg[3]_i_1_n_6\,
      O(2) => \tmp4_reg_1516_reg[3]_i_1_n_7\,
      O(1) => \tmp4_reg_1516_reg[3]_i_1_n_8\,
      O(0) => \tmp4_reg_1516_reg[3]_i_1_n_9\,
      S(3) => \tmp4_reg_1516[3]_i_2_n_2\,
      S(2) => \tmp4_reg_1516[3]_i_3_n_2\,
      S(1) => \tmp4_reg_1516[3]_i_4_n_2\,
      S(0) => \tmp4_reg_1516[3]_i_5_n_2\
    );
\tmp4_reg_1516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[7]_i_1_n_9\,
      Q => tmp4_reg_1516(4),
      R => '0'
    );
\tmp4_reg_1516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[7]_i_1_n_8\,
      Q => tmp4_reg_1516(5),
      R => '0'
    );
\tmp4_reg_1516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[7]_i_1_n_7\,
      Q => tmp4_reg_1516(6),
      R => '0'
    );
\tmp4_reg_1516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[7]_i_1_n_6\,
      Q => tmp4_reg_1516(7),
      R => '0'
    );
\tmp4_reg_1516_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[3]_i_1_n_2\,
      CO(3) => \tmp4_reg_1516_reg[7]_i_1_n_2\,
      CO(2) => \tmp4_reg_1516_reg[7]_i_1_n_3\,
      CO(1) => \tmp4_reg_1516_reg[7]_i_1_n_4\,
      CO(0) => \tmp4_reg_1516_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_23_reg_1478(7 downto 4),
      O(3) => \tmp4_reg_1516_reg[7]_i_1_n_6\,
      O(2) => \tmp4_reg_1516_reg[7]_i_1_n_7\,
      O(1) => \tmp4_reg_1516_reg[7]_i_1_n_8\,
      O(0) => \tmp4_reg_1516_reg[7]_i_1_n_9\,
      S(3) => \tmp4_reg_1516[7]_i_2_n_2\,
      S(2) => \tmp4_reg_1516[7]_i_3_n_2\,
      S(1) => \tmp4_reg_1516[7]_i_4_n_2\,
      S(0) => \tmp4_reg_1516[7]_i_5_n_2\
    );
\tmp4_reg_1516_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[10]_i_1_n_9\,
      Q => tmp4_reg_1516(8),
      R => '0'
    );
\tmp6_fu_1137_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_fu_1137_p2__0_carry_n_2\,
      CO(2) => \tmp6_fu_1137_p2__0_carry_n_3\,
      CO(1) => \tmp6_fu_1137_p2__0_carry_n_4\,
      CO(0) => \tmp6_fu_1137_p2__0_carry_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_qcK_U59_n_33,
      DI(2) => image_filter_mac_qcK_U59_n_34,
      DI(1) => image_filter_mac_qcK_U59_n_35,
      DI(0) => '0',
      O(3 downto 0) => tmp6_fu_1137_p2(4 downto 1),
      S(3) => image_filter_mac_qcK_U59_n_36,
      S(2) => image_filter_mac_qcK_U59_n_37,
      S(1) => image_filter_mac_qcK_U59_n_38,
      S(0) => image_filter_mac_qcK_U59_n_39
    );
\tmp6_fu_1137_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_fu_1137_p2__0_carry_n_2\,
      CO(3 downto 2) => \NLW_tmp6_fu_1137_p2__0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp6_fu_1137_p2__0_carry__0_n_4\,
      CO(0) => \tmp6_fu_1137_p2__0_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => image_filter_mac_qcK_U59_n_31,
      DI(0) => image_filter_mac_qcK_U59_n_32,
      O(3) => \NLW_tmp6_fu_1137_p2__0_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp6_fu_1137_p2(7 downto 5),
      S(3) => '0',
      S(2) => image_filter_mac_qcK_U59_n_28,
      S(1) => image_filter_mac_qcK_U59_n_29,
      S(0) => image_filter_mac_qcK_U59_n_30
    );
\tmp6_reg_1521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => image_filter_mac_qcK_U59_n_2,
      Q => tmp6_reg_1521(0),
      R => '0'
    );
\tmp6_reg_1521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(1),
      Q => tmp6_reg_1521(1),
      R => '0'
    );
\tmp6_reg_1521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(2),
      Q => tmp6_reg_1521(2),
      R => '0'
    );
\tmp6_reg_1521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(3),
      Q => tmp6_reg_1521(3),
      R => '0'
    );
\tmp6_reg_1521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(4),
      Q => tmp6_reg_1521(4),
      R => '0'
    );
\tmp6_reg_1521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(5),
      Q => tmp6_reg_1521(5),
      R => '0'
    );
\tmp6_reg_1521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(6),
      Q => tmp6_reg_1521(6),
      R => '0'
    );
\tmp6_reg_1521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp6_fu_1137_p2(7),
      Q => tmp6_reg_1521(7),
      R => '0'
    );
\tmp8_reg_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(0),
      Q => tmp8_reg_1526(0),
      R => '0'
    );
\tmp8_reg_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(1),
      Q => tmp8_reg_1526(1),
      R => '0'
    );
\tmp8_reg_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(2),
      Q => tmp8_reg_1526(2),
      R => '0'
    );
\tmp8_reg_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(3),
      Q => tmp8_reg_1526(3),
      R => '0'
    );
\tmp8_reg_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(4),
      Q => tmp8_reg_1526(4),
      R => '0'
    );
\tmp8_reg_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(5),
      Q => tmp8_reg_1526(5),
      R => '0'
    );
\tmp8_reg_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(6),
      Q => tmp8_reg_1526(6),
      R => '0'
    );
\tmp8_reg_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(7),
      Q => tmp8_reg_1526(7),
      R => '0'
    );
tmp_17_fu_714_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_17_fu_714_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_17_fu_714_p2,
      CO(0) => tmp_17_fu_714_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_17_fu_714_p2_carry_i_1_n_2,
      DI(0) => tmp_17_fu_714_p2_carry_i_2_n_2,
      O(3 downto 0) => NLW_tmp_17_fu_714_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => tmp_17_fu_714_p2_carry_i_3_n_2,
      S(0) => tmp_17_fu_714_p2_carry_i_4_n_2
    );
tmp_17_fu_714_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => \t_V_2_reg_329_reg__0\(10),
      O => tmp_17_fu_714_p2_carry_i_1_n_2
    );
tmp_17_fu_714_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      O => tmp_17_fu_714_p2_carry_i_2_n_2
    );
tmp_17_fu_714_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(10),
      I1 => \t_V_2_reg_329_reg__0\(9),
      I2 => \t_V_2_reg_329_reg__0\(8),
      I3 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      O => tmp_17_fu_714_p2_carry_i_3_n_2
    );
tmp_17_fu_714_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      O => tmp_17_fu_714_p2_carry_i_4_n_2
    );
tmp_19_fu_752_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_19_fu_752_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_19_fu_752_p2,
      CO(0) => tmp_19_fu_752_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_19_fu_752_p2_carry_i_1_n_2,
      DI(0) => tmp_19_fu_752_p2_carry_i_2_n_2,
      O(3 downto 0) => NLW_tmp_19_fu_752_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => tmp_19_fu_752_p2_carry_i_3_n_2,
      S(0) => tmp_19_fu_752_p2_carry_i_4_n_2
    );
tmp_19_fu_752_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => \t_V_2_reg_329_reg__0\(10),
      O => tmp_19_fu_752_p2_carry_i_1_n_2
    );
tmp_19_fu_752_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0331"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(10),
      I1 => \t_V_2_reg_329_reg__0\(9),
      I2 => \t_V_2_reg_329_reg__0\(8),
      I3 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      O => tmp_19_fu_752_p2_carry_i_2_n_2
    );
tmp_19_fu_752_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(10),
      I1 => \t_V_2_reg_329_reg__0\(9),
      I2 => \t_V_2_reg_329_reg__0\(8),
      I3 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      O => tmp_19_fu_752_p2_carry_i_3_n_2
    );
tmp_19_fu_752_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      O => tmp_19_fu_752_p2_carry_i_4_n_2
    );
\tmp_2_reg_1396[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \icmp_reg_1391[0]_i_3_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \tmp_2_reg_1396_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2__1_n_2\,
      O => \tmp_2_reg_1396[0]_i_1_n_2\
    );
\tmp_2_reg_1396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_reg_1396[0]_i_1_n_2\,
      Q => \tmp_2_reg_1396_reg_n_2_[0]\,
      R => '0'
    );
\tmp_3_reg_1404[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDDDDDDDDD"
    )
        port map (
      I0 => \tmp_3_reg_1404[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_3_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[3]\,
      I3 => \t_V_reg_318_reg_n_2_[2]\,
      I4 => \t_V_reg_318_reg_n_2_[0]\,
      I5 => \tmp_3_reg_1404[0]_i_4_n_2\,
      O => tmp_3_fu_420_p2
    );
\tmp_3_reg_1404[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[9]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      I3 => \t_V_reg_318_reg_n_2_[4]\,
      I4 => \t_V_reg_318_reg_n_2_[1]\,
      O => \tmp_3_reg_1404[0]_i_2_n_2\
    );
\tmp_3_reg_1404[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[5]\,
      I3 => \t_V_reg_318_reg_n_2_[9]\,
      I4 => \t_V_reg_318_reg_n_2_[8]\,
      O => \tmp_3_reg_1404[0]_i_3_n_2\
    );
\tmp_3_reg_1404[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[4]\,
      I1 => \t_V_reg_318_reg_n_2_[9]\,
      I2 => \t_V_reg_318_reg_n_2_[6]\,
      I3 => \t_V_reg_318_reg_n_2_[7]\,
      O => \tmp_3_reg_1404[0]_i_4_n_2\
    );
\tmp_3_reg_1404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => tmp_3_fu_420_p2,
      Q => tmp_3_reg_1404,
      R => '0'
    );
\tmp_458_not_reg_1386[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0C0C0C0C0C0C0"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[4]\,
      I1 => \t_V_reg_318_reg_n_2_[8]\,
      I2 => \t_V_reg_318_reg_n_2_[9]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[6]\,
      I5 => \t_V_reg_318_reg_n_2_[7]\,
      O => tmp_458_not_fu_386_p2
    );
\tmp_458_not_reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => tmp_458_not_fu_386_p2,
      Q => tmp_458_not_reg_1386,
      R => '0'
    );
\tmp_502_1_reg_1400[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \tmp_502_1_reg_1400[0]_i_3_n_2\,
      I4 => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2__1_n_2\,
      O => \tmp_502_1_reg_1400[0]_i_1_n_2\
    );
\tmp_502_1_reg_1400[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[2]\,
      I1 => \t_V_reg_318_reg_n_2_[3]\,
      I2 => \t_V_reg_318_reg_n_2_[5]\,
      I3 => \t_V_reg_318_reg_n_2_[8]\,
      I4 => \t_V_reg_318_reg_n_2_[0]\,
      O => \tmp_502_1_reg_1400[0]_i_2_n_2\
    );
\tmp_502_1_reg_1400[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[9]\,
      I3 => \t_V_reg_318_reg_n_2_[7]\,
      O => \tmp_502_1_reg_1400[0]_i_3_n_2\
    );
\tmp_502_1_reg_1400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_502_1_reg_1400[0]_i_1_n_2\,
      Q => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      R => '0'
    );
\tmp_73_reg_1444[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      O => \tmp_73_reg_1444[0]_i_1_n_2\
    );
\tmp_73_reg_1444[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01FE010"
    )
        port map (
      I0 => tmp_17_fu_714_p2,
      I1 => tmp_19_fu_752_p2,
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => \t_V_2_reg_329_reg__0\(1),
      I4 => \or_cond_i_reg_1456[0]_i_2_n_2\,
      O => tmp_73_fu_802_p1(1)
    );
\tmp_73_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => \tmp_73_reg_1444[0]_i_1_n_2\,
      Q => tmp_73_reg_1444(0),
      R => '0'
    );
\tmp_73_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(1),
      Q => tmp_73_reg_1444(1),
      R => '0'
    );
\tmp_79_reg_1511[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(3),
      I1 => \tmp_79_reg_1511_reg[7]_0\(2),
      O => \tmp_79_reg_1511[4]_i_2_n_2\
    );
\tmp_79_reg_1511[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(2),
      I1 => \tmp_79_reg_1511_reg[7]_0\(1),
      O => \tmp_79_reg_1511[4]_i_3_n_2\
    );
\tmp_79_reg_1511[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(1),
      I1 => \tmp_79_reg_1511_reg[7]_0\(0),
      O => \tmp_79_reg_1511[4]_i_4_n_2\
    );
\tmp_79_reg_1511[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(2),
      I1 => \tmp_79_reg_1511_reg[7]_0\(3),
      I2 => \tmp_79_reg_1511_reg[7]_0\(4),
      O => \tmp_79_reg_1511[4]_i_5_n_2\
    );
\tmp_79_reg_1511[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(1),
      I1 => \tmp_79_reg_1511_reg[7]_0\(2),
      I2 => \tmp_79_reg_1511_reg[7]_0\(3),
      O => \tmp_79_reg_1511[4]_i_6_n_2\
    );
\tmp_79_reg_1511[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(0),
      I1 => \tmp_79_reg_1511_reg[7]_0\(1),
      I2 => \tmp_79_reg_1511_reg[7]_0\(2),
      O => \tmp_79_reg_1511[4]_i_7_n_2\
    );
\tmp_79_reg_1511[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(1),
      I1 => \tmp_79_reg_1511_reg[7]_0\(0),
      O => \tmp_79_reg_1511[4]_i_8_n_2\
    );
\tmp_79_reg_1511[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(7),
      I1 => \tmp_79_reg_1511_reg[7]_0\(6),
      O => \tmp_79_reg_1511[7]_i_2_n_2\
    );
\tmp_79_reg_1511[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(6),
      I1 => \tmp_79_reg_1511_reg[7]_0\(5),
      O => \tmp_79_reg_1511[7]_i_3_n_2\
    );
\tmp_79_reg_1511[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(5),
      I1 => \tmp_79_reg_1511_reg[7]_0\(4),
      O => \tmp_79_reg_1511[7]_i_4_n_2\
    );
\tmp_79_reg_1511[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(4),
      I1 => \tmp_79_reg_1511_reg[7]_0\(3),
      O => \tmp_79_reg_1511[7]_i_5_n_2\
    );
\tmp_79_reg_1511[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(6),
      I1 => \tmp_79_reg_1511_reg[7]_0\(7),
      O => \tmp_79_reg_1511[7]_i_6_n_2\
    );
\tmp_79_reg_1511[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(5),
      I1 => \tmp_79_reg_1511_reg[7]_0\(6),
      I2 => \tmp_79_reg_1511_reg[7]_0\(7),
      O => \tmp_79_reg_1511[7]_i_7_n_2\
    );
\tmp_79_reg_1511[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(4),
      I1 => \tmp_79_reg_1511_reg[7]_0\(5),
      I2 => \tmp_79_reg_1511_reg[7]_0\(6),
      O => \tmp_79_reg_1511[7]_i_8_n_2\
    );
\tmp_79_reg_1511[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(3),
      I1 => \tmp_79_reg_1511_reg[7]_0\(4),
      I2 => \tmp_79_reg_1511_reg[7]_0\(5),
      O => \tmp_79_reg_1511[7]_i_9_n_2\
    );
\tmp_79_reg_1511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp_79_reg_1511_reg[7]_0\(0),
      Q => tmp_79_reg_1511(0),
      R => '0'
    );
\tmp_79_reg_1511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(1),
      Q => tmp_79_reg_1511(1),
      R => '0'
    );
\tmp_79_reg_1511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(2),
      Q => tmp_79_reg_1511(2),
      R => '0'
    );
\tmp_79_reg_1511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(3),
      Q => tmp_79_reg_1511(3),
      R => '0'
    );
\tmp_79_reg_1511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(4),
      Q => tmp_79_reg_1511(4),
      R => '0'
    );
\tmp_79_reg_1511_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_79_reg_1511_reg[4]_i_1_n_2\,
      CO(2) => \tmp_79_reg_1511_reg[4]_i_1_n_3\,
      CO(1) => \tmp_79_reg_1511_reg[4]_i_1_n_4\,
      CO(0) => \tmp_79_reg_1511_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_79_reg_1511[4]_i_2_n_2\,
      DI(2) => \tmp_79_reg_1511[4]_i_3_n_2\,
      DI(1) => \tmp_79_reg_1511[4]_i_4_n_2\,
      DI(0) => '0',
      O(3 downto 0) => tmp_79_fu_1101_p1(4 downto 1),
      S(3) => \tmp_79_reg_1511[4]_i_5_n_2\,
      S(2) => \tmp_79_reg_1511[4]_i_6_n_2\,
      S(1) => \tmp_79_reg_1511[4]_i_7_n_2\,
      S(0) => \tmp_79_reg_1511[4]_i_8_n_2\
    );
\tmp_79_reg_1511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(5),
      Q => tmp_79_reg_1511(5),
      R => '0'
    );
\tmp_79_reg_1511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(6),
      Q => tmp_79_reg_1511(6),
      R => '0'
    );
\tmp_79_reg_1511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(7),
      Q => tmp_79_reg_1511(7),
      R => '0'
    );
\tmp_79_reg_1511_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_79_reg_1511_reg[4]_i_1_n_2\,
      CO(3) => \tmp_79_reg_1511_reg[7]_i_1_n_2\,
      CO(2) => \tmp_79_reg_1511_reg[7]_i_1_n_3\,
      CO(1) => \tmp_79_reg_1511_reg[7]_i_1_n_4\,
      CO(0) => \tmp_79_reg_1511_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_79_reg_1511[7]_i_2_n_2\,
      DI(2) => \tmp_79_reg_1511[7]_i_3_n_2\,
      DI(1) => \tmp_79_reg_1511[7]_i_4_n_2\,
      DI(0) => \tmp_79_reg_1511[7]_i_5_n_2\,
      O(3) => \tmp_79_fu_1101_p1__0\(8),
      O(2 downto 0) => tmp_79_fu_1101_p1(7 downto 5),
      S(3) => \tmp_79_reg_1511[7]_i_6_n_2\,
      S(2) => \tmp_79_reg_1511[7]_i_7_n_2\,
      S(1) => \tmp_79_reg_1511[7]_i_8_n_2\,
      S(0) => \tmp_79_reg_1511[7]_i_9_n_2\
    );
\tmp_s_reg_1382[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070FFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[8]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[4]\,
      I5 => \t_V_reg_318_reg_n_2_[9]\,
      O => tmp_s_fu_380_p2
    );
\tmp_s_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1_n_2\,
      D => tmp_s_fu_380_p2,
      Q => tmp_s_reg_1382,
      R => '0'
    );
\x_reg_1439[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE00FE000FF0"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => \t_V_2_reg_329_reg__0\(10),
      I4 => tmp_17_fu_714_p2,
      I5 => tmp_19_fu_752_p2,
      O => tmp_73_fu_802_p1(10)
    );
\x_reg_1439[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \x_reg_1439[2]_i_2_n_2\,
      I1 => \x_reg_1439[7]_i_2_n_2\,
      I2 => \x_reg_1439[7]_i_4_n_2\,
      I3 => \t_V_2_reg_329_reg__0\(2),
      I4 => \t_V_2_reg_329_reg__0__0\(0),
      I5 => \t_V_2_reg_329_reg__0\(1),
      O => tmp_73_fu_802_p1(2)
    );
\x_reg_1439[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(4),
      I1 => \t_V_2_reg_329_reg__0\(6),
      I2 => \t_V_2_reg_329_reg__0\(5),
      I3 => \t_V_2_reg_329_reg__0\(7),
      I4 => \t_V_2_reg_329_reg__0\(3),
      O => \x_reg_1439[2]_i_2_n_2\
    );
\x_reg_1439[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \x_reg_1439[3]_i_2_n_2\,
      I1 => \x_reg_1439[7]_i_2_n_2\,
      I2 => \x_reg_1439[7]_i_4_n_2\,
      I3 => \t_V_2_reg_329_reg__0\(3),
      I4 => \t_V_2_reg_329_reg__0\(1),
      I5 => \x_reg_1439[3]_i_3_n_2\,
      O => tmp_73_fu_802_p1(3)
    );
\x_reg_1439[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(7),
      I1 => \t_V_2_reg_329_reg__0\(5),
      I2 => \t_V_2_reg_329_reg__0\(6),
      I3 => \t_V_2_reg_329_reg__0\(4),
      O => \x_reg_1439[3]_i_2_n_2\
    );
\x_reg_1439[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => \t_V_2_reg_329_reg__0\(2),
      O => \x_reg_1439[3]_i_3_n_2\
    );
\x_reg_1439[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3232FF323232FF"
    )
        port map (
      I0 => \x_reg_1439[4]_i_2_n_2\,
      I1 => \x_reg_1439[7]_i_3_n_2\,
      I2 => \x_reg_1439[7]_i_2_n_2\,
      I3 => \x_reg_1439[7]_i_4_n_2\,
      I4 => \t_V_2_reg_329_reg__0\(4),
      I5 => \x_reg_1439[4]_i_3_n_2\,
      O => tmp_73_fu_802_p1(4)
    );
\x_reg_1439[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(6),
      I1 => \t_V_2_reg_329_reg__0\(5),
      I2 => \t_V_2_reg_329_reg__0\(7),
      O => \x_reg_1439[4]_i_2_n_2\
    );
\x_reg_1439[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(3),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => \t_V_2_reg_329_reg__0\(2),
      I3 => \t_V_2_reg_329_reg__0\(1),
      O => \x_reg_1439[4]_i_3_n_2\
    );
\x_reg_1439[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF0000FEFF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(7),
      I1 => \x_reg_1439[7]_i_2_n_2\,
      I2 => \t_V_2_reg_329_reg__0\(6),
      I3 => \x_reg_1439[7]_i_4_n_2\,
      I4 => \t_V_2_reg_329_reg__0\(5),
      I5 => \x_reg_1439[7]_i_3_n_2\,
      O => tmp_73_fu_802_p1(5)
    );
\x_reg_1439[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000000EFFFF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(7),
      I1 => \x_reg_1439[7]_i_2_n_2\,
      I2 => \x_reg_1439[7]_i_3_n_2\,
      I3 => \t_V_2_reg_329_reg__0\(5),
      I4 => \x_reg_1439[7]_i_4_n_2\,
      I5 => \t_V_2_reg_329_reg__0\(6),
      O => tmp_73_fu_802_p1(6)
    );
\x_reg_1439[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00000002FFFF"
    )
        port map (
      I0 => \x_reg_1439[7]_i_2_n_2\,
      I1 => \x_reg_1439[7]_i_3_n_2\,
      I2 => \t_V_2_reg_329_reg__0\(6),
      I3 => \t_V_2_reg_329_reg__0\(5),
      I4 => \x_reg_1439[7]_i_4_n_2\,
      I5 => \t_V_2_reg_329_reg__0\(7),
      O => tmp_73_fu_802_p1(7)
    );
\x_reg_1439[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(10),
      I1 => \t_V_2_reg_329_reg__0\(8),
      I2 => \t_V_2_reg_329_reg__0\(9),
      I3 => tmp_19_fu_752_p2,
      O => \x_reg_1439[7]_i_2_n_2\
    );
\x_reg_1439[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(4),
      I1 => \t_V_2_reg_329_reg__0\(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => \t_V_2_reg_329_reg__0\(3),
      I4 => \t_V_2_reg_329_reg__0\(1),
      O => \x_reg_1439[7]_i_3_n_2\
    );
\x_reg_1439[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_19_fu_752_p2,
      I1 => tmp_17_fu_714_p2,
      O => \x_reg_1439[7]_i_4_n_2\
    );
\x_reg_1439[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000F0000EEFF"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0\(10),
      I1 => \t_V_2_reg_329_reg__0\(9),
      I2 => tmp_17_fu_714_p2,
      I3 => tmp_19_fu_752_p2,
      I4 => \t_V_2_reg_329_reg__0\(8),
      I5 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      O => tmp_73_fu_802_p1(8)
    );
\x_reg_1439[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF0011E0"
    )
        port map (
      I0 => tmp_17_fu_714_p2,
      I1 => tmp_19_fu_752_p2,
      I2 => \t_V_2_reg_329_reg__0\(10),
      I3 => \t_V_2_reg_329_reg__0\(9),
      I4 => \or_cond_i_i_reg_1435[0]_i_3_n_2\,
      I5 => \t_V_2_reg_329_reg__0\(8),
      O => tmp_73_fu_802_p1(9)
    );
\x_reg_1439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(10),
      Q => x_reg_1439(10),
      R => '0'
    );
\x_reg_1439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(2),
      Q => x_reg_1439(2),
      R => '0'
    );
\x_reg_1439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(3),
      Q => x_reg_1439(3),
      R => '0'
    );
\x_reg_1439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(4),
      Q => x_reg_1439(4),
      R => '0'
    );
\x_reg_1439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(5),
      Q => x_reg_1439(5),
      R => '0'
    );
\x_reg_1439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(6),
      Q => x_reg_1439(6),
      R => '0'
    );
\x_reg_1439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(7),
      Q => x_reg_1439(7),
      R => '0'
    );
\x_reg_1439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(8),
      Q => x_reg_1439(8),
      R => '0'
    );
\x_reg_1439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(9),
      Q => x_reg_1439(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_1 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\ : out STD_LOGIC;
    \icmp_reg_1411_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_Filter2D_1_fu_40_ap_start_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[6]_0\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_3_fu_1238_p2__14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_2_reg_1553_reg[5]_0\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[5]_1\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[1]_0\ : out STD_LOGIC;
    \tmp_48_reg_1558_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[0]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_1_fu_40_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    start_for_Duplicate_U0_full_n : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC
  );
end filtro_image_filter_0_0_Filter2D_1;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_1 is
  signal C0 : STD_LOGIC;
  signal \Range1_all_zeros_fu_1263_p2__3\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_n_2 : STD_LOGIC;
  signal \^ap_reg_grp_filter2d_1_fu_40_ap_start_reg\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_reg_1469 : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_reg_14690 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_i_reg_1455 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_reg_1476 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_45_reg_1464 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_pp0_iter2_exitcond388_i_reg_1446 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_reg_1476 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond_i_reg_1476 : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\ : STD_LOGIC;
  signal brmerge_fu_752_p2 : STD_LOGIC;
  signal brmerge_reg_1469 : STD_LOGIC;
  signal brmerge_reg_14690 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_807_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_826_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_845_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_608_p2 : STD_LOGIC;
  signal exitcond388_i_reg_1446 : STD_LOGIC;
  signal \exitcond388_i_reg_1446[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond388_i_reg_1446[0]_i_4_n_2\ : STD_LOGIC;
  signal i_V_fu_320_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_1397 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_1397[9]_i_2_n_2\ : STD_LOGIC;
  signal icmp_fu_348_p2 : STD_LOGIC;
  signal \icmp_reg_1411[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_reg_1411[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_reg_1411_reg_n_2_[0]\ : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_10 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_11 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_12 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_13 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_14 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_15 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_16 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_17 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_18 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_19 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_2 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_20 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_21 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_22 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_24 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_25 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_26 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_27 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_28 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_29 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_3 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_30 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_31 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_33 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_34 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_35 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_36 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_37 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_38 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_39 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_4 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_40 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_41 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_42 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_43 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_44 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_5 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_6 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_7 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_8 : STD_LOGIC;
  signal image_filter_mac_kbM_U37_n_9 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_10 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_11 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_12 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_13 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_14 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_15 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_16 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_17 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_18 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_19 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_2 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_20 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_21 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_22 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_23 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_24 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_25 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_26 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_29 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_3 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_30 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_31 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_32 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_33 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_34 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_35 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_36 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_37 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_38 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_39 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_4 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_40 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_41 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_42 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_43 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_44 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_45 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_46 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_47 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_48 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_49 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_5 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_50 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_51 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_52 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_53 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_54 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_55 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_56 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_57 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_58 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_59 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_6 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_60 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_61 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_62 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_7 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_8 : STD_LOGIC;
  signal image_filter_mac_lbW_U38_n_9 : STD_LOGIC;
  signal j_V_fu_614_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal k_buf_0_val_3_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_3_addr_reg_14800 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_34 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_35 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1492 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mOutPtr[0]_i_2__0_n_2\ : STD_LOGIC;
  signal or_cond_i_fu_757_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_1455 : STD_LOGIC;
  signal \or_cond_i_i_reg_1455[0]_i_3_n_2\ : STD_LOGIC;
  signal or_cond_i_reg_1476 : STD_LOGIC;
  signal \or_cond_i_reg_1476[0]_i_2_n_2\ : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_11_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_11_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_13_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__3_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__4_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry__5_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__2_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_6\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__2_n_8\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_6\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_7\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_8\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__3_n_9\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_6\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_7\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_8\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__4_n_9\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__5_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__5_n_5\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__5_n_8\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry__5_n_9\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_1_fu_1194_p2__77_carry_n_5\ : STD_LOGIC;
  signal p_Val2_1_reg_15480 : STD_LOGIC;
  signal p_Val2_2_reg_1553 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_86_0_2_reg_15380 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_10_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_11_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_12_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_13_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_14_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_15_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_16_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_17_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_18_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_19_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_20_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_21_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_22_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_2_n_4 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_2_n_5 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_2_n_8 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_2_n_9 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_3 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_4 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_5 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_6 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_7 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_8 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_3_n_9 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_3 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_4 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_5 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_6 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_7 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_8 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_4_n_9 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_3 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_4 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_5 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_6 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_7 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_8 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_5_n_9 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_3 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_4 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_5 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_6 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_7 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_6_n_8 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_7_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_8_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_i_9_n_2 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_100 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_101 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_102 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_103 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_104 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_105 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_106 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_107 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_83 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_84 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_85 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_86 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_87 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_88 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_89 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_90 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_91 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_92 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_93 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_94 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_95 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_96 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_97 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_98 : STD_LOGIC;
  signal p_Val2_86_0_2_reg_1538_reg_n_99 : STD_LOGIC;
  signal p_Val2_86_2_cast_fu_1148_p1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_i_10_n_2 : STD_LOGIC;
  signal p_i_11_n_2 : STD_LOGIC;
  signal p_i_12_n_2 : STD_LOGIC;
  signal p_i_13_n_2 : STD_LOGIC;
  signal p_i_14_n_2 : STD_LOGIC;
  signal p_i_15_n_2 : STD_LOGIC;
  signal p_i_16_n_2 : STD_LOGIC;
  signal p_i_17_n_2 : STD_LOGIC;
  signal p_i_18_n_2 : STD_LOGIC;
  signal p_i_19_n_2 : STD_LOGIC;
  signal p_i_1_n_4 : STD_LOGIC;
  signal p_i_1_n_5 : STD_LOGIC;
  signal p_i_20_n_2 : STD_LOGIC;
  signal p_i_21_n_2 : STD_LOGIC;
  signal p_i_2_n_2 : STD_LOGIC;
  signal p_i_2_n_3 : STD_LOGIC;
  signal p_i_2_n_4 : STD_LOGIC;
  signal p_i_2_n_5 : STD_LOGIC;
  signal p_i_3_n_2 : STD_LOGIC;
  signal p_i_3_n_3 : STD_LOGIC;
  signal p_i_3_n_4 : STD_LOGIC;
  signal p_i_3_n_5 : STD_LOGIC;
  signal p_i_4_n_2 : STD_LOGIC;
  signal p_i_4_n_3 : STD_LOGIC;
  signal p_i_4_n_4 : STD_LOGIC;
  signal p_i_4_n_5 : STD_LOGIC;
  signal p_i_5_n_2 : STD_LOGIC;
  signal p_i_5_n_3 : STD_LOGIC;
  signal p_i_5_n_4 : STD_LOGIC;
  signal p_i_5_n_5 : STD_LOGIC;
  signal p_i_6_n_2 : STD_LOGIC;
  signal p_i_7_n_2 : STD_LOGIC;
  signal p_i_8_n_2 : STD_LOGIC;
  signal p_i_9_n_2 : STD_LOGIC;
  signal p_shl1_cast_fu_984_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal p_shl3_cast_fu_1104_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal p_shl5_cast_fu_1024_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal p_shl_cast_fu_1159_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal r_V_10_1_1_fu_1283_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal r_V_10_1_2_fu_1039_p2 : STD_LOGIC_VECTOR ( 18 downto 2 );
  signal \r_V_10_1_2_fu_1039_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_n_4\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__0_n_5\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \r_V_10_1_2_fu_1039_p2_carry__1_n_4\ : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_i_1_n_2 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_i_2_n_2 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_i_3_n_2 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_n_2 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_n_3 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_n_4 : STD_LOGIC;
  signal r_V_10_1_2_fu_1039_p2_carry_n_5 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2 : STD_LOGIC_VECTOR ( 18 downto 2 );
  signal \r_V_10_1_fu_1119_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_n_4\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__0_n_5\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \r_V_10_1_fu_1119_p2_carry__1_n_4\ : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_i_1_n_2 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_i_2_n_2 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_i_3_n_2 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_n_2 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_n_3 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_n_4 : STD_LOGIC;
  signal r_V_10_1_fu_1119_p2_carry_n_5 : STD_LOGIC;
  signal r_V_10_2_1_fu_1174_p2 : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_1960 : STD_LOGIC;
  signal right_border_buf_0_2_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_212 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_13_1_t_fu_560_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_13_1_t_reg_1436 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_13_2_t_fu_598_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_13_2_t_reg_1441 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_s_fu_522_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_s_reg_1431 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \row_assign_s_reg_1431[1]_i_2_n_2\ : STD_LOGIC;
  signal src_kernel_win_0_va_12_reg_15320 : STD_LOGIC;
  signal src_kernel_win_0_va_16_reg_1521 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_16_reg_15210 : STD_LOGIC;
  signal src_kernel_win_0_va_1_fu_1720 : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_2_fu_1760 : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[0]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[0]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[1]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[1]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[2]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[2]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[3]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[3]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[4]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[4]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[5]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[5]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[6]_i_2_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[6]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_13_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_14_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_15_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_5_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_6_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_7_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_176[7]_i_9_n_2\ : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_fu_899_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_reg_1498 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_917_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_935_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_reg_1510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_8_reg_1510[7]_i_4_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[7]_i_5_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_8_reg_1510[7]_i_8_n_2\ : STD_LOGIC;
  signal src_kernel_win_0_va_fu_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_once_reg_i_2_n_2 : STD_LOGIC;
  signal t_V_2_reg_299 : STD_LOGIC;
  signal t_V_2_reg_2990 : STD_LOGIC;
  signal \t_V_2_reg_299[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_299[10]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_299[10]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_299[6]_i_2_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_299_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \t_V_2_reg_299_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal t_V_reg_288 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_288_0 : STD_LOGIC;
  signal tmp3_fu_1060_p2 : STD_LOGIC_VECTOR ( 24 downto 2 );
  signal \tmp3_fu_1060_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_5_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_5_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_7_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_8_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_i_9_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__2_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_i_1_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_i_6_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_n_2\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_n_3\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_n_4\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__3_n_5\ : STD_LOGIC;
  signal \tmp3_fu_1060_p2_carry__4_n_5\ : STD_LOGIC;
  signal tmp3_fu_1060_p2_carry_n_2 : STD_LOGIC;
  signal tmp3_fu_1060_p2_carry_n_3 : STD_LOGIC;
  signal tmp3_fu_1060_p2_carry_n_4 : STD_LOGIC;
  signal tmp3_fu_1060_p2_carry_n_5 : STD_LOGIC;
  signal tmp3_reg_1543 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_22_fu_660_p2 : STD_LOGIC;
  signal tmp_22_fu_660_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_22_fu_660_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_22_fu_660_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_22_fu_660_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_22_fu_660_p2_carry_n_5 : STD_LOGIC;
  signal tmp_23_fu_698_p2 : STD_LOGIC;
  signal tmp_23_fu_698_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_23_fu_698_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_23_fu_698_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_23_fu_698_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_23_fu_698_p2_carry_n_5 : STD_LOGIC;
  signal \tmp_2_reg_1416[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1416_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_35_reg_1563 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_3_fu_366_p2 : STD_LOGIC;
  signal tmp_3_reg_1424 : STD_LOGIC;
  signal \tmp_3_reg_1424[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1424[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1424[0]_i_4_n_2\ : STD_LOGIC;
  signal tmp_45_fu_748_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_45_reg_1464 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_45_reg_1464[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_48_reg_1558 : STD_LOGIC;
  signal tmp_49_fu_1231_p3 : STD_LOGIC;
  signal tmp_601_not_fu_332_p2 : STD_LOGIC;
  signal tmp_601_not_reg_1406 : STD_LOGIC;
  signal \tmp_645_1_reg_1420[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_645_1_reg_1420[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_645_1_reg_1420[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_645_1_reg_1420_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_s_fu_326_p2 : STD_LOGIC;
  signal tmp_s_reg_1402 : STD_LOGIC;
  signal x_reg_1459 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \x_reg_1459[2]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1459[3]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1459[3]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1459[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1459[4]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1459[7]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1459[7]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_1459[7]_i_4_n_2\ : STD_LOGIC;
  signal \NLW_p_Val2_1_fu_1194_p2__2_carry__1_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__2_carry__3_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__2_carry__3_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_1_fu_1194_p2__2_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_1_fu_1194_p2__2_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_1_fu_1194_p2__77_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_86_0_2_reg_1538_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_Val2_86_0_2_reg_1538_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_p_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_r_V_10_1_2_fu_1039_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_10_1_2_fu_1039_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_10_1_2_fu_1039_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_V_10_1_fu_1119_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_10_1_fu_1119_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_10_1_fu_1119_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmp3_fu_1060_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp3_fu_1060_p2_carry__1_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp3_fu_1060_p2_carry__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp3_fu_1060_p2_carry__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_fu_1060_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp3_fu_1060_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_22_fu_660_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_22_fu_660_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_23_fu_698_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_23_fu_698_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair410";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_1446[0]_i_4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i_V_reg_1397[0]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \i_V_reg_1397[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \i_V_reg_1397[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \i_V_reg_1397[3]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_V_reg_1397[4]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i_V_reg_1397[6]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \i_V_reg_1397[7]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \i_V_reg_1397[8]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \i_V_reg_1397[9]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1455[0]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \or_cond_i_reg_1476[0]_i_1\ : label is "soft_lutpair407";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_1_fu_1194_p2__2_carry_i_1\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_1_fu_1194_p2__2_carry_i_2\ : label is "lutpair27";
  attribute HLUTNM of \p_Val2_1_fu_1194_p2__2_carry_i_5\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_1_fu_1194_p2__2_carry_i_6\ : label is "lutpair27";
  attribute SOFT_HLUTNM of \row_assign_13_1_t_reg_1436[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \row_assign_13_2_t_reg_1441[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \row_assign_s_reg_1431[1]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_10\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_12\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_14\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_15\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_5\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_2_fu_176[7]_i_6\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_1510[7]_i_4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_1510[7]_i_5\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of start_once_reg_i_2 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[10]_i_5\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[2]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[3]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[4]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[6]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[8]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \t_V_2_reg_299[9]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \tmp_3_reg_1424[0]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \tmp_3_reg_1424[0]_i_4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tmp_45_reg_1464[1]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_645_1_reg_1420[0]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tmp_645_1_reg_1420[0]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \x_reg_1459[2]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \x_reg_1459[3]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \x_reg_1459[3]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \x_reg_1459[4]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \x_reg_1459[4]_i_3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \x_reg_1459[7]_i_3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \x_reg_1459[7]_i_4\ : label is "soft_lutpair385";
begin
  \ap_CS_fsm_reg[1]_1\ <= \^ap_cs_fsm_reg[1]_1\;
  ap_reg_grp_Filter2D_1_fu_40_ap_start_reg <= \^ap_reg_grp_filter2d_1_fu_40_ap_start_reg\;
  \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\;
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_2_reg_1553(0),
      I1 => tmp_48_reg_1558,
      O => \p_Val2_2_reg_1553_reg[0]_0\
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_Val2_2_reg_1553(0),
      I1 => tmp_48_reg_1558,
      I2 => p_Val2_2_reg_1553(1),
      O => \p_Val2_2_reg_1553_reg[0]_1\
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_48_reg_1558,
      I1 => p_Val2_2_reg_1553(0),
      I2 => p_Val2_2_reg_1553(1),
      I3 => p_Val2_2_reg_1553(2),
      O => \tmp_48_reg_1558_reg[0]_0\
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_Val2_2_reg_1553(1),
      I1 => p_Val2_2_reg_1553(0),
      I2 => tmp_48_reg_1558,
      I3 => p_Val2_2_reg_1553(2),
      I4 => p_Val2_2_reg_1553(3),
      O => \p_Val2_2_reg_1553_reg[1]_0\
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_Val2_2_reg_1553(2),
      I1 => tmp_48_reg_1558,
      I2 => p_Val2_2_reg_1553(0),
      I3 => p_Val2_2_reg_1553(1),
      I4 => p_Val2_2_reg_1553(3),
      I5 => p_Val2_2_reg_1553(4),
      O => \p_Val2_2_reg_1553_reg[2]_0\
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5_n_2\,
      I1 => p_Val2_2_reg_1553(5),
      O => \p_Val2_2_reg_1553_reg[5]_1\
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5_n_2\,
      I1 => p_Val2_2_reg_1553(5),
      I2 => p_Val2_2_reg_1553(6),
      O => \p_Val2_2_reg_1553_reg[5]_0\
    );
\SRL_SIG[0][7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5555555"
    )
        port map (
      I0 => \Range1_all_zeros_fu_1263_p2__3\,
      I1 => p_Val2_2_reg_1553(6),
      I2 => \SRL_SIG[0][7]_i_5_n_2\,
      I3 => p_Val2_2_reg_1553(5),
      I4 => tmp_49_fu_1231_p3,
      I5 => \^ap_cs_fsm_reg[1]_1\,
      O => \p_Val2_2_reg_1553_reg[6]_0\
    );
\SRL_SIG[0][7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_2_data_stream_0_full_n,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => Q(1),
      I4 => image_filter_mac_lbW_U38_n_31,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_Val2_2_reg_1553(5),
      I1 => \SRL_SIG[0][7]_i_5_n_2\,
      I2 => p_Val2_2_reg_1553(6),
      I3 => tmp_49_fu_1231_p3,
      O => \p_Val2_3_fu_1238_p2__14\(0)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_35_reg_1563(3),
      I1 => tmp_35_reg_1563(1),
      I2 => tmp_35_reg_1563(0),
      I3 => tmp_35_reg_1563(4),
      I4 => tmp_35_reg_1563(2),
      O => \Range1_all_zeros_fu_1263_p2__3\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_Val2_2_reg_1553(4),
      I1 => p_Val2_2_reg_1553(2),
      I2 => tmp_48_reg_1558,
      I3 => p_Val2_2_reg_1553(0),
      I4 => p_Val2_2_reg_1553(1),
      I5 => p_Val2_2_reg_1553(3),
      O => \SRL_SIG[0][7]_i_5_n_2\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDDDD"
    )
        port map (
      I0 => \^ap_reg_grp_filter2d_1_fu_40_ap_start_reg\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[1]_2\,
      I3 => start_for_Duplicate_U0_full_n,
      I4 => GaussianBlur_U0_ap_start,
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tmp_645_1_reg_1420[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1424[0]_i_2_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_2__0_n_2\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => GaussianBlur_U0_ap_start,
      I1 => start_for_Duplicate_U0_full_n,
      I2 => \ap_CS_fsm_reg[1]_2\,
      I3 => Q(0),
      I4 => \^ap_reg_grp_filter2d_1_fu_40_ap_start_reg\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I3 => Q(1),
      O => \^ap_reg_grp_filter2d_1_fu_40_ap_start_reg\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDDDDDDDDDD"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_2\,
      I1 => \ap_CS_fsm[2]_i_3__0_n_2\,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I3 => img_2_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \tmp_645_1_reg_1420[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1424[0]_i_2_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2_n_2\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAAAAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__0_n_2\,
      I1 => \t_V_2_reg_299[10]_i_5_n_2\,
      I2 => img_1_data_stream_0_empty_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \icmp_reg_1411_reg_n_2_[0]\,
      I5 => tmp_s_reg_1402,
      O => \ap_CS_fsm[2]_i_3__0_n_2\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A008A8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[2]_i_4__0_n_2\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A0A0E000A0A0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => image_filter_mac_lbW_U38_n_31,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm_reg[3]_0\,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      I1 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I2 => image_filter_mac_lbW_U38_n_30,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2_n_2\,
      I3 => \exitcond388_i_reg_1446[0]_i_3_n_2\,
      I4 => \ap_enable_reg_pp0_iter0_i_2__0_n_2\,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_2\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_299[10]_i_5_n_2\,
      I1 => tmp_s_reg_1402,
      I2 => \icmp_reg_1411_reg_n_2_[0]\,
      I3 => img_1_data_stream_0_empty_n,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => image_filter_mac_lbW_U38_n_29,
      O => \ap_enable_reg_pp0_iter0_i_2__0_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \ap_CS_fsm[2]_i_2_n_2\,
      I4 => ap_block_pp0_stage0_subdone0_in,
      O => ap_enable_reg_pp0_iter5_i_1_n_2
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_2,
      Q => ap_enable_reg_pp0_iter5_reg_n_2,
      R => '0'
    );
ap_reg_grp_Filter2D_1_fu_40_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000E000E000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_2\,
      I1 => start_for_Duplicate_U0_full_n,
      I2 => GaussianBlur_U0_ap_start,
      I3 => Q(0),
      I4 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I5 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      O => start_once_reg_reg
    );
\ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => brmerge_reg_1469,
      Q => ap_reg_pp0_iter1_brmerge_reg_1469,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => exitcond388_i_reg_1446,
      Q => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => or_cond_i_i_reg_1455,
      Q => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => or_cond_i_reg_1476,
      Q => ap_reg_pp0_iter1_or_cond_i_reg_1476,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_45_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => tmp_45_reg_1464(0),
      Q => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_45_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => tmp_45_reg_1464(1),
      Q => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_reg_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter2_exitcond388_i_reg_1446,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter1_or_cond_i_reg_1476,
      Q => ap_reg_pp0_iter2_or_cond_i_reg_1476,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter2_or_cond_i_reg_1476,
      Q => ap_reg_pp0_iter3_or_cond_i_reg_1476,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter3_or_cond_i_reg_1476,
      Q => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      R => '0'
    );
\brmerge_reg_1469[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_601_not_reg_1406,
      I1 => tmp_22_fu_660_p2,
      O => brmerge_fu_752_p2
    );
\brmerge_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => brmerge_fu_752_p2,
      Q => brmerge_reg_1469,
      R => '0'
    );
\exitcond388_i_reg_1446[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => image_filter_mac_lbW_U38_n_31,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I3 => img_2_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => ap_reg_pp0_iter1_brmerge_reg_14690
    );
\exitcond388_i_reg_1446[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond388_i_reg_1446[0]_i_3_n_2\,
      O => exitcond388_i_fu_608_p2
    );
\exitcond388_i_reg_1446[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \exitcond388_i_reg_1446[0]_i_4_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => \t_V_2_reg_299_reg__0\(10),
      I4 => \t_V_2_reg_299_reg__0\(1),
      I5 => \x_reg_1459[4]_i_2_n_2\,
      O => \exitcond388_i_reg_1446[0]_i_3_n_2\
    );
\exitcond388_i_reg_1446[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(3),
      I1 => \t_V_2_reg_299_reg__0__0\(0),
      I2 => \t_V_2_reg_299_reg__0\(2),
      I3 => \t_V_2_reg_299_reg__0\(4),
      O => \exitcond388_i_reg_1446[0]_i_4_n_2\
    );
\exitcond388_i_reg_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14690,
      D => exitcond388_i_fu_608_p2,
      Q => exitcond388_i_reg_1446,
      R => '0'
    );
\i_V_reg_1397[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_288(0),
      O => i_V_fu_320_p2(0)
    );
\i_V_reg_1397[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_288(0),
      I1 => t_V_reg_288(1),
      O => i_V_fu_320_p2(1)
    );
\i_V_reg_1397[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_reg_288(1),
      I1 => t_V_reg_288(0),
      I2 => t_V_reg_288(2),
      O => i_V_fu_320_p2(2)
    );
\i_V_reg_1397[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_288(1),
      I1 => t_V_reg_288(0),
      I2 => t_V_reg_288(2),
      I3 => t_V_reg_288(3),
      O => i_V_fu_320_p2(3)
    );
\i_V_reg_1397[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_288(1),
      I1 => t_V_reg_288(2),
      I2 => t_V_reg_288(0),
      I3 => t_V_reg_288(3),
      I4 => t_V_reg_288(4),
      O => i_V_fu_320_p2(4)
    );
\i_V_reg_1397[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_288(1),
      I1 => t_V_reg_288(4),
      I2 => t_V_reg_288(2),
      I3 => t_V_reg_288(0),
      I4 => t_V_reg_288(3),
      I5 => t_V_reg_288(5),
      O => i_V_fu_320_p2(5)
    );
\i_V_reg_1397[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_1397[9]_i_2_n_2\,
      I1 => t_V_reg_288(6),
      O => i_V_fu_320_p2(6)
    );
\i_V_reg_1397[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => t_V_reg_288(6),
      I1 => \i_V_reg_1397[9]_i_2_n_2\,
      I2 => t_V_reg_288(7),
      O => i_V_fu_320_p2(7)
    );
\i_V_reg_1397[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => t_V_reg_288(6),
      I1 => t_V_reg_288(7),
      I2 => \i_V_reg_1397[9]_i_2_n_2\,
      I3 => t_V_reg_288(8),
      O => i_V_fu_320_p2(8)
    );
\i_V_reg_1397[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => t_V_reg_288(8),
      I1 => \i_V_reg_1397[9]_i_2_n_2\,
      I2 => t_V_reg_288(7),
      I3 => t_V_reg_288(6),
      I4 => t_V_reg_288(9),
      O => i_V_fu_320_p2(9)
    );
\i_V_reg_1397[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_288(1),
      I1 => t_V_reg_288(4),
      I2 => t_V_reg_288(2),
      I3 => t_V_reg_288(0),
      I4 => t_V_reg_288(3),
      I5 => t_V_reg_288(5),
      O => \i_V_reg_1397[9]_i_2_n_2\
    );
\i_V_reg_1397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(0),
      Q => i_V_reg_1397(0),
      R => '0'
    );
\i_V_reg_1397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(1),
      Q => i_V_reg_1397(1),
      R => '0'
    );
\i_V_reg_1397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(2),
      Q => i_V_reg_1397(2),
      R => '0'
    );
\i_V_reg_1397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(3),
      Q => i_V_reg_1397(3),
      R => '0'
    );
\i_V_reg_1397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(4),
      Q => i_V_reg_1397(4),
      R => '0'
    );
\i_V_reg_1397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(5),
      Q => i_V_reg_1397(5),
      R => '0'
    );
\i_V_reg_1397_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(6),
      Q => i_V_reg_1397(6),
      R => '0'
    );
\i_V_reg_1397_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(7),
      Q => i_V_reg_1397(7),
      R => '0'
    );
\i_V_reg_1397_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(8),
      Q => i_V_reg_1397(8),
      R => '0'
    );
\i_V_reg_1397_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_320_p2(9),
      Q => i_V_reg_1397(9),
      R => '0'
    );
\icmp_reg_1411[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_2\,
      O => \icmp_reg_1411[0]_i_1_n_2\
    );
\icmp_reg_1411[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_reg_1411[0]_i_3_n_2\,
      I1 => t_V_reg_288(1),
      O => icmp_fu_348_p2
    );
\icmp_reg_1411[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_645_1_reg_1420[0]_i_3_n_2\,
      I1 => t_V_reg_288(2),
      I2 => t_V_reg_288(3),
      I3 => t_V_reg_288(5),
      I4 => t_V_reg_288(8),
      O => \icmp_reg_1411[0]_i_3_n_2\
    );
\icmp_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => icmp_fu_348_p2,
      Q => \icmp_reg_1411_reg_n_2_[0]\,
      R => '0'
    );
image_filter_mac_kbM_U37: entity work.filtro_image_filter_0_0_image_filter_mac_kbM
     port map (
      CO(0) => \tmp3_fu_1060_p2_carry__3_i_1_n_4\,
      D(0) => tmp3_fu_1060_p2(2),
      P(20) => image_filter_mac_kbM_U37_n_2,
      P(19) => image_filter_mac_kbM_U37_n_3,
      P(18) => image_filter_mac_kbM_U37_n_4,
      P(17) => image_filter_mac_kbM_U37_n_5,
      P(16) => image_filter_mac_kbM_U37_n_6,
      P(15) => image_filter_mac_kbM_U37_n_7,
      P(14) => image_filter_mac_kbM_U37_n_8,
      P(13) => image_filter_mac_kbM_U37_n_9,
      P(12) => image_filter_mac_kbM_U37_n_10,
      P(11) => image_filter_mac_kbM_U37_n_11,
      P(10) => image_filter_mac_kbM_U37_n_12,
      P(9) => image_filter_mac_kbM_U37_n_13,
      P(8) => image_filter_mac_kbM_U37_n_14,
      P(7) => image_filter_mac_kbM_U37_n_15,
      P(6) => image_filter_mac_kbM_U37_n_16,
      P(5) => image_filter_mac_kbM_U37_n_17,
      P(4) => image_filter_mac_kbM_U37_n_18,
      P(3) => image_filter_mac_kbM_U37_n_19,
      P(2) => image_filter_mac_kbM_U37_n_20,
      P(1) => image_filter_mac_kbM_U37_n_21,
      P(0) => image_filter_mac_kbM_U37_n_22,
      Q(7 downto 0) => src_kernel_win_0_va_6_reg_1498(7 downto 0),
      S(3) => image_filter_mac_kbM_U37_n_24,
      S(2) => image_filter_mac_kbM_U37_n_25,
      S(1) => image_filter_mac_kbM_U37_n_26,
      S(0) => image_filter_mac_kbM_U37_n_27,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      ap_reg_pp0_iter1_or_cond_i_reg_1476 => ap_reg_pp0_iter1_or_cond_i_reg_1476,
      ap_reg_pp0_iter2_exitcond388_i_reg_1446 => ap_reg_pp0_iter2_exitcond388_i_reg_1446,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      \out\(20 downto 0) => r_V_10_1_1_fu_1283_p2(20 downto 0),
      \^p\(3) => image_filter_mac_kbM_U37_n_28,
      \^p\(2) => image_filter_mac_kbM_U37_n_29,
      \^p\(1) => image_filter_mac_kbM_U37_n_30,
      \^p\(0) => image_filter_mac_kbM_U37_n_31,
      p_0(3) => image_filter_mac_kbM_U37_n_33,
      p_0(2) => image_filter_mac_kbM_U37_n_34,
      p_0(1) => image_filter_mac_kbM_U37_n_35,
      p_0(0) => image_filter_mac_kbM_U37_n_36,
      p_1(3) => image_filter_mac_kbM_U37_n_37,
      p_1(2) => image_filter_mac_kbM_U37_n_38,
      p_1(1) => image_filter_mac_kbM_U37_n_39,
      p_1(0) => image_filter_mac_kbM_U37_n_40,
      p_2(3) => image_filter_mac_kbM_U37_n_41,
      p_2(2) => image_filter_mac_kbM_U37_n_42,
      p_2(1) => image_filter_mac_kbM_U37_n_43,
      p_2(0) => image_filter_mac_kbM_U37_n_44,
      p_3 => image_filter_mac_lbW_U38_n_29,
      p_4 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      p_5 => image_filter_mac_lbW_U38_n_30,
      p_6 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      p_7 => ap_enable_reg_pp0_iter5_reg_n_2,
      p_8 => image_filter_mac_lbW_U38_n_31,
      r_V_10_1_2_fu_1039_p2(15 downto 8) => r_V_10_1_2_fu_1039_p2(18 downto 11),
      r_V_10_1_2_fu_1039_p2(7 downto 0) => r_V_10_1_2_fu_1039_p2(9 downto 2),
      src_kernel_win_0_va_1_fu_1720 => src_kernel_win_0_va_1_fu_1720,
      \tmp3_reg_1543_reg[13]\(0) => \r_V_10_1_2_fu_1039_p2_carry__1_n_4\
    );
image_filter_mac_lbW_U38: entity work.filtro_image_filter_0_0_image_filter_mac_lbW
     port map (
      D(7 downto 0) => src_kernel_win_0_va_6_fu_899_p3(7 downto 0),
      E(0) => src_kernel_win_0_va_16_reg_15210,
      P(24) => image_filter_mac_lbW_U38_n_2,
      P(23) => image_filter_mac_lbW_U38_n_3,
      P(22) => image_filter_mac_lbW_U38_n_4,
      P(21) => image_filter_mac_lbW_U38_n_5,
      P(20) => image_filter_mac_lbW_U38_n_6,
      P(19) => image_filter_mac_lbW_U38_n_7,
      P(18) => image_filter_mac_lbW_U38_n_8,
      P(17) => image_filter_mac_lbW_U38_n_9,
      P(16) => image_filter_mac_lbW_U38_n_10,
      P(15) => image_filter_mac_lbW_U38_n_11,
      P(14) => image_filter_mac_lbW_U38_n_12,
      P(13) => image_filter_mac_lbW_U38_n_13,
      P(12) => image_filter_mac_lbW_U38_n_14,
      P(11) => image_filter_mac_lbW_U38_n_15,
      P(10) => image_filter_mac_lbW_U38_n_16,
      P(9) => image_filter_mac_lbW_U38_n_17,
      P(8) => image_filter_mac_lbW_U38_n_18,
      P(7) => image_filter_mac_lbW_U38_n_19,
      P(6) => image_filter_mac_lbW_U38_n_20,
      P(5) => image_filter_mac_lbW_U38_n_21,
      P(4) => image_filter_mac_lbW_U38_n_22,
      P(3) => image_filter_mac_lbW_U38_n_23,
      P(2) => image_filter_mac_lbW_U38_n_24,
      P(1) => image_filter_mac_lbW_U38_n_25,
      P(0) => image_filter_mac_lbW_U38_n_26,
      Q(1 downto 0) => ap_reg_pp0_iter1_tmp_45_reg_1464(1 downto 0),
      S(3) => image_filter_mac_lbW_U38_n_38,
      S(2) => image_filter_mac_lbW_U38_n_39,
      S(1) => image_filter_mac_lbW_U38_n_40,
      S(0) => image_filter_mac_lbW_U38_n_41,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => image_filter_mac_lbW_U38_n_31,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]\ => image_filter_mac_lbW_U38_n_33,
      \ap_reg_pp0_iter1_brmerge_reg_1469_reg[0]_0\ => image_filter_mac_lbW_U38_n_36,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]\ => image_filter_mac_lbW_U38_n_29,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => image_filter_mac_lbW_U38_n_30,
      \^p\(3) => image_filter_mac_lbW_U38_n_42,
      \^p\(2) => image_filter_mac_lbW_U38_n_43,
      \^p\(1) => image_filter_mac_lbW_U38_n_44,
      \^p\(0) => image_filter_mac_lbW_U38_n_45,
      p_0(3) => image_filter_mac_lbW_U38_n_46,
      p_0(2) => image_filter_mac_lbW_U38_n_47,
      p_0(1) => image_filter_mac_lbW_U38_n_48,
      p_0(0) => image_filter_mac_lbW_U38_n_49,
      p_1(3) => image_filter_mac_lbW_U38_n_50,
      p_1(2) => image_filter_mac_lbW_U38_n_51,
      p_1(1) => image_filter_mac_lbW_U38_n_52,
      p_1(0) => image_filter_mac_lbW_U38_n_53,
      p_2(3) => image_filter_mac_lbW_U38_n_54,
      p_2(2) => image_filter_mac_lbW_U38_n_55,
      p_2(1) => image_filter_mac_lbW_U38_n_56,
      p_2(0) => image_filter_mac_lbW_U38_n_57,
      p_3(3) => image_filter_mac_lbW_U38_n_58,
      p_3(2) => image_filter_mac_lbW_U38_n_59,
      p_3(1) => image_filter_mac_lbW_U38_n_60,
      p_3(0) => image_filter_mac_lbW_U38_n_61,
      p_4(0) => image_filter_mac_lbW_U38_n_62,
      p_5 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      p_6 => ap_enable_reg_pp0_iter5_reg_n_2,
      p_7 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      p_8 => \icmp_reg_1411_reg_n_2_[0]\,
      p_Val2_86_2_cast_fu_1148_p1(24 downto 0) => p_Val2_86_2_cast_fu_1148_p1(24 downto 0),
      r_V_10_2_1_fu_1174_p2(17 downto 0) => r_V_10_2_1_fu_1174_p2(19 downto 2),
      row_assign_13_2_t_reg_1441(0) => row_assign_13_2_t_reg_1441(0),
      row_assign_s_reg_1431(0) => row_assign_s_reg_1431(1),
      \row_assign_s_reg_1431_reg[1]\ => image_filter_mac_lbW_U38_n_32,
      \row_assign_s_reg_1431_reg[1]_0\ => image_filter_mac_lbW_U38_n_34,
      \row_assign_s_reg_1431_reg[1]_1\ => image_filter_mac_lbW_U38_n_37,
      tmp_3_reg_1424 => tmp_3_reg_1424,
      \tmp_3_reg_1424_reg[0]\ => image_filter_mac_lbW_U38_n_35,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
image_filter_mul_ibs_U35: entity work.filtro_image_filter_0_0_image_filter_mul_ibs
     port map (
      Q(7 downto 0) => src_kernel_win_0_va_2_fu_176(7 downto 0),
      \out\(20 downto 0) => r_V_10_1_1_fu_1283_p2(20 downto 0)
    );
k_buf_0_val_3_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_39
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1459(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_45_reg_1464(1 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_8_fu_935_p3(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1492(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => image_filter_mac_lbW_U38_n_33,
      p_Val2_86_0_2_reg_1538_reg => k_buf_0_val_5_U_n_27,
      p_Val2_86_0_2_reg_1538_reg_0(7 downto 0) => right_border_buf_0_2_fu_200(7 downto 0),
      p_Val2_86_0_2_reg_1538_reg_1 => \src_kernel_win_0_va_8_reg_1510[7]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_10 => k_buf_0_val_5_U_n_24,
      p_Val2_86_0_2_reg_1538_reg_11 => k_buf_0_val_5_U_n_25,
      p_Val2_86_0_2_reg_1538_reg_12 => k_buf_0_val_5_U_n_26,
      p_Val2_86_0_2_reg_1538_reg_13 => \src_kernel_win_0_va_2_fu_176[0]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_14 => \src_kernel_win_0_va_2_fu_176[1]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_15 => \src_kernel_win_0_va_2_fu_176[2]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_16 => \src_kernel_win_0_va_2_fu_176[3]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_17 => \src_kernel_win_0_va_2_fu_176[4]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_18 => \src_kernel_win_0_va_2_fu_176[5]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_19 => \src_kernel_win_0_va_2_fu_176[6]_i_4_n_2\,
      p_Val2_86_0_2_reg_1538_reg_2(7 downto 0) => right_border_buf_0_5_fu_212(7 downto 0),
      p_Val2_86_0_2_reg_1538_reg_3 => \src_kernel_win_0_va_8_reg_1510[7]_i_5_n_2\,
      p_Val2_86_0_2_reg_1538_reg_4 => \src_kernel_win_0_va_8_reg_1510[7]_i_8_n_2\,
      p_Val2_86_0_2_reg_1538_reg_5 => \src_kernel_win_0_va_2_fu_176[7]_i_9_n_2\,
      p_Val2_86_0_2_reg_1538_reg_6 => k_buf_0_val_5_U_n_20,
      p_Val2_86_0_2_reg_1538_reg_7 => k_buf_0_val_5_U_n_21,
      p_Val2_86_0_2_reg_1538_reg_8 => k_buf_0_val_5_U_n_22,
      p_Val2_86_0_2_reg_1538_reg_9 => k_buf_0_val_5_U_n_23,
      ram_reg(7 downto 0) => src_kernel_win_0_va_7_fu_917_p3(7 downto 0),
      \right_border_buf_0_1_fu_196_reg[7]\(7 downto 0) => col_buf_0_val_0_0_fu_807_p3(7 downto 0),
      \right_border_buf_0_2_fu_200_reg[0]\ => k_buf_0_val_3_U_n_27,
      \right_border_buf_0_2_fu_200_reg[1]\ => k_buf_0_val_3_U_n_28,
      \right_border_buf_0_2_fu_200_reg[2]\ => k_buf_0_val_3_U_n_29,
      \right_border_buf_0_2_fu_200_reg[3]\ => k_buf_0_val_3_U_n_30,
      \right_border_buf_0_2_fu_200_reg[4]\ => k_buf_0_val_3_U_n_31,
      \right_border_buf_0_2_fu_200_reg[5]\ => k_buf_0_val_3_U_n_32,
      \right_border_buf_0_2_fu_200_reg[6]\ => k_buf_0_val_3_U_n_33,
      \right_border_buf_0_2_fu_200_reg[7]\ => k_buf_0_val_3_U_n_18,
      \right_border_buf_0_s_fu_192_reg[6]\(1 downto 0) => ap_reg_pp0_iter1_tmp_45_reg_1464(1 downto 0),
      \right_border_buf_0_s_fu_192_reg[7]\(7 downto 0) => right_border_buf_0_1_fu_196(7 downto 0),
      \right_border_buf_0_s_fu_192_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_192(7 downto 0),
      row_assign_13_2_t_reg_1441(0) => row_assign_13_2_t_reg_1441(0),
      row_assign_s_reg_1431(0) => row_assign_s_reg_1431(1),
      \src_kernel_win_0_va_7_reg_1504_reg[0]\ => \src_kernel_win_0_va_2_fu_176[0]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[0]_0\ => k_buf_0_val_4_U_n_28,
      \src_kernel_win_0_va_7_reg_1504_reg[1]\ => \src_kernel_win_0_va_2_fu_176[1]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[1]_0\ => k_buf_0_val_4_U_n_29,
      \src_kernel_win_0_va_7_reg_1504_reg[2]\ => \src_kernel_win_0_va_2_fu_176[2]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[2]_0\ => k_buf_0_val_4_U_n_30,
      \src_kernel_win_0_va_7_reg_1504_reg[3]\ => \src_kernel_win_0_va_2_fu_176[3]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[3]_0\ => k_buf_0_val_4_U_n_31,
      \src_kernel_win_0_va_7_reg_1504_reg[4]\ => \src_kernel_win_0_va_2_fu_176[4]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[4]_0\ => k_buf_0_val_4_U_n_32,
      \src_kernel_win_0_va_7_reg_1504_reg[5]\ => \src_kernel_win_0_va_2_fu_176[5]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[5]_0\ => k_buf_0_val_4_U_n_33,
      \src_kernel_win_0_va_7_reg_1504_reg[6]\ => \src_kernel_win_0_va_2_fu_176[6]_i_2_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[6]_0\ => k_buf_0_val_4_U_n_34,
      \src_kernel_win_0_va_7_reg_1504_reg[7]\ => \src_kernel_win_0_va_2_fu_176[7]_i_5_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_0\ => \src_kernel_win_0_va_2_fu_176[7]_i_6_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_1\(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ => \src_kernel_win_0_va_2_fu_176[7]_i_7_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_3\ => k_buf_0_val_4_U_n_35,
      tmp_3_reg_1424 => tmp_3_reg_1424
    );
\k_buf_0_val_3_addr_reg_1480[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040404040"
    )
        port map (
      I0 => exitcond388_i_reg_1446,
      I1 => image_filter_mac_lbW_U38_n_31,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I4 => img_2_data_stream_0_full_n,
      I5 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => k_buf_0_val_3_addr_reg_14800
    );
\k_buf_0_val_3_addr_reg_1480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => tmp_45_reg_1464(0),
      Q => k_buf_0_val_5_addr_reg_1492(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(10),
      Q => k_buf_0_val_5_addr_reg_1492(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => tmp_45_reg_1464(1),
      Q => k_buf_0_val_5_addr_reg_1492(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(2),
      Q => k_buf_0_val_5_addr_reg_1492(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(3),
      Q => k_buf_0_val_5_addr_reg_1492(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(4),
      Q => k_buf_0_val_5_addr_reg_1492(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(5),
      Q => k_buf_0_val_5_addr_reg_1492(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(6),
      Q => k_buf_0_val_5_addr_reg_1492(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(7),
      Q => k_buf_0_val_5_addr_reg_1492(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(8),
      Q => k_buf_0_val_5_addr_reg_1492(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14800,
      D => x_reg_1459(9),
      Q => k_buf_0_val_5_addr_reg_1492(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_40
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1459(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_45_reg_1464(1 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_6_fu_899_p3(7 downto 0),
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1492(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1455 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1455_reg[0]\ => k_buf_0_val_4_U_n_10,
      \icmp_reg_1411_reg[0]\ => \icmp_reg_1411_reg[0]_0\,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p => image_filter_mac_lbW_U38_n_36,
      p_0(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      p_1 => image_filter_mac_lbW_U38_n_35,
      p_10 => k_buf_0_val_3_U_n_30,
      p_11 => k_buf_0_val_3_U_n_31,
      p_12 => k_buf_0_val_3_U_n_32,
      p_13 => k_buf_0_val_3_U_n_33,
      p_2(7 downto 0) => right_border_buf_0_5_fu_212(7 downto 0),
      p_3 => k_buf_0_val_3_U_n_18,
      p_4 => k_buf_0_val_3_U_n_27,
      p_5 => image_filter_mac_lbW_U38_n_32,
      p_6 => image_filter_mac_lbW_U38_n_34,
      p_7 => image_filter_mac_lbW_U38_n_37,
      p_8 => k_buf_0_val_3_U_n_28,
      p_9 => k_buf_0_val_3_U_n_29,
      ram_reg(7 downto 0) => col_buf_0_val_1_0_fu_826_p3(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1 => \tmp_645_1_reg_1420_reg_n_2_[0]\,
      ram_reg_2 => \icmp_reg_1411_reg_n_2_[0]\,
      ram_reg_3 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      ram_reg_4 => image_filter_mac_lbW_U38_n_29,
      \right_border_buf_0_3_fu_204_reg[7]\(7 downto 0) => right_border_buf_0_4_fu_208(7 downto 0),
      \right_border_buf_0_3_fu_204_reg[7]_0\(7 downto 0) => right_border_buf_0_3_fu_204(7 downto 0),
      \right_border_buf_0_3_fu_204_reg[7]_1\(1 downto 0) => ap_reg_pp0_iter1_tmp_45_reg_1464(1 downto 0),
      \right_border_buf_0_s_fu_192_reg[0]\ => k_buf_0_val_4_U_n_28,
      \right_border_buf_0_s_fu_192_reg[1]\ => k_buf_0_val_4_U_n_29,
      \right_border_buf_0_s_fu_192_reg[2]\ => k_buf_0_val_4_U_n_30,
      \right_border_buf_0_s_fu_192_reg[3]\ => k_buf_0_val_4_U_n_31,
      \right_border_buf_0_s_fu_192_reg[4]\ => k_buf_0_val_4_U_n_32,
      \right_border_buf_0_s_fu_192_reg[5]\ => k_buf_0_val_4_U_n_33,
      \right_border_buf_0_s_fu_192_reg[6]\ => k_buf_0_val_4_U_n_34,
      \right_border_buf_0_s_fu_192_reg[7]\ => k_buf_0_val_4_U_n_35,
      \src_kernel_win_0_va_7_reg_1504_reg[7]\ => \src_kernel_win_0_va_2_fu_176[7]_i_13_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_192(7 downto 0),
      \src_kernel_win_0_va_7_reg_1504_reg[7]_1\ => \src_kernel_win_0_va_2_fu_176[7]_i_14_n_2\,
      \src_kernel_win_0_va_7_reg_1504_reg[7]_2\ => \src_kernel_win_0_va_2_fu_176[7]_i_15_n_2\,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
k_buf_0_val_5_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_41
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1459(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_45_reg_1464(1 downto 0),
      D(7 downto 0) => col_buf_0_val_2_0_fu_845_p3(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1492(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_reg_pp0_iter1_brmerge_reg_1469 => ap_reg_pp0_iter1_brmerge_reg_1469,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p_Val2_86_0_2_reg_1538_reg(7 downto 0) => \^ram_reg\(7 downto 0),
      ram_reg(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      ram_reg_0 => k_buf_0_val_5_U_n_20,
      ram_reg_1 => k_buf_0_val_5_U_n_21,
      ram_reg_10 => \tmp_2_reg_1416_reg_n_2_[0]\,
      ram_reg_11 => \icmp_reg_1411_reg_n_2_[0]\,
      ram_reg_12 => image_filter_mac_lbW_U38_n_31,
      ram_reg_13(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_14 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      ram_reg_15 => ap_enable_reg_pp0_iter5_reg_n_2,
      ram_reg_2 => k_buf_0_val_5_U_n_22,
      ram_reg_3 => k_buf_0_val_5_U_n_23,
      ram_reg_4 => k_buf_0_val_5_U_n_24,
      ram_reg_5 => k_buf_0_val_5_U_n_25,
      ram_reg_6 => k_buf_0_val_5_U_n_26,
      ram_reg_7 => k_buf_0_val_5_U_n_27,
      ram_reg_8(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_9 => k_buf_0_val_4_U_n_10,
      \right_border_buf_0_5_fu_212_reg[0]\(1 downto 0) => ap_reg_pp0_iter1_tmp_45_reg_1464(1 downto 0),
      \right_border_buf_0_5_fu_212_reg[7]\(7 downto 0) => right_border_buf_0_2_fu_200(7 downto 0),
      \right_border_buf_0_5_fu_212_reg[7]_0\(7 downto 0) => right_border_buf_0_5_fu_212(7 downto 0),
      row_assign_13_2_t_reg_1441(1 downto 0) => row_assign_13_2_t_reg_1441(1 downto 0),
      tmp_3_reg_1424 => tmp_3_reg_1424,
      tmp_s_reg_1402 => tmp_s_reg_1402
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__0_n_2\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => k_buf_0_val_4_U_n_10,
      I2 => \icmp_reg_1411_reg_n_2_[0]\,
      I3 => tmp_s_reg_1402,
      I4 => Q(1),
      I5 => img_1_data_stream_0_empty_n,
      O => \mOutPtr[0]_i_2__0_n_2\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200000000000000"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => \icmp_reg_1411_reg_n_2_[0]\,
      I2 => tmp_s_reg_1402,
      I3 => Q(1),
      I4 => img_1_data_stream_0_empty_n,
      I5 => \mOutPtr_reg[1]\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => image_filter_mac_lbW_U38_n_31,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I4 => img_2_data_stream_0_full_n,
      O => \^ap_cs_fsm_reg[1]_1\
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F77FFFF"
    )
        port map (
      I0 => img_1_data_stream_0_empty_n,
      I1 => Q(1),
      I2 => tmp_s_reg_1402,
      I3 => \icmp_reg_1411_reg_n_2_[0]\,
      I4 => k_buf_0_val_4_U_n_10,
      I5 => \mOutPtr_reg[1]\,
      O => internal_empty_n_reg
    );
\or_cond_i_i_reg_1455[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_2_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => image_filter_mac_lbW_U38_n_31,
      I5 => \exitcond388_i_reg_1446[0]_i_3_n_2\,
      O => brmerge_reg_14690
    );
\or_cond_i_i_reg_1455[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => tmp_22_fu_660_p2,
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => \t_V_2_reg_299_reg__0\(8),
      I4 => \t_V_2_reg_299_reg__0\(10),
      O => p_0_in6_out
    );
\or_cond_i_i_reg_1455[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \x_reg_1459[7]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(7),
      I2 => \t_V_2_reg_299_reg__0\(5),
      I3 => \t_V_2_reg_299_reg__0\(6),
      O => \or_cond_i_i_reg_1455[0]_i_3_n_2\
    );
\or_cond_i_i_reg_1455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => p_0_in6_out,
      Q => or_cond_i_i_reg_1455,
      R => '0'
    );
\or_cond_i_reg_1476[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(1),
      I1 => \icmp_reg_1411_reg_n_2_[0]\,
      I2 => \or_cond_i_reg_1476[0]_i_2_n_2\,
      O => or_cond_i_fu_757_p2
    );
\or_cond_i_reg_1476[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(2),
      I1 => \t_V_2_reg_299_reg__0\(9),
      I2 => \t_V_2_reg_299_reg__0\(8),
      I3 => \t_V_2_reg_299_reg__0\(10),
      I4 => \x_reg_1459[2]_i_2_n_2\,
      O => \or_cond_i_reg_1476[0]_i_2_n_2\
    );
\or_cond_i_reg_1476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => or_cond_i_fu_757_p2,
      Q => or_cond_i_reg_1476,
      R => '0'
    );
\p_Val2_1_fu_1194_p2__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry_i_3_n_2\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(3 downto 0),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry_i_4_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry_i_5_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry_i_6_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__0_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__0_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__0_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry__0_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry__0_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry__0_i_3_n_2\,
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__0_i_4_n_2\,
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(7 downto 4),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__0_i_5_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__0_i_6_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__0_i_7_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__0_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(6),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_101,
      I2 => tmp3_reg_1543(6),
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(5),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_102,
      I2 => tmp3_reg_1543(5),
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(4),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_103,
      I2 => tmp3_reg_1543(4),
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(3),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_104,
      I2 => tmp3_reg_1543(3),
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(7),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_100,
      I2 => tmp3_reg_1543(7),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__0_i_1_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(6),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_101,
      I2 => tmp3_reg_1543(6),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__0_i_2_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(5),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_102,
      I2 => tmp3_reg_1543(5),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__0_i_3_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(4),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_103,
      I2 => tmp3_reg_1543(4),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__0_i_4_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__0_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__0_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__1_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__1_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__1_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry__1_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry__1_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry__1_i_3_n_2\,
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__1_i_4_n_2\,
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(11 downto 8),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__1_i_5_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__1_i_6_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__1_i_7_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__1_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \r_V_10_1_fu_1119_p2_carry__1_n_4\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_97,
      I2 => tmp3_reg_1543(10),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(13),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_10_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(12),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_11_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(11),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_12_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(9),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_98,
      I2 => tmp3_reg_1543(9),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(8),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_99,
      I2 => tmp3_reg_1543(8),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(7),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_100,
      I2 => tmp3_reg_1543(7),
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(11),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_96,
      I2 => tmp3_reg_1543(11),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__1_i_1_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \r_V_10_1_fu_1119_p2_carry__1_n_4\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_97,
      I2 => tmp3_reg_1543(10),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__1_i_2_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(9),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_98,
      I2 => tmp3_reg_1543(9),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__1_i_3_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(8),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_99,
      I2 => tmp3_reg_1543(8),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__1_i_4_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__1_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_5\,
      CYINIT => \r_V_10_1_fu_1119_p2_carry__1_n_4\,
      DI(3 downto 1) => p_shl3_cast_fu_1104_p1(13 downto 11),
      DI(0) => '0',
      O(3 downto 1) => r_V_10_1_fu_1119_p2(13 downto 11),
      O(0) => \NLW_p_Val2_1_fu_1194_p2__2_carry__1_i_9_O_UNCONNECTED\(0),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__1_i_10_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__1_i_11_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__1_i_12_n_2\,
      S(0) => '1'
    );
\p_Val2_1_fu_1194_p2__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__1_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__2_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__2_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__2_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry__2_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry__2_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry__2_i_3_n_2\,
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__2_i_4_n_2\,
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(15 downto 12),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__2_i_5_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__2_i_6_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__2_i_7_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__2_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(14),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_93,
      I2 => tmp3_reg_1543(14),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(17),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_10_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(16),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_11_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(15),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_12_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(14),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_13_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(13),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_94,
      I2 => tmp3_reg_1543(13),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(12),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_95,
      I2 => tmp3_reg_1543(12),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(11),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_96,
      I2 => tmp3_reg_1543(11),
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(15),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_92,
      I2 => tmp3_reg_1543(15),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__2_i_1_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(14),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_93,
      I2 => tmp3_reg_1543(14),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__2_i_2_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(13),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_94,
      I2 => tmp3_reg_1543(13),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__2_i_3_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(12),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_95,
      I2 => tmp3_reg_1543(12),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__2_i_4_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__2_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__1_i_9_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl3_cast_fu_1104_p1(17 downto 14),
      O(3 downto 0) => r_V_10_1_fu_1119_p2(17 downto 14),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__2_i_10_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__2_i_11_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__2_i_12_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__2_i_13_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__2_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__3_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__3_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__3_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry__3_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry__3_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry__3_i_3_n_2\,
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__3_i_4_n_2\,
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(19 downto 16),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__3_i_5_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__3_i_6_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__3_i_7_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__3_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_88,
      I2 => tmp3_reg_1543(19),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(18),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_10_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(17),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_90,
      I2 => tmp3_reg_1543(17),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(16),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_91,
      I2 => tmp3_reg_1543(16),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(15),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_92,
      I2 => tmp3_reg_1543(15),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => tmp3_reg_1543(19),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_88,
      I2 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I3 => tmp3_reg_1543(18),
      I4 => p_Val2_86_0_2_reg_1538_reg_n_89,
      I5 => r_V_10_1_fu_1119_p2(18),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_1_fu_1194_p2__2_carry__3_i_2_n_2\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_89,
      I2 => r_V_10_1_fu_1119_p2(18),
      I3 => tmp3_reg_1543(18),
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(17),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_90,
      I2 => tmp3_reg_1543(17),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__3_i_3_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(16),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_91,
      I2 => tmp3_reg_1543(16),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__3_i_4_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry__3_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__3_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__2_i_9_n_2\,
      CO(3 downto 2) => \NLW_p_Val2_1_fu_1194_p2__2_carry__3_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      CO(0) => \NLW_p_Val2_1_fu_1194_p2__2_carry__3_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_shl3_cast_fu_1104_p1(18),
      O(3 downto 1) => \NLW_p_Val2_1_fu_1194_p2__2_carry__3_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_10_1_fu_1119_p2(18),
      S(3 downto 1) => B"001",
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__3_i_10_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__3_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__2_carry__4_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__2_carry__4_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__2_carry__4_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_1194_p2__2_carry__4_i_1_n_2\,
      DI(2) => \p_Val2_1_fu_1194_p2__2_carry__4_i_2_n_2\,
      DI(1) => \p_Val2_1_fu_1194_p2__2_carry__4_i_3_n_2\,
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__4_i_4_n_2\,
      O(3 downto 0) => p_Val2_86_2_cast_fu_1148_p1(23 downto 20),
      S(3) => \p_Val2_1_fu_1194_p2__2_carry__4_i_5_n_2\,
      S(2) => \p_Val2_1_fu_1194_p2__2_carry__4_i_6_n_2\,
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__4_i_7_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__4_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_86,
      I1 => tmp3_reg_1543(21),
      I2 => p_Val2_86_0_2_reg_1538_reg_n_85,
      I3 => tmp3_reg_1543(22),
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_87,
      I1 => tmp3_reg_1543(20),
      I2 => p_Val2_86_0_2_reg_1538_reg_n_86,
      I3 => tmp3_reg_1543(21),
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_88,
      I2 => p_Val2_86_0_2_reg_1538_reg_n_87,
      I3 => tmp3_reg_1543(20),
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => tmp3_reg_1543(19),
      I1 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I2 => p_Val2_86_0_2_reg_1538_reg_n_88,
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF100EF1"
    )
        port map (
      I0 => tmp3_reg_1543(21),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_86,
      I2 => tmp3_reg_1543(22),
      I3 => p_Val2_86_0_2_reg_1538_reg_n_84,
      I4 => p_Val2_86_0_2_reg_1538_reg_n_85,
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => tmp3_reg_1543(20),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_87,
      I2 => tmp3_reg_1543(22),
      I3 => p_Val2_86_0_2_reg_1538_reg_n_85,
      I4 => tmp3_reg_1543(21),
      I5 => p_Val2_86_0_2_reg_1538_reg_n_86,
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_88,
      I1 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I2 => tmp3_reg_1543(21),
      I3 => p_Val2_86_0_2_reg_1538_reg_n_86,
      I4 => tmp3_reg_1543(20),
      I5 => p_Val2_86_0_2_reg_1538_reg_n_87,
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__4_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"963C3C69"
    )
        port map (
      I0 => tmp3_reg_1543(19),
      I1 => tmp3_reg_1543(20),
      I2 => p_Val2_86_0_2_reg_1538_reg_n_87,
      I3 => p_Val2_86_0_2_reg_1538_reg_n_88,
      I4 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      O => \p_Val2_1_fu_1194_p2__2_carry__4_i_8_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__2_carry__4_n_2\,
      CO(3 downto 1) => \NLW_p_Val2_1_fu_1194_p2__2_carry__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_1_fu_1194_p2__2_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Val2_1_fu_1194_p2__2_carry__5_i_1_n_2\,
      O(3 downto 2) => \NLW_p_Val2_1_fu_1194_p2__2_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_86_2_cast_fu_1148_p1(25 downto 24),
      S(3 downto 2) => B"00",
      S(1) => \p_Val2_1_fu_1194_p2__2_carry__5_i_2_n_2\,
      S(0) => \p_Val2_1_fu_1194_p2__2_carry__5_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_84,
      I1 => tmp3_reg_1543(22),
      I2 => tmp3_reg_1543(24),
      I3 => p_Val2_86_0_2_reg_1538_reg_n_83,
      I4 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      O => \p_Val2_1_fu_1194_p2__2_carry__5_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FE01E0"
    )
        port map (
      I0 => tmp3_reg_1543(22),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_84,
      I2 => tmp3_reg_1543(24),
      I3 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I4 => p_Val2_86_0_2_reg_1538_reg_n_83,
      O => \p_Val2_1_fu_1194_p2__2_carry__5_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996696996"
    )
        port map (
      I0 => \p_Val2_1_fu_1194_p2__2_carry__3_i_9_n_4\,
      I1 => p_Val2_86_0_2_reg_1538_reg_n_83,
      I2 => tmp3_reg_1543(24),
      I3 => tmp3_reg_1543(22),
      I4 => p_Val2_86_0_2_reg_1538_reg_n_84,
      I5 => p_Val2_86_0_2_reg_1538_reg_n_85,
      O => \p_Val2_1_fu_1194_p2__2_carry__5_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(2),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_105,
      I2 => tmp3_reg_1543(2),
      O => \p_Val2_1_fu_1194_p2__2_carry_i_1_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_106,
      I1 => tmp3_reg_1543(1),
      O => \p_Val2_1_fu_1194_p2__2_carry_i_2_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp3_reg_1543(0),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_107,
      O => \p_Val2_1_fu_1194_p2__2_carry_i_3_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(3),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_104,
      I2 => tmp3_reg_1543(3),
      I3 => \p_Val2_1_fu_1194_p2__2_carry_i_1_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry_i_4_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => r_V_10_1_fu_1119_p2(2),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_105,
      I2 => tmp3_reg_1543(2),
      I3 => \p_Val2_1_fu_1194_p2__2_carry_i_2_n_2\,
      O => \p_Val2_1_fu_1194_p2__2_carry_i_5_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => p_Val2_86_0_2_reg_1538_reg_n_106,
      I1 => tmp3_reg_1543(1),
      I2 => tmp3_reg_1543(0),
      I3 => p_Val2_86_0_2_reg_1538_reg_n_107,
      O => \p_Val2_1_fu_1194_p2__2_carry_i_6_n_2\
    );
\p_Val2_1_fu_1194_p2__2_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp3_reg_1543(0),
      I1 => p_Val2_86_0_2_reg_1538_reg_n_107,
      O => \p_Val2_1_fu_1194_p2__2_carry_i_7_n_2\
    );
\p_Val2_1_fu_1194_p2__77_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_23,
      DI(2) => image_filter_mac_lbW_U38_n_24,
      DI(1) => image_filter_mac_lbW_U38_n_25,
      DI(0) => image_filter_mac_lbW_U38_n_26,
      O(3 downto 0) => \NLW_p_Val2_1_fu_1194_p2__77_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => image_filter_mac_lbW_U38_n_38,
      S(2) => image_filter_mac_lbW_U38_n_39,
      S(1) => image_filter_mac_lbW_U38_n_40,
      S(0) => image_filter_mac_lbW_U38_n_41
    );
\p_Val2_1_fu_1194_p2__77_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry__0_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__0_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry__0_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_19,
      DI(2) => image_filter_mac_lbW_U38_n_20,
      DI(1) => image_filter_mac_lbW_U38_n_21,
      DI(0) => image_filter_mac_lbW_U38_n_22,
      O(3 downto 0) => \NLW_p_Val2_1_fu_1194_p2__77_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => image_filter_mac_lbW_U38_n_42,
      S(2) => image_filter_mac_lbW_U38_n_43,
      S(1) => image_filter_mac_lbW_U38_n_44,
      S(0) => image_filter_mac_lbW_U38_n_45
    );
\p_Val2_1_fu_1194_p2__77_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry__0_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry__1_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__1_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry__1_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_15,
      DI(2) => image_filter_mac_lbW_U38_n_16,
      DI(1) => image_filter_mac_lbW_U38_n_17,
      DI(0) => image_filter_mac_lbW_U38_n_18,
      O(3 downto 0) => \NLW_p_Val2_1_fu_1194_p2__77_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => image_filter_mac_lbW_U38_n_46,
      S(2) => image_filter_mac_lbW_U38_n_47,
      S(1) => image_filter_mac_lbW_U38_n_48,
      S(0) => image_filter_mac_lbW_U38_n_49
    );
\p_Val2_1_fu_1194_p2__77_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry__1_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry__2_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__2_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry__2_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_11,
      DI(2) => image_filter_mac_lbW_U38_n_12,
      DI(1) => image_filter_mac_lbW_U38_n_13,
      DI(0) => image_filter_mac_lbW_U38_n_14,
      O(3) => \p_Val2_1_fu_1194_p2__77_carry__2_n_6\,
      O(2) => \p_Val2_1_fu_1194_p2__77_carry__2_n_7\,
      O(1) => \p_Val2_1_fu_1194_p2__77_carry__2_n_8\,
      O(0) => \NLW_p_Val2_1_fu_1194_p2__77_carry__2_O_UNCONNECTED\(0),
      S(3) => image_filter_mac_lbW_U38_n_50,
      S(2) => image_filter_mac_lbW_U38_n_51,
      S(1) => image_filter_mac_lbW_U38_n_52,
      S(0) => image_filter_mac_lbW_U38_n_53
    );
\p_Val2_1_fu_1194_p2__77_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry__2_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry__3_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__3_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry__3_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_7,
      DI(2) => image_filter_mac_lbW_U38_n_8,
      DI(1) => image_filter_mac_lbW_U38_n_9,
      DI(0) => image_filter_mac_lbW_U38_n_10,
      O(3) => \p_Val2_1_fu_1194_p2__77_carry__3_n_6\,
      O(2) => \p_Val2_1_fu_1194_p2__77_carry__3_n_7\,
      O(1) => \p_Val2_1_fu_1194_p2__77_carry__3_n_8\,
      O(0) => \p_Val2_1_fu_1194_p2__77_carry__3_n_9\,
      S(3) => image_filter_mac_lbW_U38_n_54,
      S(2) => image_filter_mac_lbW_U38_n_55,
      S(1) => image_filter_mac_lbW_U38_n_56,
      S(0) => image_filter_mac_lbW_U38_n_57
    );
\p_Val2_1_fu_1194_p2__77_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry__3_n_2\,
      CO(3) => \p_Val2_1_fu_1194_p2__77_carry__4_n_2\,
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__4_n_3\,
      CO(1) => \p_Val2_1_fu_1194_p2__77_carry__4_n_4\,
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_lbW_U38_n_3,
      DI(2) => image_filter_mac_lbW_U38_n_4,
      DI(1) => image_filter_mac_lbW_U38_n_5,
      DI(0) => image_filter_mac_lbW_U38_n_6,
      O(3) => \p_Val2_1_fu_1194_p2__77_carry__4_n_6\,
      O(2) => \p_Val2_1_fu_1194_p2__77_carry__4_n_7\,
      O(1) => \p_Val2_1_fu_1194_p2__77_carry__4_n_8\,
      O(0) => \p_Val2_1_fu_1194_p2__77_carry__4_n_9\,
      S(3) => image_filter_mac_lbW_U38_n_58,
      S(2) => image_filter_mac_lbW_U38_n_59,
      S(1) => image_filter_mac_lbW_U38_n_60,
      S(0) => image_filter_mac_lbW_U38_n_61
    );
\p_Val2_1_fu_1194_p2__77_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_1194_p2__77_carry__4_n_2\,
      CO(3) => \NLW_p_Val2_1_fu_1194_p2__77_carry__5_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_1_fu_1194_p2__77_carry__5_n_3\,
      CO(1) => \NLW_p_Val2_1_fu_1194_p2__77_carry__5_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_1_fu_1194_p2__77_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => image_filter_mac_lbW_U38_n_2,
      O(3 downto 2) => \NLW_p_Val2_1_fu_1194_p2__77_carry__5_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_1_fu_1194_p2__77_carry__5_n_8\,
      O(0) => \p_Val2_1_fu_1194_p2__77_carry__5_n_9\,
      S(3 downto 2) => B"01",
      S(1) => p_Val2_86_2_cast_fu_1148_p1(25),
      S(0) => image_filter_mac_lbW_U38_n_62
    );
\p_Val2_1_reg_1548_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__4_n_8\,
      Q => tmp_49_fu_1231_p3,
      R => '0'
    );
\p_Val2_2_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__2_n_7\,
      Q => p_Val2_2_reg_1553(0),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__2_n_6\,
      Q => p_Val2_2_reg_1553(1),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__3_n_9\,
      Q => p_Val2_2_reg_1553(2),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__3_n_8\,
      Q => p_Val2_2_reg_1553(3),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__3_n_7\,
      Q => p_Val2_2_reg_1553(4),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__3_n_6\,
      Q => p_Val2_2_reg_1553(5),
      R => '0'
    );
\p_Val2_2_reg_1553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__4_n_9\,
      Q => p_Val2_2_reg_1553(6),
      R => '0'
    );
p_Val2_86_0_2_reg_1538_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_8_reg_1510(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_86_0_2_reg_1538_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001110101000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_86_0_2_reg_1538_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 24) => B"000000000000000000000000",
      C(23) => C0,
      C(22) => C0,
      C(21) => C0,
      C(20) => C0,
      C(19) => C0,
      C(18) => p_Val2_86_0_2_reg_1538_reg_i_2_n_8,
      C(17) => p_Val2_86_0_2_reg_1538_reg_i_2_n_9,
      C(16) => p_Val2_86_0_2_reg_1538_reg_i_3_n_6,
      C(15) => p_Val2_86_0_2_reg_1538_reg_i_3_n_7,
      C(14) => p_Val2_86_0_2_reg_1538_reg_i_3_n_8,
      C(13) => p_Val2_86_0_2_reg_1538_reg_i_3_n_9,
      C(12) => p_Val2_86_0_2_reg_1538_reg_i_4_n_6,
      C(11) => p_Val2_86_0_2_reg_1538_reg_i_4_n_7,
      C(10) => p_Val2_86_0_2_reg_1538_reg_i_4_n_8,
      C(9) => p_Val2_86_0_2_reg_1538_reg_i_4_n_9,
      C(8) => p_Val2_86_0_2_reg_1538_reg_i_5_n_6,
      C(7) => p_Val2_86_0_2_reg_1538_reg_i_5_n_7,
      C(6) => p_Val2_86_0_2_reg_1538_reg_i_5_n_8,
      C(5) => p_Val2_86_0_2_reg_1538_reg_i_5_n_9,
      C(4) => p_Val2_86_0_2_reg_1538_reg_i_6_n_6,
      C(3) => p_Val2_86_0_2_reg_1538_reg_i_6_n_7,
      C(2) => p_Val2_86_0_2_reg_1538_reg_i_6_n_8,
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_86_0_2_reg_1538_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_86_0_2_reg_1538_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_1720,
      CEA2 => src_kernel_win_0_va_1_fu_1720,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => src_kernel_win_0_va_16_reg_15210,
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_86_0_2_reg_15380,
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => src_kernel_win_0_va_8_fu_935_p3(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_86_0_2_reg_1538_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_86_0_2_reg_1538_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_Val2_86_0_2_reg_1538_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_Val2_86_0_2_reg_1538_reg_n_83,
      P(23) => p_Val2_86_0_2_reg_1538_reg_n_84,
      P(22) => p_Val2_86_0_2_reg_1538_reg_n_85,
      P(21) => p_Val2_86_0_2_reg_1538_reg_n_86,
      P(20) => p_Val2_86_0_2_reg_1538_reg_n_87,
      P(19) => p_Val2_86_0_2_reg_1538_reg_n_88,
      P(18) => p_Val2_86_0_2_reg_1538_reg_n_89,
      P(17) => p_Val2_86_0_2_reg_1538_reg_n_90,
      P(16) => p_Val2_86_0_2_reg_1538_reg_n_91,
      P(15) => p_Val2_86_0_2_reg_1538_reg_n_92,
      P(14) => p_Val2_86_0_2_reg_1538_reg_n_93,
      P(13) => p_Val2_86_0_2_reg_1538_reg_n_94,
      P(12) => p_Val2_86_0_2_reg_1538_reg_n_95,
      P(11) => p_Val2_86_0_2_reg_1538_reg_n_96,
      P(10) => p_Val2_86_0_2_reg_1538_reg_n_97,
      P(9) => p_Val2_86_0_2_reg_1538_reg_n_98,
      P(8) => p_Val2_86_0_2_reg_1538_reg_n_99,
      P(7) => p_Val2_86_0_2_reg_1538_reg_n_100,
      P(6) => p_Val2_86_0_2_reg_1538_reg_n_101,
      P(5) => p_Val2_86_0_2_reg_1538_reg_n_102,
      P(4) => p_Val2_86_0_2_reg_1538_reg_n_103,
      P(3) => p_Val2_86_0_2_reg_1538_reg_n_104,
      P(2) => p_Val2_86_0_2_reg_1538_reg_n_105,
      P(1) => p_Val2_86_0_2_reg_1538_reg_n_106,
      P(0) => p_Val2_86_0_2_reg_1538_reg_n_107,
      PATTERNBDETECT => NLW_p_Val2_86_0_2_reg_1538_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_86_0_2_reg_1538_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_Val2_86_0_2_reg_1538_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_86_0_2_reg_1538_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_86_0_2_reg_1538_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I1 => img_2_data_stream_0_full_n,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_reg_pp0_iter2_or_cond_i_reg_1476,
      I5 => image_filter_mac_lbW_U38_n_31,
      O => p_Val2_86_0_2_reg_15380
    );
p_Val2_86_0_2_reg_1538_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(15),
      O => p_Val2_86_0_2_reg_1538_reg_i_10_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(14),
      O => p_Val2_86_0_2_reg_1538_reg_i_11_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(13),
      O => p_Val2_86_0_2_reg_1538_reg_i_12_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(12),
      O => p_Val2_86_0_2_reg_1538_reg_i_13_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(11),
      O => p_Val2_86_0_2_reg_1538_reg_i_14_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(18),
      O => p_Val2_86_0_2_reg_1538_reg_i_15_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(17),
      O => p_Val2_86_0_2_reg_1538_reg_i_16_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(16),
      O => p_Val2_86_0_2_reg_1538_reg_i_17_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(15),
      O => p_Val2_86_0_2_reg_1538_reg_i_18_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(14),
      O => p_Val2_86_0_2_reg_1538_reg_i_19_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_86_0_2_reg_1538_reg_i_3_n_2,
      CO(3 downto 2) => NLW_p_Val2_86_0_2_reg_1538_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => p_Val2_86_0_2_reg_1538_reg_i_2_n_4,
      CO(0) => p_Val2_86_0_2_reg_1538_reg_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl1_cast_fu_984_p1(18 downto 17),
      O(3) => NLW_p_Val2_86_0_2_reg_1538_reg_i_2_O_UNCONNECTED(3),
      O(2) => C0,
      O(1) => p_Val2_86_0_2_reg_1538_reg_i_2_n_8,
      O(0) => p_Val2_86_0_2_reg_1538_reg_i_2_n_9,
      S(3 downto 2) => B"01",
      S(1) => p_Val2_86_0_2_reg_1538_reg_i_7_n_2,
      S(0) => p_Val2_86_0_2_reg_1538_reg_i_8_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(11),
      O => p_Val2_86_0_2_reg_1538_reg_i_20_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(13),
      O => p_Val2_86_0_2_reg_1538_reg_i_21_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(12),
      O => p_Val2_86_0_2_reg_1538_reg_i_22_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_86_0_2_reg_1538_reg_i_4_n_2,
      CO(3) => p_Val2_86_0_2_reg_1538_reg_i_3_n_2,
      CO(2) => p_Val2_86_0_2_reg_1538_reg_i_3_n_3,
      CO(1) => p_Val2_86_0_2_reg_1538_reg_i_3_n_4,
      CO(0) => p_Val2_86_0_2_reg_1538_reg_i_3_n_5,
      CYINIT => '0',
      DI(3 downto 0) => p_shl1_cast_fu_984_p1(16 downto 13),
      O(3) => p_Val2_86_0_2_reg_1538_reg_i_3_n_6,
      O(2) => p_Val2_86_0_2_reg_1538_reg_i_3_n_7,
      O(1) => p_Val2_86_0_2_reg_1538_reg_i_3_n_8,
      O(0) => p_Val2_86_0_2_reg_1538_reg_i_3_n_9,
      S(3) => p_Val2_86_0_2_reg_1538_reg_i_9_n_2,
      S(2) => p_Val2_86_0_2_reg_1538_reg_i_10_n_2,
      S(1) => p_Val2_86_0_2_reg_1538_reg_i_11_n_2,
      S(0) => p_Val2_86_0_2_reg_1538_reg_i_12_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_86_0_2_reg_1538_reg_i_5_n_2,
      CO(3) => p_Val2_86_0_2_reg_1538_reg_i_4_n_2,
      CO(2) => p_Val2_86_0_2_reg_1538_reg_i_4_n_3,
      CO(1) => p_Val2_86_0_2_reg_1538_reg_i_4_n_4,
      CO(0) => p_Val2_86_0_2_reg_1538_reg_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 2) => p_shl1_cast_fu_984_p1(12 downto 11),
      DI(1 downto 0) => B"00",
      O(3) => p_Val2_86_0_2_reg_1538_reg_i_4_n_6,
      O(2) => p_Val2_86_0_2_reg_1538_reg_i_4_n_7,
      O(1) => p_Val2_86_0_2_reg_1538_reg_i_4_n_8,
      O(0) => p_Val2_86_0_2_reg_1538_reg_i_4_n_9,
      S(3) => p_Val2_86_0_2_reg_1538_reg_i_13_n_2,
      S(2) => p_Val2_86_0_2_reg_1538_reg_i_14_n_2,
      S(1) => '1',
      S(0) => p_Val2_86_0_2_reg_1538_reg_i_15_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_86_0_2_reg_1538_reg_i_6_n_2,
      CO(3) => p_Val2_86_0_2_reg_1538_reg_i_5_n_2,
      CO(2) => p_Val2_86_0_2_reg_1538_reg_i_5_n_3,
      CO(1) => p_Val2_86_0_2_reg_1538_reg_i_5_n_4,
      CO(0) => p_Val2_86_0_2_reg_1538_reg_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => p_Val2_86_0_2_reg_1538_reg_i_5_n_6,
      O(2) => p_Val2_86_0_2_reg_1538_reg_i_5_n_7,
      O(1) => p_Val2_86_0_2_reg_1538_reg_i_5_n_8,
      O(0) => p_Val2_86_0_2_reg_1538_reg_i_5_n_9,
      S(3) => p_Val2_86_0_2_reg_1538_reg_i_16_n_2,
      S(2) => p_Val2_86_0_2_reg_1538_reg_i_17_n_2,
      S(1) => p_Val2_86_0_2_reg_1538_reg_i_18_n_2,
      S(0) => p_Val2_86_0_2_reg_1538_reg_i_19_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_86_0_2_reg_1538_reg_i_6_n_2,
      CO(2) => p_Val2_86_0_2_reg_1538_reg_i_6_n_3,
      CO(1) => p_Val2_86_0_2_reg_1538_reg_i_6_n_4,
      CO(0) => p_Val2_86_0_2_reg_1538_reg_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_Val2_86_0_2_reg_1538_reg_i_20_n_2,
      DI(0) => '0',
      O(3) => p_Val2_86_0_2_reg_1538_reg_i_6_n_6,
      O(2) => p_Val2_86_0_2_reg_1538_reg_i_6_n_7,
      O(1) => p_Val2_86_0_2_reg_1538_reg_i_6_n_8,
      O(0) => NLW_p_Val2_86_0_2_reg_1538_reg_i_6_O_UNCONNECTED(0),
      S(3) => p_Val2_86_0_2_reg_1538_reg_i_21_n_2,
      S(2) => p_Val2_86_0_2_reg_1538_reg_i_22_n_2,
      S(1) => p_shl1_cast_fu_984_p1(11),
      S(0) => '0'
    );
p_Val2_86_0_2_reg_1538_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(18),
      O => p_Val2_86_0_2_reg_1538_reg_i_7_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(17),
      O => p_Val2_86_0_2_reg_1538_reg_i_8_n_2
    );
p_Val2_86_0_2_reg_1538_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl1_cast_fu_984_p1(16),
      O => p_Val2_86_0_2_reg_1538_reg_i_9_n_2
    );
p_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_2_n_2,
      CO(3 downto 2) => NLW_p_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => p_i_1_n_4,
      CO(0) => p_i_1_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_shl_cast_fu_1159_p1(18 downto 17),
      O(3) => NLW_p_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => r_V_10_2_1_fu_1174_p2(19 downto 17),
      S(3 downto 2) => B"01",
      S(1) => p_i_6_n_2,
      S(0) => p_i_7_n_2
    );
p_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(14),
      O => p_i_10_n_2
    );
p_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(13),
      O => p_i_11_n_2
    );
p_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(12),
      O => p_i_12_n_2
    );
p_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(11),
      O => p_i_13_n_2
    );
p_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(18),
      O => p_i_14_n_2
    );
p_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(17),
      O => p_i_15_n_2
    );
p_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(16),
      O => p_i_16_n_2
    );
p_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(15),
      O => p_i_17_n_2
    );
p_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(14),
      O => p_i_18_n_2
    );
p_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(11),
      O => p_i_19_n_2
    );
p_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_3_n_2,
      CO(3) => p_i_2_n_2,
      CO(2) => p_i_2_n_3,
      CO(1) => p_i_2_n_4,
      CO(0) => p_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 0) => p_shl_cast_fu_1159_p1(16 downto 13),
      O(3 downto 0) => r_V_10_2_1_fu_1174_p2(16 downto 13),
      S(3) => p_i_8_n_2,
      S(2) => p_i_9_n_2,
      S(1) => p_i_10_n_2,
      S(0) => p_i_11_n_2
    );
p_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(13),
      O => p_i_20_n_2
    );
p_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(12),
      O => p_i_21_n_2
    );
p_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_4_n_2,
      CO(3) => p_i_3_n_2,
      CO(2) => p_i_3_n_3,
      CO(1) => p_i_3_n_4,
      CO(0) => p_i_3_n_5,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_cast_fu_1159_p1(12 downto 11),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => r_V_10_2_1_fu_1174_p2(12 downto 9),
      S(3) => p_i_12_n_2,
      S(2) => p_i_13_n_2,
      S(1) => '1',
      S(0) => p_i_14_n_2
    );
p_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_5_n_2,
      CO(3) => p_i_4_n_2,
      CO(2) => p_i_4_n_3,
      CO(1) => p_i_4_n_4,
      CO(0) => p_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_10_2_1_fu_1174_p2(8 downto 5),
      S(3) => p_i_15_n_2,
      S(2) => p_i_16_n_2,
      S(1) => p_i_17_n_2,
      S(0) => p_i_18_n_2
    );
p_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_i_5_n_2,
      CO(2) => p_i_5_n_3,
      CO(1) => p_i_5_n_4,
      CO(0) => p_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_i_19_n_2,
      DI(0) => '0',
      O(3 downto 1) => r_V_10_2_1_fu_1174_p2(4 downto 2),
      O(0) => NLW_p_i_5_O_UNCONNECTED(0),
      S(3) => p_i_20_n_2,
      S(2) => p_i_21_n_2,
      S(1) => p_shl_cast_fu_1159_p1(11),
      S(0) => '0'
    );
p_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(18),
      O => p_i_6_n_2
    );
p_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(17),
      O => p_i_7_n_2
    );
p_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(16),
      O => p_i_8_n_2
    );
p_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1159_p1(15),
      O => p_i_9_n_2
    );
r_V_10_1_2_fu_1039_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_10_1_2_fu_1039_p2_carry_n_2,
      CO(2) => r_V_10_1_2_fu_1039_p2_carry_n_3,
      CO(1) => r_V_10_1_2_fu_1039_p2_carry_n_4,
      CO(0) => r_V_10_1_2_fu_1039_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_V_10_1_2_fu_1039_p2_carry_i_1_n_2,
      DI(0) => '0',
      O(3 downto 1) => r_V_10_1_2_fu_1039_p2(4 downto 2),
      O(0) => NLW_r_V_10_1_2_fu_1039_p2_carry_O_UNCONNECTED(0),
      S(3) => r_V_10_1_2_fu_1039_p2_carry_i_2_n_2,
      S(2) => r_V_10_1_2_fu_1039_p2_carry_i_3_n_2,
      S(1) => p_shl5_cast_fu_1024_p1(11),
      S(0) => '0'
    );
\r_V_10_1_2_fu_1039_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_10_1_2_fu_1039_p2_carry_n_2,
      CO(3) => \r_V_10_1_2_fu_1039_p2_carry__0_n_2\,
      CO(2) => \r_V_10_1_2_fu_1039_p2_carry__0_n_3\,
      CO(1) => \r_V_10_1_2_fu_1039_p2_carry__0_n_4\,
      CO(0) => \r_V_10_1_2_fu_1039_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_10_1_2_fu_1039_p2(8 downto 5),
      S(3) => \r_V_10_1_2_fu_1039_p2_carry__0_i_1_n_2\,
      S(2) => \r_V_10_1_2_fu_1039_p2_carry__0_i_2_n_2\,
      S(1) => \r_V_10_1_2_fu_1039_p2_carry__0_i_3_n_2\,
      S(0) => \r_V_10_1_2_fu_1039_p2_carry__0_i_4_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(17),
      O => \r_V_10_1_2_fu_1039_p2_carry__0_i_1_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(16),
      O => \r_V_10_1_2_fu_1039_p2_carry__0_i_2_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(15),
      O => \r_V_10_1_2_fu_1039_p2_carry__0_i_3_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(14),
      O => \r_V_10_1_2_fu_1039_p2_carry__0_i_4_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_10_1_2_fu_1039_p2_carry__0_n_2\,
      CO(3 downto 2) => \NLW_r_V_10_1_2_fu_1039_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_V_10_1_2_fu_1039_p2_carry__1_n_4\,
      CO(0) => \NLW_r_V_10_1_2_fu_1039_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_10_1_2_fu_1039_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_10_1_2_fu_1039_p2(9),
      S(3 downto 1) => B"001",
      S(0) => \r_V_10_1_2_fu_1039_p2_carry__1_i_1_n_2\
    );
\r_V_10_1_2_fu_1039_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(18),
      O => \r_V_10_1_2_fu_1039_p2_carry__1_i_1_n_2\
    );
r_V_10_1_2_fu_1039_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(11),
      O => r_V_10_1_2_fu_1039_p2_carry_i_1_n_2
    );
r_V_10_1_2_fu_1039_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(13),
      O => r_V_10_1_2_fu_1039_p2_carry_i_2_n_2
    );
r_V_10_1_2_fu_1039_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(12),
      O => r_V_10_1_2_fu_1039_p2_carry_i_3_n_2
    );
r_V_10_1_fu_1119_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_10_1_fu_1119_p2_carry_n_2,
      CO(2) => r_V_10_1_fu_1119_p2_carry_n_3,
      CO(1) => r_V_10_1_fu_1119_p2_carry_n_4,
      CO(0) => r_V_10_1_fu_1119_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => r_V_10_1_fu_1119_p2_carry_i_1_n_2,
      DI(0) => '0',
      O(3 downto 1) => r_V_10_1_fu_1119_p2(4 downto 2),
      O(0) => NLW_r_V_10_1_fu_1119_p2_carry_O_UNCONNECTED(0),
      S(3) => r_V_10_1_fu_1119_p2_carry_i_2_n_2,
      S(2) => r_V_10_1_fu_1119_p2_carry_i_3_n_2,
      S(1) => p_shl3_cast_fu_1104_p1(11),
      S(0) => '0'
    );
\r_V_10_1_fu_1119_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_10_1_fu_1119_p2_carry_n_2,
      CO(3) => \r_V_10_1_fu_1119_p2_carry__0_n_2\,
      CO(2) => \r_V_10_1_fu_1119_p2_carry__0_n_3\,
      CO(1) => \r_V_10_1_fu_1119_p2_carry__0_n_4\,
      CO(0) => \r_V_10_1_fu_1119_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => r_V_10_1_fu_1119_p2(8 downto 5),
      S(3) => \r_V_10_1_fu_1119_p2_carry__0_i_1_n_2\,
      S(2) => \r_V_10_1_fu_1119_p2_carry__0_i_2_n_2\,
      S(1) => \r_V_10_1_fu_1119_p2_carry__0_i_3_n_2\,
      S(0) => \r_V_10_1_fu_1119_p2_carry__0_i_4_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(17),
      O => \r_V_10_1_fu_1119_p2_carry__0_i_1_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(16),
      O => \r_V_10_1_fu_1119_p2_carry__0_i_2_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(15),
      O => \r_V_10_1_fu_1119_p2_carry__0_i_3_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(14),
      O => \r_V_10_1_fu_1119_p2_carry__0_i_4_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_10_1_fu_1119_p2_carry__0_n_2\,
      CO(3 downto 2) => \NLW_r_V_10_1_fu_1119_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_V_10_1_fu_1119_p2_carry__1_n_4\,
      CO(0) => \NLW_r_V_10_1_fu_1119_p2_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_10_1_fu_1119_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_10_1_fu_1119_p2(9),
      S(3 downto 1) => B"001",
      S(0) => \r_V_10_1_fu_1119_p2_carry__1_i_1_n_2\
    );
\r_V_10_1_fu_1119_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(18),
      O => \r_V_10_1_fu_1119_p2_carry__1_i_1_n_2\
    );
r_V_10_1_fu_1119_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(11),
      O => r_V_10_1_fu_1119_p2_carry_i_1_n_2
    );
r_V_10_1_fu_1119_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(13),
      O => r_V_10_1_fu_1119_p2_carry_i_2_n_2
    );
r_V_10_1_fu_1119_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1104_p1(12),
      O => r_V_10_1_fu_1119_p2_carry_i_3_n_2
    );
\right_border_buf_0_1_fu_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(0),
      Q => right_border_buf_0_1_fu_196(0),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(1),
      Q => right_border_buf_0_1_fu_196(1),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(2),
      Q => right_border_buf_0_1_fu_196(2),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(3),
      Q => right_border_buf_0_1_fu_196(3),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(4),
      Q => right_border_buf_0_1_fu_196(4),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(5),
      Q => right_border_buf_0_1_fu_196(5),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(6),
      Q => right_border_buf_0_1_fu_196(6),
      R => '0'
    );
\right_border_buf_0_1_fu_196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_s_fu_192(7),
      Q => right_border_buf_0_1_fu_196(7),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(0),
      Q => right_border_buf_0_2_fu_200(0),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(1),
      Q => right_border_buf_0_2_fu_200(1),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(2),
      Q => right_border_buf_0_2_fu_200(2),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(3),
      Q => right_border_buf_0_2_fu_200(3),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(4),
      Q => right_border_buf_0_2_fu_200(4),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(5),
      Q => right_border_buf_0_2_fu_200(5),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(6),
      Q => right_border_buf_0_2_fu_200(6),
      R => '0'
    );
\right_border_buf_0_2_fu_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_5_fu_212(7),
      Q => right_border_buf_0_2_fu_200(7),
      R => '0'
    );
\right_border_buf_0_3_fu_204[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => \icmp_reg_1411_reg_n_2_[0]\,
      I2 => tmp_s_reg_1402,
      O => right_border_buf_0_1_fu_1960
    );
\right_border_buf_0_3_fu_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(0),
      Q => right_border_buf_0_3_fu_204(0),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(1),
      Q => right_border_buf_0_3_fu_204(1),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(2),
      Q => right_border_buf_0_3_fu_204(2),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(3),
      Q => right_border_buf_0_3_fu_204(3),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(4),
      Q => right_border_buf_0_3_fu_204(4),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(5),
      Q => right_border_buf_0_3_fu_204(5),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(6),
      Q => right_border_buf_0_3_fu_204(6),
      R => '0'
    );
\right_border_buf_0_3_fu_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_1_0_fu_826_p3(7),
      Q => right_border_buf_0_3_fu_204(7),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(0),
      Q => right_border_buf_0_4_fu_208(0),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(1),
      Q => right_border_buf_0_4_fu_208(1),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(2),
      Q => right_border_buf_0_4_fu_208(2),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(3),
      Q => right_border_buf_0_4_fu_208(3),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(4),
      Q => right_border_buf_0_4_fu_208(4),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(5),
      Q => right_border_buf_0_4_fu_208(5),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(6),
      Q => right_border_buf_0_4_fu_208(6),
      R => '0'
    );
\right_border_buf_0_4_fu_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => right_border_buf_0_3_fu_204(7),
      Q => right_border_buf_0_4_fu_208(7),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(0),
      Q => right_border_buf_0_5_fu_212(0),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(1),
      Q => right_border_buf_0_5_fu_212(1),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(2),
      Q => right_border_buf_0_5_fu_212(2),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(3),
      Q => right_border_buf_0_5_fu_212(3),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(4),
      Q => right_border_buf_0_5_fu_212(4),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(5),
      Q => right_border_buf_0_5_fu_212(5),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(6),
      Q => right_border_buf_0_5_fu_212(6),
      R => '0'
    );
\right_border_buf_0_5_fu_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_2_0_fu_845_p3(7),
      Q => right_border_buf_0_5_fu_212(7),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(0),
      Q => right_border_buf_0_s_fu_192(0),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(1),
      Q => right_border_buf_0_s_fu_192(1),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(2),
      Q => right_border_buf_0_s_fu_192(2),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(3),
      Q => right_border_buf_0_s_fu_192(3),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(4),
      Q => right_border_buf_0_s_fu_192(4),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(5),
      Q => right_border_buf_0_s_fu_192(5),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(6),
      Q => right_border_buf_0_s_fu_192(6),
      R => '0'
    );
\right_border_buf_0_s_fu_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_1960,
      D => col_buf_0_val_0_0_fu_807_p3(7),
      Q => right_border_buf_0_s_fu_192(7),
      R => '0'
    );
\row_assign_13_1_t_reg_1436[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \icmp_reg_1411[0]_i_3_n_2\,
      I1 => t_V_reg_288(0),
      I2 => t_V_reg_288(1),
      O => row_assign_13_1_t_fu_560_p2(1)
    );
\row_assign_13_1_t_reg_1436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => i_V_fu_320_p2(0),
      Q => row_assign_13_1_t_reg_1436(0),
      R => '0'
    );
\row_assign_13_1_t_reg_1436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => row_assign_13_1_t_fu_560_p2(1),
      Q => row_assign_13_1_t_reg_1436(1),
      R => '0'
    );
\row_assign_13_2_t_reg_1441[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \icmp_reg_1411[0]_i_3_n_2\,
      I1 => t_V_reg_288(1),
      I2 => t_V_reg_288(0),
      O => row_assign_13_2_t_fu_598_p2(1)
    );
\row_assign_13_2_t_reg_1441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => t_V_reg_288(0),
      Q => row_assign_13_2_t_reg_1441(0),
      R => '0'
    );
\row_assign_13_2_t_reg_1441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => row_assign_13_2_t_fu_598_p2(1),
      Q => row_assign_13_2_t_reg_1441(1),
      R => '0'
    );
\row_assign_s_reg_1431[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAFEAFFFFFFFF"
    )
        port map (
      I0 => \row_assign_s_reg_1431[1]_i_2_n_2\,
      I1 => tmp_s_fu_326_p2,
      I2 => t_V_reg_288(0),
      I3 => t_V_reg_288(1),
      I4 => \tmp_3_reg_1424[0]_i_3_n_2\,
      I5 => \tmp_3_reg_1424[0]_i_2_n_2\,
      O => row_assign_s_fu_522_p2(1)
    );
\row_assign_s_reg_1431[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => t_V_reg_288(7),
      I1 => t_V_reg_288(9),
      I2 => t_V_reg_288(4),
      I3 => t_V_reg_288(6),
      I4 => \tmp_645_1_reg_1420[0]_i_2_n_2\,
      O => \row_assign_s_reg_1431[1]_i_2_n_2\
    );
\row_assign_s_reg_1431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => row_assign_s_fu_522_p2(1),
      Q => row_assign_s_reg_1431(1),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond_i_reg_1476,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I2 => img_2_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_2,
      I4 => image_filter_mac_lbW_U38_n_31,
      O => src_kernel_win_0_va_12_reg_15320
    );
\src_kernel_win_0_va_12_reg_1532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(0),
      Q => p_shl3_cast_fu_1104_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(1),
      Q => p_shl3_cast_fu_1104_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(2),
      Q => p_shl3_cast_fu_1104_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(3),
      Q => p_shl3_cast_fu_1104_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(4),
      Q => p_shl3_cast_fu_1104_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(5),
      Q => p_shl3_cast_fu_1104_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(6),
      Q => p_shl3_cast_fu_1104_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_12_reg_1532_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_3_fu_180(7),
      Q => p_shl3_cast_fu_1104_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(0),
      Q => src_kernel_win_0_va_16_reg_1521(0),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(1),
      Q => src_kernel_win_0_va_16_reg_1521(1),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(2),
      Q => src_kernel_win_0_va_16_reg_1521(2),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(3),
      Q => src_kernel_win_0_va_16_reg_1521(3),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(4),
      Q => src_kernel_win_0_va_16_reg_1521(4),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(5),
      Q => src_kernel_win_0_va_16_reg_1521(5),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(6),
      Q => src_kernel_win_0_va_16_reg_1521(6),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_2_fu_176(7),
      Q => src_kernel_win_0_va_16_reg_1521(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[0]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(0),
      I4 => right_border_buf_0_2_fu_200(0),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[0]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(0),
      I1 => right_border_buf_0_3_fu_204(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[0]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[1]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(1),
      I4 => right_border_buf_0_2_fu_200(1),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[1]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(1),
      I1 => right_border_buf_0_3_fu_204(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[1]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[2]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(2),
      I4 => right_border_buf_0_2_fu_200(2),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[2]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(2),
      I1 => right_border_buf_0_3_fu_204(2),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[2]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[3]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(3),
      I4 => right_border_buf_0_2_fu_200(3),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[3]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(3),
      I1 => right_border_buf_0_3_fu_204(3),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[3]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[4]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(4),
      I4 => right_border_buf_0_2_fu_200(4),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[4]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(4),
      I1 => right_border_buf_0_3_fu_204(4),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[4]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[5]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(5),
      I4 => right_border_buf_0_2_fu_200(5),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[5]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(5),
      I1 => right_border_buf_0_3_fu_204(5),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[5]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[6]_i_4_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(6),
      I4 => right_border_buf_0_2_fu_200(6),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[6]_i_2_n_2\
    );
\src_kernel_win_0_va_2_fu_176[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(6),
      I1 => right_border_buf_0_3_fu_204(6),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[6]_i_4_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => image_filter_mac_lbW_U38_n_29,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      I3 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I4 => image_filter_mac_lbW_U38_n_30,
      O => src_kernel_win_0_va_2_fu_1760
    );
\src_kernel_win_0_va_2_fu_176[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => row_assign_13_1_t_reg_1436(1),
      I1 => row_assign_13_1_t_reg_1436(0),
      I2 => tmp_3_reg_1424,
      O => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => row_assign_13_1_t_reg_1436(1),
      I1 => row_assign_13_1_t_reg_1436(0),
      I2 => tmp_3_reg_1424,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I5 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => tmp_3_reg_1424,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I2 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      I4 => row_assign_13_1_t_reg_1436(1),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => row_assign_13_1_t_reg_1436(1),
      I1 => row_assign_13_1_t_reg_1436(0),
      I2 => tmp_3_reg_1424,
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I5 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_13_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tmp_3_reg_1424,
      I1 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I2 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      I4 => row_assign_13_1_t_reg_1436(1),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_14_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => tmp_3_reg_1424,
      I1 => row_assign_13_1_t_reg_1436(0),
      I2 => row_assign_13_1_t_reg_1436(1),
      I3 => ap_reg_pp0_iter1_brmerge_reg_1469,
      O => \src_kernel_win_0_va_2_fu_176[7]_i_15_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => row_assign_13_1_t_reg_1436(1),
      I1 => row_assign_13_1_t_reg_1436(0),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => tmp_3_reg_1424,
      O => \src_kernel_win_0_va_2_fu_176[7]_i_5_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I1 => tmp_3_reg_1424,
      I2 => row_assign_13_1_t_reg_1436(1),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_6_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \src_kernel_win_0_va_2_fu_176[7]_i_9_n_2\,
      I1 => \src_kernel_win_0_va_2_fu_176[7]_i_10_n_2\,
      I2 => \src_kernel_win_0_va_2_fu_176[7]_i_11_n_2\,
      I3 => right_border_buf_0_1_fu_196(7),
      I4 => right_border_buf_0_2_fu_200(7),
      I5 => \src_kernel_win_0_va_2_fu_176[7]_i_12_n_2\,
      O => \src_kernel_win_0_va_2_fu_176[7]_i_7_n_2\
    );
\src_kernel_win_0_va_2_fu_176[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C000A00"
    )
        port map (
      I0 => right_border_buf_0_4_fu_208(7),
      I1 => right_border_buf_0_3_fu_204(7),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I4 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      O => \src_kernel_win_0_va_2_fu_176[7]_i_9_n_2\
    );
\src_kernel_win_0_va_2_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(0),
      Q => src_kernel_win_0_va_2_fu_176(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(1),
      Q => src_kernel_win_0_va_2_fu_176(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(2),
      Q => src_kernel_win_0_va_2_fu_176(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(3),
      Q => src_kernel_win_0_va_2_fu_176(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(4),
      Q => src_kernel_win_0_va_2_fu_176(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(5),
      Q => src_kernel_win_0_va_2_fu_176(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(6),
      Q => src_kernel_win_0_va_2_fu_176(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_2_fu_1760,
      D => src_kernel_win_0_va_7_fu_917_p3(7),
      Q => src_kernel_win_0_va_2_fu_176(7),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(0),
      Q => src_kernel_win_0_va_3_fu_180(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(1),
      Q => src_kernel_win_0_va_3_fu_180(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(2),
      Q => src_kernel_win_0_va_3_fu_180(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(3),
      Q => src_kernel_win_0_va_3_fu_180(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(4),
      Q => src_kernel_win_0_va_3_fu_180(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(5),
      Q => src_kernel_win_0_va_3_fu_180(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(6),
      Q => src_kernel_win_0_va_3_fu_180(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_16_reg_1521(7),
      Q => src_kernel_win_0_va_3_fu_180(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(0),
      Q => p_shl1_cast_fu_984_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(1),
      Q => p_shl1_cast_fu_984_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(2),
      Q => p_shl1_cast_fu_984_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(3),
      Q => p_shl1_cast_fu_984_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(4),
      Q => p_shl1_cast_fu_984_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(5),
      Q => p_shl1_cast_fu_984_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(6),
      Q => p_shl1_cast_fu_984_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_8_reg_1510(7),
      Q => p_shl1_cast_fu_984_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(0),
      Q => src_kernel_win_0_va_6_reg_1498(0),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(1),
      Q => src_kernel_win_0_va_6_reg_1498(1),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(2),
      Q => src_kernel_win_0_va_6_reg_1498(2),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(3),
      Q => src_kernel_win_0_va_6_reg_1498(3),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(4),
      Q => src_kernel_win_0_va_6_reg_1498(4),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(5),
      Q => src_kernel_win_0_va_6_reg_1498(5),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(6),
      Q => src_kernel_win_0_va_6_reg_1498(6),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_6_fu_899_p3(7),
      Q => src_kernel_win_0_va_6_reg_1498(7),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(0),
      Q => p_shl5_cast_fu_1024_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(1),
      Q => p_shl5_cast_fu_1024_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(2),
      Q => p_shl5_cast_fu_1024_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(3),
      Q => p_shl5_cast_fu_1024_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(4),
      Q => p_shl5_cast_fu_1024_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(5),
      Q => p_shl5_cast_fu_1024_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(6),
      Q => p_shl5_cast_fu_1024_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_7_fu_917_p3(7),
      Q => p_shl5_cast_fu_1024_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040004"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      I1 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(1),
      O => \src_kernel_win_0_va_8_reg_1510[7]_i_4_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_45_reg_1464(0),
      I1 => ap_reg_pp0_iter1_tmp_45_reg_1464(1),
      I2 => ap_reg_pp0_iter1_brmerge_reg_1469,
      I3 => tmp_3_reg_1424,
      I4 => row_assign_13_2_t_reg_1441(1),
      O => \src_kernel_win_0_va_8_reg_1510[7]_i_5_n_2\
    );
\src_kernel_win_0_va_8_reg_1510[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => row_assign_13_2_t_reg_1441(1),
      I1 => tmp_3_reg_1424,
      O => \src_kernel_win_0_va_8_reg_1510[7]_i_8_n_2\
    );
\src_kernel_win_0_va_8_reg_1510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(0),
      Q => src_kernel_win_0_va_8_reg_1510(0),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(1),
      Q => src_kernel_win_0_va_8_reg_1510(1),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(2),
      Q => src_kernel_win_0_va_8_reg_1510(2),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(3),
      Q => src_kernel_win_0_va_8_reg_1510(3),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(4),
      Q => src_kernel_win_0_va_8_reg_1510(4),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(5),
      Q => src_kernel_win_0_va_8_reg_1510(5),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(6),
      Q => src_kernel_win_0_va_8_reg_1510(6),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_1510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_16_reg_15210,
      D => src_kernel_win_0_va_8_fu_935_p3(7),
      Q => src_kernel_win_0_va_8_reg_1510(7),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(0),
      Q => p_shl_cast_fu_1159_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(1),
      Q => p_shl_cast_fu_1159_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(2),
      Q => p_shl_cast_fu_1159_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(3),
      Q => p_shl_cast_fu_1159_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(4),
      Q => p_shl_cast_fu_1159_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(5),
      Q => p_shl_cast_fu_1159_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(6),
      Q => p_shl_cast_fu_1159_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => src_kernel_win_0_va_fu_168(7),
      Q => p_shl_cast_fu_1159_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(0),
      Q => src_kernel_win_0_va_fu_168(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(1),
      Q => src_kernel_win_0_va_fu_168(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(2),
      Q => src_kernel_win_0_va_fu_168(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(3),
      Q => src_kernel_win_0_va_fu_168(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(4),
      Q => src_kernel_win_0_va_fu_168(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(5),
      Q => src_kernel_win_0_va_fu_168(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(6),
      Q => src_kernel_win_0_va_fu_168(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1720,
      D => src_kernel_win_0_va_6_reg_1498(7),
      Q => src_kernel_win_0_va_fu_168(7),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5000000"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I2 => start_once_reg_i_2_n_2,
      I3 => GaussianBlur_U0_ap_start,
      I4 => start_for_Duplicate_U0_full_n,
      I5 => \ap_CS_fsm_reg[1]_2\,
      O => \ap_CS_fsm_reg[1]_0\
    );
start_once_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      O => start_once_reg_i_2_n_2
    );
\t_V_2_reg_299[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3131313333333333"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[2]_i_2_n_2\,
      I2 => \t_V_2_reg_299[10]_i_4_n_2\,
      I3 => image_filter_mac_lbW_U38_n_30,
      I4 => \t_V_2_reg_299[10]_i_5_n_2\,
      I5 => \exitcond388_i_reg_1446[0]_i_3_n_2\,
      O => t_V_2_reg_299
    );
\t_V_2_reg_299[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => image_filter_mac_lbW_U38_n_29,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => image_filter_mac_lbW_U38_n_31,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \exitcond388_i_reg_1446[0]_i_3_n_2\,
      O => t_V_2_reg_2990
    );
\t_V_2_reg_299[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(9),
      I1 => \t_V_2_reg_299_reg__0\(7),
      I2 => \t_V_2_reg_299[10]_i_6_n_2\,
      I3 => \t_V_2_reg_299_reg__0\(6),
      I4 => \t_V_2_reg_299_reg__0\(8),
      I5 => \t_V_2_reg_299_reg__0\(10),
      O => j_V_fu_614_p2(10)
    );
\t_V_2_reg_299[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_2_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \t_V_2_reg_299[10]_i_4_n_2\
    );
\t_V_2_reg_299[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1455,
      I1 => \ap_reg_pp0_iter1_exitcond388_i_reg_1446_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \t_V_2_reg_299[10]_i_5_n_2\
    );
\t_V_2_reg_299[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(4),
      I1 => \t_V_2_reg_299_reg__0\(2),
      I2 => \t_V_2_reg_299_reg__0__0\(0),
      I3 => \t_V_2_reg_299_reg__0\(1),
      I4 => \t_V_2_reg_299_reg__0\(3),
      I5 => \t_V_2_reg_299_reg__0\(5),
      O => \t_V_2_reg_299[10]_i_6_n_2\
    );
\t_V_2_reg_299[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0__0\(0),
      I1 => \t_V_2_reg_299_reg__0\(1),
      O => j_V_fu_614_p2(1)
    );
\t_V_2_reg_299[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(1),
      I1 => \t_V_2_reg_299_reg__0__0\(0),
      I2 => \t_V_2_reg_299_reg__0\(2),
      O => j_V_fu_614_p2(2)
    );
\t_V_2_reg_299[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(2),
      I1 => \t_V_2_reg_299_reg__0__0\(0),
      I2 => \t_V_2_reg_299_reg__0\(1),
      I3 => \t_V_2_reg_299_reg__0\(3),
      O => j_V_fu_614_p2(3)
    );
\t_V_2_reg_299[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(3),
      I1 => \t_V_2_reg_299_reg__0\(1),
      I2 => \t_V_2_reg_299_reg__0__0\(0),
      I3 => \t_V_2_reg_299_reg__0\(2),
      I4 => \t_V_2_reg_299_reg__0\(4),
      O => j_V_fu_614_p2(4)
    );
\t_V_2_reg_299[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(4),
      I1 => \t_V_2_reg_299_reg__0\(2),
      I2 => \t_V_2_reg_299_reg__0__0\(0),
      I3 => \t_V_2_reg_299_reg__0\(1),
      I4 => \t_V_2_reg_299_reg__0\(3),
      I5 => \t_V_2_reg_299_reg__0\(5),
      O => j_V_fu_614_p2(5)
    );
\t_V_2_reg_299[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(5),
      I1 => \t_V_2_reg_299_reg__0\(3),
      I2 => \t_V_2_reg_299[6]_i_2_n_2\,
      I3 => \t_V_2_reg_299_reg__0\(2),
      I4 => \t_V_2_reg_299_reg__0\(4),
      I5 => \t_V_2_reg_299_reg__0\(6),
      O => j_V_fu_614_p2(6)
    );
\t_V_2_reg_299[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0__0\(0),
      I1 => \t_V_2_reg_299_reg__0\(1),
      O => \t_V_2_reg_299[6]_i_2_n_2\
    );
\t_V_2_reg_299[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(6),
      I1 => \t_V_2_reg_299[10]_i_6_n_2\,
      I2 => \t_V_2_reg_299_reg__0\(7),
      O => j_V_fu_614_p2(7)
    );
\t_V_2_reg_299[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(7),
      I1 => \t_V_2_reg_299[10]_i_6_n_2\,
      I2 => \t_V_2_reg_299_reg__0\(6),
      I3 => \t_V_2_reg_299_reg__0\(8),
      O => j_V_fu_614_p2(8)
    );
\t_V_2_reg_299[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(9),
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(6),
      I3 => \t_V_2_reg_299[10]_i_6_n_2\,
      I4 => \t_V_2_reg_299_reg__0\(7),
      O => j_V_fu_614_p2(9)
    );
\t_V_2_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => \tmp_45_reg_1464[0]_i_1_n_2\,
      Q => \t_V_2_reg_299_reg__0__0\(0),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(10),
      Q => \t_V_2_reg_299_reg__0\(10),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(1),
      Q => \t_V_2_reg_299_reg__0\(1),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(2),
      Q => \t_V_2_reg_299_reg__0\(2),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(3),
      Q => \t_V_2_reg_299_reg__0\(3),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(4),
      Q => \t_V_2_reg_299_reg__0\(4),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(5),
      Q => \t_V_2_reg_299_reg__0\(5),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(6),
      Q => \t_V_2_reg_299_reg__0\(6),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(7),
      Q => \t_V_2_reg_299_reg__0\(7),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(8),
      Q => \t_V_2_reg_299_reg__0\(8),
      R => t_V_2_reg_299
    );
\t_V_2_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2990,
      D => j_V_fu_614_p2(9),
      Q => \t_V_2_reg_299_reg__0\(9),
      R => t_V_2_reg_299
    );
\t_V_reg_288[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      O => t_V_reg_288_0
    );
\t_V_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(0),
      Q => t_V_reg_288(0),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(1),
      Q => t_V_reg_288(1),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(2),
      Q => t_V_reg_288(2),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(3),
      Q => t_V_reg_288(3),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(4),
      Q => t_V_reg_288(4),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(5),
      Q => t_V_reg_288(5),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(6),
      Q => t_V_reg_288(6),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(7),
      Q => t_V_reg_288(7),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(8),
      Q => t_V_reg_288(8),
      R => t_V_reg_288_0
    );
\t_V_reg_288_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1397(9),
      Q => t_V_reg_288(9),
      R => t_V_reg_288_0
    );
tmp3_fu_1060_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp3_fu_1060_p2_carry_n_2,
      CO(2) => tmp3_fu_1060_p2_carry_n_3,
      CO(1) => tmp3_fu_1060_p2_carry_n_4,
      CO(0) => tmp3_fu_1060_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => image_filter_mac_kbM_U37_n_17,
      DI(2) => image_filter_mac_kbM_U37_n_18,
      DI(1) => image_filter_mac_kbM_U37_n_19,
      DI(0) => image_filter_mac_kbM_U37_n_20,
      O(3 downto 1) => tmp3_fu_1060_p2(5 downto 3),
      O(0) => NLW_tmp3_fu_1060_p2_carry_O_UNCONNECTED(0),
      S(3) => image_filter_mac_kbM_U37_n_33,
      S(2) => image_filter_mac_kbM_U37_n_34,
      S(1) => image_filter_mac_kbM_U37_n_35,
      S(0) => image_filter_mac_kbM_U37_n_36
    );
\tmp3_fu_1060_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp3_fu_1060_p2_carry_n_2,
      CO(3) => \tmp3_fu_1060_p2_carry__0_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__0_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__0_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_kbM_U37_n_13,
      DI(2) => image_filter_mac_kbM_U37_n_14,
      DI(1) => image_filter_mac_kbM_U37_n_15,
      DI(0) => image_filter_mac_kbM_U37_n_16,
      O(3 downto 0) => tmp3_fu_1060_p2(9 downto 6),
      S(3) => image_filter_mac_kbM_U37_n_37,
      S(2) => image_filter_mac_kbM_U37_n_38,
      S(1) => image_filter_mac_kbM_U37_n_39,
      S(0) => image_filter_mac_kbM_U37_n_40
    );
\tmp3_fu_1060_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__0_n_2\,
      CO(3) => \tmp3_fu_1060_p2_carry__1_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__1_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__1_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_kbM_U37_n_9,
      DI(2) => image_filter_mac_kbM_U37_n_10,
      DI(1) => image_filter_mac_kbM_U37_n_11,
      DI(0) => image_filter_mac_kbM_U37_n_12,
      O(3 downto 0) => tmp3_fu_1060_p2(13 downto 10),
      S(3) => image_filter_mac_kbM_U37_n_28,
      S(2) => image_filter_mac_kbM_U37_n_29,
      S(1) => image_filter_mac_kbM_U37_n_30,
      S(0) => image_filter_mac_kbM_U37_n_31
    );
\tmp3_fu_1060_p2_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_fu_1060_p2_carry__1_i_5_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__1_i_5_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__1_i_5_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__1_i_5_n_5\,
      CYINIT => \r_V_10_1_2_fu_1039_p2_carry__1_n_4\,
      DI(3 downto 1) => p_shl5_cast_fu_1024_p1(13 downto 11),
      DI(0) => '0',
      O(3 downto 1) => r_V_10_1_2_fu_1039_p2(13 downto 11),
      O(0) => \NLW_tmp3_fu_1060_p2_carry__1_i_5_O_UNCONNECTED\(0),
      S(3) => \tmp3_fu_1060_p2_carry__1_i_6_n_2\,
      S(2) => \tmp3_fu_1060_p2_carry__1_i_7_n_2\,
      S(1) => \tmp3_fu_1060_p2_carry__1_i_8_n_2\,
      S(0) => '1'
    );
\tmp3_fu_1060_p2_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(13),
      O => \tmp3_fu_1060_p2_carry__1_i_6_n_2\
    );
\tmp3_fu_1060_p2_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(12),
      O => \tmp3_fu_1060_p2_carry__1_i_7_n_2\
    );
\tmp3_fu_1060_p2_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(11),
      O => \tmp3_fu_1060_p2_carry__1_i_8_n_2\
    );
\tmp3_fu_1060_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__1_n_2\,
      CO(3) => \tmp3_fu_1060_p2_carry__2_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__2_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__2_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_kbM_U37_n_5,
      DI(2) => image_filter_mac_kbM_U37_n_6,
      DI(1) => image_filter_mac_kbM_U37_n_7,
      DI(0) => image_filter_mac_kbM_U37_n_8,
      O(3 downto 0) => tmp3_fu_1060_p2(17 downto 14),
      S(3) => image_filter_mac_kbM_U37_n_41,
      S(2) => image_filter_mac_kbM_U37_n_42,
      S(1) => image_filter_mac_kbM_U37_n_43,
      S(0) => image_filter_mac_kbM_U37_n_44
    );
\tmp3_fu_1060_p2_carry__2_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__1_i_5_n_2\,
      CO(3) => \tmp3_fu_1060_p2_carry__2_i_5_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__2_i_5_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__2_i_5_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__2_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl5_cast_fu_1024_p1(17 downto 14),
      O(3 downto 0) => r_V_10_1_2_fu_1039_p2(17 downto 14),
      S(3) => \tmp3_fu_1060_p2_carry__2_i_6_n_2\,
      S(2) => \tmp3_fu_1060_p2_carry__2_i_7_n_2\,
      S(1) => \tmp3_fu_1060_p2_carry__2_i_8_n_2\,
      S(0) => \tmp3_fu_1060_p2_carry__2_i_9_n_2\
    );
\tmp3_fu_1060_p2_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(17),
      O => \tmp3_fu_1060_p2_carry__2_i_6_n_2\
    );
\tmp3_fu_1060_p2_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(16),
      O => \tmp3_fu_1060_p2_carry__2_i_7_n_2\
    );
\tmp3_fu_1060_p2_carry__2_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(15),
      O => \tmp3_fu_1060_p2_carry__2_i_8_n_2\
    );
\tmp3_fu_1060_p2_carry__2_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(14),
      O => \tmp3_fu_1060_p2_carry__2_i_9_n_2\
    );
\tmp3_fu_1060_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__2_n_2\,
      CO(3) => \tmp3_fu_1060_p2_carry__3_n_2\,
      CO(2) => \tmp3_fu_1060_p2_carry__3_n_3\,
      CO(1) => \tmp3_fu_1060_p2_carry__3_n_4\,
      CO(0) => \tmp3_fu_1060_p2_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_kbM_U37_n_2,
      DI(2) => \tmp3_fu_1060_p2_carry__3_i_1_n_4\,
      DI(1) => image_filter_mac_kbM_U37_n_3,
      DI(0) => image_filter_mac_kbM_U37_n_4,
      O(3 downto 0) => tmp3_fu_1060_p2(21 downto 18),
      S(3) => image_filter_mac_kbM_U37_n_24,
      S(2) => image_filter_mac_kbM_U37_n_25,
      S(1) => image_filter_mac_kbM_U37_n_26,
      S(0) => image_filter_mac_kbM_U37_n_27
    );
\tmp3_fu_1060_p2_carry__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__2_i_5_n_2\,
      CO(3 downto 2) => \NLW_tmp3_fu_1060_p2_carry__3_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp3_fu_1060_p2_carry__3_i_1_n_4\,
      CO(0) => \NLW_tmp3_fu_1060_p2_carry__3_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_shl5_cast_fu_1024_p1(18),
      O(3 downto 1) => \NLW_tmp3_fu_1060_p2_carry__3_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => r_V_10_1_2_fu_1039_p2(18),
      S(3 downto 1) => B"001",
      S(0) => \tmp3_fu_1060_p2_carry__3_i_6_n_2\
    );
\tmp3_fu_1060_p2_carry__3_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl5_cast_fu_1024_p1(18),
      O => \tmp3_fu_1060_p2_carry__3_i_6_n_2\
    );
\tmp3_fu_1060_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_fu_1060_p2_carry__3_n_2\,
      CO(3 downto 1) => \NLW_tmp3_fu_1060_p2_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp3_fu_1060_p2_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp3_fu_1060_p2_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp3_fu_1060_p2(24),
      O(0) => tmp3_fu_1060_p2(22),
      S(3 downto 2) => B"00",
      S(1) => \tmp3_fu_1060_p2_carry__3_i_1_n_4\,
      S(0) => '1'
    );
\tmp3_reg_1543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => image_filter_mac_kbM_U37_n_22,
      Q => tmp3_reg_1543(0),
      R => '0'
    );
\tmp3_reg_1543_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(10),
      Q => tmp3_reg_1543(10),
      R => '0'
    );
\tmp3_reg_1543_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(11),
      Q => tmp3_reg_1543(11),
      R => '0'
    );
\tmp3_reg_1543_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(12),
      Q => tmp3_reg_1543(12),
      R => '0'
    );
\tmp3_reg_1543_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(13),
      Q => tmp3_reg_1543(13),
      R => '0'
    );
\tmp3_reg_1543_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(14),
      Q => tmp3_reg_1543(14),
      R => '0'
    );
\tmp3_reg_1543_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(15),
      Q => tmp3_reg_1543(15),
      R => '0'
    );
\tmp3_reg_1543_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(16),
      Q => tmp3_reg_1543(16),
      R => '0'
    );
\tmp3_reg_1543_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(17),
      Q => tmp3_reg_1543(17),
      R => '0'
    );
\tmp3_reg_1543_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(18),
      Q => tmp3_reg_1543(18),
      R => '0'
    );
\tmp3_reg_1543_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(19),
      Q => tmp3_reg_1543(19),
      R => '0'
    );
\tmp3_reg_1543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => image_filter_mac_kbM_U37_n_21,
      Q => tmp3_reg_1543(1),
      R => '0'
    );
\tmp3_reg_1543_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(20),
      Q => tmp3_reg_1543(20),
      R => '0'
    );
\tmp3_reg_1543_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(21),
      Q => tmp3_reg_1543(21),
      R => '0'
    );
\tmp3_reg_1543_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(22),
      Q => tmp3_reg_1543(22),
      R => '0'
    );
\tmp3_reg_1543_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(24),
      Q => tmp3_reg_1543(24),
      R => '0'
    );
\tmp3_reg_1543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(2),
      Q => tmp3_reg_1543(2),
      R => '0'
    );
\tmp3_reg_1543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(3),
      Q => tmp3_reg_1543(3),
      R => '0'
    );
\tmp3_reg_1543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(4),
      Q => tmp3_reg_1543(4),
      R => '0'
    );
\tmp3_reg_1543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(5),
      Q => tmp3_reg_1543(5),
      R => '0'
    );
\tmp3_reg_1543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(6),
      Q => tmp3_reg_1543(6),
      R => '0'
    );
\tmp3_reg_1543_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(7),
      Q => tmp3_reg_1543(7),
      R => '0'
    );
\tmp3_reg_1543_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(8),
      Q => tmp3_reg_1543(8),
      R => '0'
    );
\tmp3_reg_1543_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_reg_15320,
      D => tmp3_fu_1060_p2(9),
      Q => tmp3_reg_1543(9),
      R => '0'
    );
tmp_22_fu_660_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_22_fu_660_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_22_fu_660_p2,
      CO(0) => tmp_22_fu_660_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_22_fu_660_p2_carry_i_1_n_2,
      DI(0) => tmp_22_fu_660_p2_carry_i_2_n_2,
      O(3 downto 0) => NLW_tmp_22_fu_660_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => tmp_22_fu_660_p2_carry_i_3_n_2,
      S(0) => tmp_22_fu_660_p2_carry_i_4_n_2
    );
tmp_22_fu_660_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => \t_V_2_reg_299_reg__0\(10),
      O => tmp_22_fu_660_p2_carry_i_1_n_2
    );
tmp_22_fu_660_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      O => tmp_22_fu_660_p2_carry_i_2_n_2
    );
tmp_22_fu_660_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(10),
      I1 => \t_V_2_reg_299_reg__0\(9),
      I2 => \t_V_2_reg_299_reg__0\(8),
      I3 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      O => tmp_22_fu_660_p2_carry_i_3_n_2
    );
tmp_22_fu_660_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      O => tmp_22_fu_660_p2_carry_i_4_n_2
    );
tmp_23_fu_698_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_23_fu_698_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_23_fu_698_p2,
      CO(0) => tmp_23_fu_698_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_23_fu_698_p2_carry_i_1_n_2,
      DI(0) => tmp_23_fu_698_p2_carry_i_2_n_2,
      O(3 downto 0) => NLW_tmp_23_fu_698_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => tmp_23_fu_698_p2_carry_i_3_n_2,
      S(0) => tmp_23_fu_698_p2_carry_i_4_n_2
    );
tmp_23_fu_698_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => \t_V_2_reg_299_reg__0\(10),
      O => tmp_23_fu_698_p2_carry_i_1_n_2
    );
tmp_23_fu_698_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0331"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(10),
      I1 => \t_V_2_reg_299_reg__0\(9),
      I2 => \t_V_2_reg_299_reg__0\(8),
      I3 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      O => tmp_23_fu_698_p2_carry_i_2_n_2
    );
tmp_23_fu_698_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(10),
      I1 => \t_V_2_reg_299_reg__0\(9),
      I2 => \t_V_2_reg_299_reg__0\(8),
      I3 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      O => tmp_23_fu_698_p2_carry_i_3_n_2
    );
tmp_23_fu_698_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      O => tmp_23_fu_698_p2_carry_i_4_n_2
    );
\tmp_2_reg_1416[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \icmp_reg_1411[0]_i_3_n_2\,
      I1 => t_V_reg_288(1),
      I2 => ap_CS_fsm_state2,
      I3 => t_V_reg_288(0),
      I4 => \tmp_2_reg_1416_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2_n_2\,
      O => \tmp_2_reg_1416[0]_i_1_n_2\
    );
\tmp_2_reg_1416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_reg_1416[0]_i_1_n_2\,
      Q => \tmp_2_reg_1416_reg_n_2_[0]\,
      R => '0'
    );
\tmp_35_reg_1563_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__4_n_7\,
      Q => tmp_35_reg_1563(0),
      R => '0'
    );
\tmp_35_reg_1563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__4_n_6\,
      Q => tmp_35_reg_1563(1),
      R => '0'
    );
\tmp_35_reg_1563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__5_n_9\,
      Q => tmp_35_reg_1563(2),
      R => '0'
    );
\tmp_35_reg_1563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__5_n_8\,
      Q => tmp_35_reg_1563(3),
      R => '0'
    );
\tmp_35_reg_1563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__5_n_3\,
      Q => tmp_35_reg_1563(4),
      R => '0'
    );
\tmp_3_reg_1424[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDDDDDDDDD"
    )
        port map (
      I0 => \tmp_3_reg_1424[0]_i_2_n_2\,
      I1 => \tmp_3_reg_1424[0]_i_3_n_2\,
      I2 => t_V_reg_288(3),
      I3 => t_V_reg_288(2),
      I4 => t_V_reg_288(0),
      I5 => \tmp_3_reg_1424[0]_i_4_n_2\,
      O => tmp_3_fu_366_p2
    );
\tmp_3_reg_1424[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => t_V_reg_288(9),
      I1 => t_V_reg_288(6),
      I2 => t_V_reg_288(7),
      I3 => t_V_reg_288(4),
      I4 => t_V_reg_288(1),
      O => \tmp_3_reg_1424[0]_i_2_n_2\
    );
\tmp_3_reg_1424[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => t_V_reg_288(7),
      I1 => t_V_reg_288(6),
      I2 => t_V_reg_288(5),
      I3 => t_V_reg_288(9),
      I4 => t_V_reg_288(8),
      O => \tmp_3_reg_1424[0]_i_3_n_2\
    );
\tmp_3_reg_1424[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => t_V_reg_288(4),
      I1 => t_V_reg_288(9),
      I2 => t_V_reg_288(6),
      I3 => t_V_reg_288(7),
      O => \tmp_3_reg_1424[0]_i_4_n_2\
    );
\tmp_3_reg_1424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => tmp_3_fu_366_p2,
      Q => tmp_3_reg_1424,
      R => '0'
    );
\tmp_45_reg_1464[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0__0\(0),
      O => \tmp_45_reg_1464[0]_i_1_n_2\
    );
\tmp_45_reg_1464[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01FE010"
    )
        port map (
      I0 => tmp_22_fu_660_p2,
      I1 => tmp_23_fu_698_p2,
      I2 => \t_V_2_reg_299_reg__0__0\(0),
      I3 => \t_V_2_reg_299_reg__0\(1),
      I4 => \or_cond_i_reg_1476[0]_i_2_n_2\,
      O => tmp_45_fu_748_p1(1)
    );
\tmp_45_reg_1464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => \tmp_45_reg_1464[0]_i_1_n_2\,
      Q => tmp_45_reg_1464(0),
      R => '0'
    );
\tmp_45_reg_1464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(1),
      Q => tmp_45_reg_1464(1),
      R => '0'
    );
\tmp_48_reg_1558[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond_i_reg_1476,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\,
      I2 => img_2_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_2,
      I4 => image_filter_mac_lbW_U38_n_31,
      O => p_Val2_1_reg_15480
    );
\tmp_48_reg_1558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_1_reg_15480,
      D => \p_Val2_1_fu_1194_p2__77_carry__2_n_8\,
      Q => tmp_48_reg_1558,
      R => '0'
    );
\tmp_601_not_reg_1406[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0C0C0C0C0C0C0"
    )
        port map (
      I0 => t_V_reg_288(4),
      I1 => t_V_reg_288(8),
      I2 => t_V_reg_288(9),
      I3 => t_V_reg_288(5),
      I4 => t_V_reg_288(6),
      I5 => t_V_reg_288(7),
      O => tmp_601_not_fu_332_p2
    );
\tmp_601_not_reg_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => tmp_601_not_fu_332_p2,
      Q => tmp_601_not_reg_1406,
      R => '0'
    );
\tmp_645_1_reg_1420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \tmp_645_1_reg_1420[0]_i_2_n_2\,
      I1 => t_V_reg_288(1),
      I2 => ap_CS_fsm_state2,
      I3 => \tmp_645_1_reg_1420[0]_i_3_n_2\,
      I4 => \tmp_645_1_reg_1420_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2_n_2\,
      O => \tmp_645_1_reg_1420[0]_i_1_n_2\
    );
\tmp_645_1_reg_1420[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_reg_288(2),
      I1 => t_V_reg_288(3),
      I2 => t_V_reg_288(5),
      I3 => t_V_reg_288(8),
      I4 => t_V_reg_288(0),
      O => \tmp_645_1_reg_1420[0]_i_2_n_2\
    );
\tmp_645_1_reg_1420[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_reg_288(6),
      I1 => t_V_reg_288(4),
      I2 => t_V_reg_288(9),
      I3 => t_V_reg_288(7),
      O => \tmp_645_1_reg_1420[0]_i_3_n_2\
    );
\tmp_645_1_reg_1420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_645_1_reg_1420[0]_i_1_n_2\,
      Q => \tmp_645_1_reg_1420_reg_n_2_[0]\,
      R => '0'
    );
\tmp_s_reg_1402[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070FFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_288(7),
      I1 => t_V_reg_288(6),
      I2 => t_V_reg_288(8),
      I3 => t_V_reg_288(5),
      I4 => t_V_reg_288(4),
      I5 => t_V_reg_288(9),
      O => tmp_s_fu_326_p2
    );
\tmp_s_reg_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1411[0]_i_1_n_2\,
      D => tmp_s_fu_326_p2,
      Q => tmp_s_reg_1402,
      R => '0'
    );
\x_reg_1459[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE00FE000FF0"
    )
        port map (
      I0 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => \t_V_2_reg_299_reg__0\(10),
      I4 => tmp_22_fu_660_p2,
      I5 => tmp_23_fu_698_p2,
      O => tmp_45_fu_748_p1(10)
    );
\x_reg_1459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \x_reg_1459[2]_i_2_n_2\,
      I1 => \x_reg_1459[7]_i_2_n_2\,
      I2 => \x_reg_1459[7]_i_4_n_2\,
      I3 => \t_V_2_reg_299_reg__0\(2),
      I4 => \t_V_2_reg_299_reg__0__0\(0),
      I5 => \t_V_2_reg_299_reg__0\(1),
      O => tmp_45_fu_748_p1(2)
    );
\x_reg_1459[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(4),
      I1 => \t_V_2_reg_299_reg__0\(6),
      I2 => \t_V_2_reg_299_reg__0\(5),
      I3 => \t_V_2_reg_299_reg__0\(7),
      I4 => \t_V_2_reg_299_reg__0\(3),
      O => \x_reg_1459[2]_i_2_n_2\
    );
\x_reg_1459[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \x_reg_1459[3]_i_2_n_2\,
      I1 => \x_reg_1459[7]_i_2_n_2\,
      I2 => \x_reg_1459[7]_i_4_n_2\,
      I3 => \t_V_2_reg_299_reg__0\(3),
      I4 => \t_V_2_reg_299_reg__0\(1),
      I5 => \x_reg_1459[3]_i_3_n_2\,
      O => tmp_45_fu_748_p1(3)
    );
\x_reg_1459[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(7),
      I1 => \t_V_2_reg_299_reg__0\(5),
      I2 => \t_V_2_reg_299_reg__0\(6),
      I3 => \t_V_2_reg_299_reg__0\(4),
      O => \x_reg_1459[3]_i_2_n_2\
    );
\x_reg_1459[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0__0\(0),
      I1 => \t_V_2_reg_299_reg__0\(2),
      O => \x_reg_1459[3]_i_3_n_2\
    );
\x_reg_1459[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3232FF323232FF"
    )
        port map (
      I0 => \x_reg_1459[4]_i_2_n_2\,
      I1 => \x_reg_1459[7]_i_3_n_2\,
      I2 => \x_reg_1459[7]_i_2_n_2\,
      I3 => \x_reg_1459[7]_i_4_n_2\,
      I4 => \t_V_2_reg_299_reg__0\(4),
      I5 => \x_reg_1459[4]_i_3_n_2\,
      O => tmp_45_fu_748_p1(4)
    );
\x_reg_1459[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(6),
      I1 => \t_V_2_reg_299_reg__0\(5),
      I2 => \t_V_2_reg_299_reg__0\(7),
      O => \x_reg_1459[4]_i_2_n_2\
    );
\x_reg_1459[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(3),
      I1 => \t_V_2_reg_299_reg__0__0\(0),
      I2 => \t_V_2_reg_299_reg__0\(2),
      I3 => \t_V_2_reg_299_reg__0\(1),
      O => \x_reg_1459[4]_i_3_n_2\
    );
\x_reg_1459[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF0000FEFF"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(7),
      I1 => \x_reg_1459[7]_i_2_n_2\,
      I2 => \t_V_2_reg_299_reg__0\(6),
      I3 => \x_reg_1459[7]_i_4_n_2\,
      I4 => \t_V_2_reg_299_reg__0\(5),
      I5 => \x_reg_1459[7]_i_3_n_2\,
      O => tmp_45_fu_748_p1(5)
    );
\x_reg_1459[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000000EFFFF"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(7),
      I1 => \x_reg_1459[7]_i_2_n_2\,
      I2 => \x_reg_1459[7]_i_3_n_2\,
      I3 => \t_V_2_reg_299_reg__0\(5),
      I4 => \x_reg_1459[7]_i_4_n_2\,
      I5 => \t_V_2_reg_299_reg__0\(6),
      O => tmp_45_fu_748_p1(6)
    );
\x_reg_1459[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00000002FFFF"
    )
        port map (
      I0 => \x_reg_1459[7]_i_2_n_2\,
      I1 => \x_reg_1459[7]_i_3_n_2\,
      I2 => \t_V_2_reg_299_reg__0\(6),
      I3 => \t_V_2_reg_299_reg__0\(5),
      I4 => \x_reg_1459[7]_i_4_n_2\,
      I5 => \t_V_2_reg_299_reg__0\(7),
      O => tmp_45_fu_748_p1(7)
    );
\x_reg_1459[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(10),
      I1 => \t_V_2_reg_299_reg__0\(8),
      I2 => \t_V_2_reg_299_reg__0\(9),
      I3 => tmp_23_fu_698_p2,
      O => \x_reg_1459[7]_i_2_n_2\
    );
\x_reg_1459[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(4),
      I1 => \t_V_2_reg_299_reg__0\(2),
      I2 => \t_V_2_reg_299_reg__0__0\(0),
      I3 => \t_V_2_reg_299_reg__0\(3),
      I4 => \t_V_2_reg_299_reg__0\(1),
      O => \x_reg_1459[7]_i_3_n_2\
    );
\x_reg_1459[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_23_fu_698_p2,
      I1 => tmp_22_fu_660_p2,
      O => \x_reg_1459[7]_i_4_n_2\
    );
\x_reg_1459[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000F0000EEFF"
    )
        port map (
      I0 => \t_V_2_reg_299_reg__0\(10),
      I1 => \t_V_2_reg_299_reg__0\(9),
      I2 => tmp_22_fu_660_p2,
      I3 => tmp_23_fu_698_p2,
      I4 => \t_V_2_reg_299_reg__0\(8),
      I5 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      O => tmp_45_fu_748_p1(8)
    );
\x_reg_1459[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF0011E0"
    )
        port map (
      I0 => tmp_22_fu_660_p2,
      I1 => tmp_23_fu_698_p2,
      I2 => \t_V_2_reg_299_reg__0\(10),
      I3 => \t_V_2_reg_299_reg__0\(9),
      I4 => \or_cond_i_i_reg_1455[0]_i_3_n_2\,
      I5 => \t_V_2_reg_299_reg__0\(8),
      O => tmp_45_fu_748_p1(9)
    );
\x_reg_1459_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(10),
      Q => x_reg_1459(10),
      R => '0'
    );
\x_reg_1459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(2),
      Q => x_reg_1459(2),
      R => '0'
    );
\x_reg_1459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(3),
      Q => x_reg_1459(3),
      R => '0'
    );
\x_reg_1459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(4),
      Q => x_reg_1459(4),
      R => '0'
    );
\x_reg_1459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(5),
      Q => x_reg_1459(5),
      R => '0'
    );
\x_reg_1459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(6),
      Q => x_reg_1459(6),
      R => '0'
    );
\x_reg_1459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(7),
      Q => x_reg_1459(7),
      R => '0'
    );
\x_reg_1459_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(8),
      Q => x_reg_1459(8),
      R => '0'
    );
\x_reg_1459_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14690,
      D => tmp_45_fu_748_p1(9),
      Q => x_reg_1459(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Filter2D_30 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ : out STD_LOGIC;
    I452 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    src_kernel_win_0_va_18_fu_1660 : out STD_LOGIC;
    \icmp_reg_1391_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_grp_Filter2D_fu_52_ap_start_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \p_Val2_s_reg_1531_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_fu_52_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Sobel_1_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_for_Sobel_1_U0_full_n : in STD_LOGIC;
    \tmp_79_reg_1511_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_Filter2D_30 : entity is "Filter2D";
end filtro_image_filter_0_0_Filter2D_30;

architecture STRUCTURE of filtro_image_filter_0_0_Filter2D_30 is
  signal C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i452\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__3_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter5_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_n_2 : STD_LOGIC;
  signal \^ap_reg_grp_filter2d_fu_52_ap_start_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_reg_pp0_iter1_brmerge_reg_1449 : STD_LOGIC;
  signal ap_reg_pp0_iter1_brmerge_reg_14490 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_i_reg_1435 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_reg_1456 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_73_reg_1444 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_pp0_iter2_exitcond388_i_reg_1426 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_reg_1456 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond_i_reg_1456 : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ : STD_LOGIC;
  signal brmerge_fu_806_p2 : STD_LOGIC;
  signal brmerge_reg_1449 : STD_LOGIC;
  signal brmerge_reg_14490 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_861_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_880_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_899_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_662_p2 : STD_LOGIC;
  signal exitcond388_i_reg_1426 : STD_LOGIC;
  signal \exitcond388_i_reg_1426[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \exitcond388_i_reg_1426[0]_i_4__0_n_2\ : STD_LOGIC;
  signal i_V_fu_374_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_1377 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_1377[9]_i_2__0_n_2\ : STD_LOGIC;
  signal icmp_fu_402_p2 : STD_LOGIC;
  signal \icmp_reg_1391[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \icmp_reg_1391[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \icmp_reg_1391_reg_n_2_[0]\ : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_10 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_11 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_12 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_13 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_14 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_15 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_16 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_17 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_18 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_19 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_20 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_21 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_22 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_23 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_24 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_25 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_26 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_27 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_28 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_29 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_30 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_31 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_32 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_33 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_34 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_35 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_36 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_37 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_38 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_39 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_4 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_40 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_41 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_42 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_43 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_44 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_45 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_46 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_47 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_48 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_49 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_5 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_50 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_6 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_7 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_8 : STD_LOGIC;
  signal image_filter_mac_qcK_U59_n_9 : STD_LOGIC;
  signal isneg_fu_1185_p3 : STD_LOGIC;
  signal j_V_fu_668_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal k_buf_0_val_3_addr_reg_14600 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_13 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_14 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_15 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1472 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \mOutPtr[0]_i_2__2_n_2\ : STD_LOGIC;
  signal or_cond_i_fu_811_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_1435 : STD_LOGIC;
  signal \or_cond_i_i_reg_1435[0]_i_3__0_n_2\ : STD_LOGIC;
  signal or_cond_i_reg_1456 : STD_LOGIC;
  signal \or_cond_i_reg_1456[0]_i_2__0_n_2\ : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC;
  signal p_Val2_2_fu_1197_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_2_fu_1197_p2__0_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_8\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry__1_n_9\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_4_fu_1179_p2__1_carry_n_5\ : STD_LOGIC;
  signal p_Val2_84_0_1_reg_14960 : STD_LOGIC;
  signal \p_Val2_84_0_1_reg_1496_reg_i_2__0_n_2\ : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_108 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_109 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_110 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_111 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_112 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_113 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_114 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_115 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_116 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_117 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_118 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_119 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_120 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_121 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_122 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_123 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_124 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_125 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_126 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_127 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_128 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_129 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_130 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_131 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_132 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_133 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_134 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_135 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_136 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_137 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_138 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_139 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_140 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_141 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_142 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_143 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_144 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_145 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_146 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_147 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_148 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_149 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_150 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_151 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_152 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_153 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_154 : STD_LOGIC;
  signal p_Val2_84_0_1_reg_1496_reg_n_155 : STD_LOGIC;
  signal p_Val2_84_1_1_reg_15010 : STD_LOGIC;
  signal p_Val2_s_reg_15310 : STD_LOGIC;
  signal \p_Val2_s_reg_1531[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \p_Val2_s_reg_1531[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_n_4\ : STD_LOGIC;
  signal \r_V_8_2_fu_1096_p2_carry__0_n_5\ : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_i_1_n_2 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_i_2_n_2 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_i_3_n_2 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_n_2 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_n_3 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_n_4 : STD_LOGIC;
  signal r_V_8_2_fu_1096_p2_carry_n_5 : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_1900 : STD_LOGIC;
  signal right_border_buf_0_15_fu_194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_16_fu_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_17_fu_202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_18_fu_206 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_10_2_t_fu_652_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_2_t_reg_1421 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \row_assign_10_2_t_reg_1421[1]_i_2_n_2\ : STD_LOGIC;
  signal row_assign_s_fu_576_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_s_reg_1411 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_assign_s_reg_1411[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_18_fu_1660\ : STD_LOGIC;
  signal src_kernel_win_0_va_21_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_fu_1780 : STD_LOGIC;
  signal src_kernel_win_0_va_23_reg_1478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_reg_14780 : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_1478[7]_i_6__0_n_2\ : STD_LOGIC;
  signal src_kernel_win_0_va_25_fu_989_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_2_reg_329 : STD_LOGIC;
  signal t_V_2_reg_3290 : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_4__0_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_5__0_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[10]_i_6__0_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_329[6]_i_2__0_n_2\ : STD_LOGIC;
  signal t_V_2_reg_329_reg : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \t_V_2_reg_329_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal t_V_reg_318 : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_318_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp4_fu_1131_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp4_reg_1516 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp4_reg_1516[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[10]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[10]_i_6_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[10]_i_7_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[10]_i_8_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[10]_i_9_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[4]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[4]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[4]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[8]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[8]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516[8]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_2__0_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_2__0_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_2__0_n_9\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_7\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_8\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[10]_i_4_n_9\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1516_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal tmp8_fu_1143_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp8_fu_1143_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_1_n_4\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp8_fu_1143_p2_carry__0_n_5\ : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_1_n_3 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_1_n_4 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_1_n_5 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_i_5_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_n_2 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_n_3 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_n_4 : STD_LOGIC;
  signal tmp8_fu_1143_p2_carry_n_5 : STD_LOGIC;
  signal tmp8_reg_1526 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_17_fu_714_p2 : STD_LOGIC;
  signal \tmp_17_fu_714_p2_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_17_fu_714_p2_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_17_fu_714_p2_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \tmp_17_fu_714_p2_carry_i_4__0_n_2\ : STD_LOGIC;
  signal tmp_17_fu_714_p2_carry_n_5 : STD_LOGIC;
  signal tmp_19_fu_752_p2 : STD_LOGIC;
  signal \tmp_19_fu_752_p2_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_19_fu_752_p2_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_19_fu_752_p2_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \tmp_19_fu_752_p2_carry_i_4__0_n_2\ : STD_LOGIC;
  signal tmp_19_fu_752_p2_carry_n_5 : STD_LOGIC;
  signal \tmp_2_reg_1396[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_1396_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_3_fu_420_p2 : STD_LOGIC;
  signal tmp_3_reg_1404 : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1404[0]_i_4__0_n_2\ : STD_LOGIC;
  signal tmp_458_not_fu_386_p2 : STD_LOGIC;
  signal tmp_458_not_reg_1386 : STD_LOGIC;
  signal \tmp_502_1_reg_1400[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_502_1_reg_1400[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_502_1_reg_1400_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_73_fu_802_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_73_reg_1444 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_73_reg_1444[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_73_reg_1444[1]_i_2_n_2\ : STD_LOGIC;
  signal tmp_79_fu_1101_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tmp_79_fu_1101_p1__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tmp_79_reg_1511 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_80_fu_1114_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_s_fu_380_p2 : STD_LOGIC;
  signal tmp_s_reg_1382 : STD_LOGIC;
  signal x_reg_1439 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \x_reg_1439[10]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[4]_i_4_n_2\ : STD_LOGIC;
  signal \x_reg_1439[6]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \x_reg_1439[9]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_1439[9]_i_3_n_2\ : STD_LOGIC;
  signal \NLW_p_Val2_2_fu_1197_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_4_fu_1179_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_84_0_1_reg_1496_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_84_0_1_reg_1496_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_r_V_8_2_fu_1096_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1516_reg[10]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp4_reg_1516_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmp8_fu_1143_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp8_fu_1143_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp8_fu_1143_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_17_fu_714_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_17_fu_714_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_19_fu_752_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_19_fu_752_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair463";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ap_reg_grp_Filter2D_fu_52_ap_start_i_1__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_1426[0]_i_4__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \i_V_reg_1377[0]_i_1__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \i_V_reg_1377[1]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \i_V_reg_1377[2]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \i_V_reg_1377[3]_i_1__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \i_V_reg_1377[4]_i_1__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \i_V_reg_1377[6]_i_1__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_V_reg_1377[7]_i_1__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_V_reg_1377[8]_i_1__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \i_V_reg_1377[9]_i_1__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \icmp_reg_1391[0]_i_3__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1435[0]_i_2__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1435[0]_i_3__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \row_assign_s_reg_1411[1]_i_2__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_5__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_1478[7]_i_6__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[10]_i_5__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[1]_i_1__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[2]_i_1__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[3]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[4]_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[6]_i_2__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[8]_i_1__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \t_V_2_reg_329[9]_i_1__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \tmp4_reg_1516[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tmp8_reg_1526[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \tmp_3_reg_1404[0]_i_2__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \tmp_3_reg_1404[0]_i_4__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \tmp_502_1_reg_1400[0]_i_2__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \tmp_73_reg_1444[0]_i_1__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \tmp_73_reg_1444[1]_i_1__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \x_reg_1439[10]_i_2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \x_reg_1439[3]_i_3__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \x_reg_1439[4]_i_2__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \x_reg_1439[4]_i_3__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \x_reg_1439[4]_i_4\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \x_reg_1439[6]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \x_reg_1439[7]_i_2__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \x_reg_1439[7]_i_3__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \x_reg_1439[9]_i_2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \x_reg_1439[9]_i_3\ : label is "soft_lutpair450";
begin
  I452(7 downto 0) <= \^i452\(7 downto 0);
  ap_reg_grp_Filter2D_fu_52_ap_start_reg(0) <= \^ap_reg_grp_filter2d_fu_52_ap_start_reg\(0);
  \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ <= \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\;
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
  src_kernel_win_0_va_18_fu_1660 <= \^src_kernel_win_0_va_18_fu_1660\;
\A[7]__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF0000000000"
    )
        port map (
      I0 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I1 => img_4_data_stream_0_full_n,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_reg_pp0_iter2_exitcond388_i_reg_1426,
      I5 => k_buf_0_val_5_U_n_4,
      O => \^src_kernel_win_0_va_18_fu_1660\
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => img_4_data_stream_0_full_n,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => Q(1),
      I4 => k_buf_0_val_5_U_n_4,
      O => E(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => Sobel_1_U0_ap_start,
      I1 => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\(0),
      I2 => Q(1),
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__3_n_2\,
      O => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2__0_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_2__0_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_2__3_n_2\
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FF0000D0FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I2 => \ap_CS_fsm[0]_i_2__3_n_2\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Sobel_1_U0_ap_start,
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_52_ap_start,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDDDDDDDDDD"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__2_n_2\,
      I1 => \ap_CS_fsm[2]_i_3__3_n_2\,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => img_4_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2__0_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_2__0_n_2\,
      I2 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_2__2_n_2\
    );
\ap_CS_fsm[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABAAABAA"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4__2_n_2\,
      I1 => \t_V_2_reg_329[10]_i_5__0_n_2\,
      I2 => img_2b_data_stream_0_empty_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_s_reg_1382,
      I5 => \icmp_reg_1391_reg_n_2_[0]\,
      O => \ap_CS_fsm[2]_i_3__3_n_2\
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A008A8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[2]_i_4__2_n_2\
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A0A0E000A0A0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__3_n_2\,
      I1 => k_buf_0_val_5_U_n_4,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm_reg[3]_0\,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      I5 => ap_enable_reg_pp0_iter4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I1 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I2 => \p_Val2_84_0_1_reg_1496_reg_i_2__0_n_2\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2__3_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__2_n_2\,
      I3 => \exitcond388_i_reg_1426[0]_i_3__0_n_2\,
      I4 => \ap_enable_reg_pp0_iter0_i_2__2_n_2\,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_2\
    );
\ap_enable_reg_pp0_iter0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_329[10]_i_5__0_n_2\,
      I1 => img_2b_data_stream_0_empty_n,
      I2 => \icmp_reg_1391_reg_n_2_[0]\,
      I3 => tmp_s_reg_1382,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => k_buf_0_val_4_U_n_11,
      O => \ap_enable_reg_pp0_iter0_i_2__2_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_4,
      I1 => ap_enable_reg_pp0_iter5_reg_n_2,
      I2 => img_4_data_stream_0_full_n,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      O => ap_block_pp0_stage0_subdone0_in
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter3_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_enable_reg_pp0_iter3_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \ap_CS_fsm[2]_i_2__2_n_2\,
      I4 => ap_block_pp0_stage0_subdone0_in,
      O => \ap_enable_reg_pp0_iter5_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter5_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter5_reg_n_2,
      R => '0'
    );
\ap_reg_grp_Filter2D_fu_52_ap_start_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => Sobel_1_U0_ap_start,
      I2 => \ap_CS_fsm[0]_i_2__3_n_2\,
      I3 => ap_reg_grp_Filter2D_fu_52_ap_start,
      O => \ap_CS_fsm_reg[0]_0\
    );
\ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => brmerge_reg_1449,
      Q => ap_reg_pp0_iter1_brmerge_reg_1449,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => exitcond388_i_reg_1426,
      Q => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => or_cond_i_i_reg_1435,
      Q => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_73_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => tmp_73_reg_1444(0),
      Q => ap_reg_pp0_iter1_tmp_73_reg_1444(0),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_73_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => tmp_73_reg_1444(1),
      Q => ap_reg_pp0_iter1_tmp_73_reg_1444(1),
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter2_exitcond388_i_reg_1426,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      Q => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      Q => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      R => '0'
    );
\brmerge_reg_1449[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_458_not_reg_1386,
      I1 => tmp_17_fu_714_p2,
      O => brmerge_fu_806_p2
    );
\brmerge_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => brmerge_fu_806_p2,
      Q => brmerge_reg_1449,
      R => '0'
    );
\exitcond388_i_reg_1426[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_4,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => img_4_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => ap_reg_pp0_iter1_brmerge_reg_14490
    );
\exitcond388_i_reg_1426[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond388_i_reg_1426[0]_i_3__0_n_2\,
      O => exitcond388_i_fu_662_p2
    );
\exitcond388_i_reg_1426[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \exitcond388_i_reg_1426[0]_i_4__0_n_2\,
      I1 => \x_reg_1439[4]_i_2__0_n_2\,
      I2 => t_V_2_reg_329_reg(1),
      I3 => t_V_2_reg_329_reg(8),
      I4 => t_V_2_reg_329_reg(10),
      O => \exitcond388_i_reg_1426[0]_i_3__0_n_2\
    );
\exitcond388_i_reg_1426[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(3),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => t_V_2_reg_329_reg(2),
      I3 => t_V_2_reg_329_reg(4),
      O => \exitcond388_i_reg_1426[0]_i_4__0_n_2\
    );
\exitcond388_i_reg_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_brmerge_reg_14490,
      D => exitcond388_i_fu_662_p2,
      Q => exitcond388_i_reg_1426,
      R => '0'
    );
\i_V_reg_1377[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[0]\,
      O => i_V_fu_374_p2(0)
    );
\i_V_reg_1377[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[0]\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      O => i_V_fu_374_p2(1)
    );
\i_V_reg_1377[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[0]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      O => i_V_fu_374_p2(2)
    );
\i_V_reg_1377[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[0]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[3]\,
      O => i_V_fu_374_p2(3)
    );
\i_V_reg_1377[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[2]\,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      I3 => \t_V_reg_318_reg_n_2_[3]\,
      I4 => \t_V_reg_318_reg_n_2_[4]\,
      O => i_V_fu_374_p2(4)
    );
\i_V_reg_1377[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \t_V_reg_318_reg_n_2_[3]\,
      I5 => \t_V_reg_318_reg_n_2_[5]\,
      O => i_V_fu_374_p2(5)
    );
\i_V_reg_1377[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_1377[9]_i_2__0_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      O => i_V_fu_374_p2(6)
    );
\i_V_reg_1377[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \i_V_reg_1377[9]_i_2__0_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      O => i_V_fu_374_p2(7)
    );
\i_V_reg_1377[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \t_V_reg_318_reg_n_2_[7]\,
      I2 => \i_V_reg_1377[9]_i_2__0_n_2\,
      I3 => \t_V_reg_318_reg_n_2_[8]\,
      O => i_V_fu_374_p2(8)
    );
\i_V_reg_1377[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[8]\,
      I1 => \i_V_reg_1377[9]_i_2__0_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      I3 => \t_V_reg_318_reg_n_2_[6]\,
      I4 => \t_V_reg_318_reg_n_2_[9]\,
      O => i_V_fu_374_p2(9)
    );
\i_V_reg_1377[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[1]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[2]\,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \t_V_reg_318_reg_n_2_[3]\,
      I5 => \t_V_reg_318_reg_n_2_[5]\,
      O => \i_V_reg_1377[9]_i_2__0_n_2\
    );
\i_V_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(0),
      Q => i_V_reg_1377(0),
      R => '0'
    );
\i_V_reg_1377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(1),
      Q => i_V_reg_1377(1),
      R => '0'
    );
\i_V_reg_1377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(2),
      Q => i_V_reg_1377(2),
      R => '0'
    );
\i_V_reg_1377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(3),
      Q => i_V_reg_1377(3),
      R => '0'
    );
\i_V_reg_1377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(4),
      Q => i_V_reg_1377(4),
      R => '0'
    );
\i_V_reg_1377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(5),
      Q => i_V_reg_1377(5),
      R => '0'
    );
\i_V_reg_1377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(6),
      Q => i_V_reg_1377(6),
      R => '0'
    );
\i_V_reg_1377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(7),
      Q => i_V_reg_1377(7),
      R => '0'
    );
\i_V_reg_1377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(8),
      Q => i_V_reg_1377(8),
      R => '0'
    );
\i_V_reg_1377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_374_p2(9),
      Q => i_V_reg_1377(9),
      R => '0'
    );
\icmp_reg_1391[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__2_n_2\,
      O => \icmp_reg_1391[0]_i_1__0_n_2\
    );
\icmp_reg_1391[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[8]\,
      I1 => \t_V_reg_318_reg_n_2_[5]\,
      I2 => \t_V_reg_318_reg_n_2_[3]\,
      I3 => \t_V_reg_318_reg_n_2_[2]\,
      I4 => \icmp_reg_1391[0]_i_3__0_n_2\,
      I5 => \t_V_reg_318_reg_n_2_[1]\,
      O => icmp_fu_402_p2
    );
\icmp_reg_1391[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[6]\,
      I1 => \t_V_reg_318_reg_n_2_[4]\,
      I2 => \t_V_reg_318_reg_n_2_[9]\,
      I3 => \t_V_reg_318_reg_n_2_[7]\,
      O => \icmp_reg_1391[0]_i_3__0_n_2\
    );
\icmp_reg_1391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => icmp_fu_402_p2,
      Q => \icmp_reg_1391_reg_n_2_[0]\,
      R => '0'
    );
image_filter_mac_qcK_U59: entity work.filtro_image_filter_0_0_image_filter_mac_qcK_31
     port map (
      D(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      DI(2) => image_filter_mac_qcK_U59_n_27,
      DI(1) => image_filter_mac_qcK_U59_n_28,
      DI(0) => image_filter_mac_qcK_U59_n_29,
      E(0) => src_kernel_win_0_va_23_reg_14780,
      PCOUT(47) => p_Val2_84_0_1_reg_1496_reg_n_108,
      PCOUT(46) => p_Val2_84_0_1_reg_1496_reg_n_109,
      PCOUT(45) => p_Val2_84_0_1_reg_1496_reg_n_110,
      PCOUT(44) => p_Val2_84_0_1_reg_1496_reg_n_111,
      PCOUT(43) => p_Val2_84_0_1_reg_1496_reg_n_112,
      PCOUT(42) => p_Val2_84_0_1_reg_1496_reg_n_113,
      PCOUT(41) => p_Val2_84_0_1_reg_1496_reg_n_114,
      PCOUT(40) => p_Val2_84_0_1_reg_1496_reg_n_115,
      PCOUT(39) => p_Val2_84_0_1_reg_1496_reg_n_116,
      PCOUT(38) => p_Val2_84_0_1_reg_1496_reg_n_117,
      PCOUT(37) => p_Val2_84_0_1_reg_1496_reg_n_118,
      PCOUT(36) => p_Val2_84_0_1_reg_1496_reg_n_119,
      PCOUT(35) => p_Val2_84_0_1_reg_1496_reg_n_120,
      PCOUT(34) => p_Val2_84_0_1_reg_1496_reg_n_121,
      PCOUT(33) => p_Val2_84_0_1_reg_1496_reg_n_122,
      PCOUT(32) => p_Val2_84_0_1_reg_1496_reg_n_123,
      PCOUT(31) => p_Val2_84_0_1_reg_1496_reg_n_124,
      PCOUT(30) => p_Val2_84_0_1_reg_1496_reg_n_125,
      PCOUT(29) => p_Val2_84_0_1_reg_1496_reg_n_126,
      PCOUT(28) => p_Val2_84_0_1_reg_1496_reg_n_127,
      PCOUT(27) => p_Val2_84_0_1_reg_1496_reg_n_128,
      PCOUT(26) => p_Val2_84_0_1_reg_1496_reg_n_129,
      PCOUT(25) => p_Val2_84_0_1_reg_1496_reg_n_130,
      PCOUT(24) => p_Val2_84_0_1_reg_1496_reg_n_131,
      PCOUT(23) => p_Val2_84_0_1_reg_1496_reg_n_132,
      PCOUT(22) => p_Val2_84_0_1_reg_1496_reg_n_133,
      PCOUT(21) => p_Val2_84_0_1_reg_1496_reg_n_134,
      PCOUT(20) => p_Val2_84_0_1_reg_1496_reg_n_135,
      PCOUT(19) => p_Val2_84_0_1_reg_1496_reg_n_136,
      PCOUT(18) => p_Val2_84_0_1_reg_1496_reg_n_137,
      PCOUT(17) => p_Val2_84_0_1_reg_1496_reg_n_138,
      PCOUT(16) => p_Val2_84_0_1_reg_1496_reg_n_139,
      PCOUT(15) => p_Val2_84_0_1_reg_1496_reg_n_140,
      PCOUT(14) => p_Val2_84_0_1_reg_1496_reg_n_141,
      PCOUT(13) => p_Val2_84_0_1_reg_1496_reg_n_142,
      PCOUT(12) => p_Val2_84_0_1_reg_1496_reg_n_143,
      PCOUT(11) => p_Val2_84_0_1_reg_1496_reg_n_144,
      PCOUT(10) => p_Val2_84_0_1_reg_1496_reg_n_145,
      PCOUT(9) => p_Val2_84_0_1_reg_1496_reg_n_146,
      PCOUT(8) => p_Val2_84_0_1_reg_1496_reg_n_147,
      PCOUT(7) => p_Val2_84_0_1_reg_1496_reg_n_148,
      PCOUT(6) => p_Val2_84_0_1_reg_1496_reg_n_149,
      PCOUT(5) => p_Val2_84_0_1_reg_1496_reg_n_150,
      PCOUT(4) => p_Val2_84_0_1_reg_1496_reg_n_151,
      PCOUT(3) => p_Val2_84_0_1_reg_1496_reg_n_152,
      PCOUT(2) => p_Val2_84_0_1_reg_1496_reg_n_153,
      PCOUT(1) => p_Val2_84_0_1_reg_1496_reg_n_154,
      PCOUT(0) => p_Val2_84_0_1_reg_1496_reg_n_155,
      Q(7 downto 0) => right_border_buf_0_17_fu_202(7 downto 0),
      S(3) => image_filter_mac_qcK_U59_n_15,
      S(2) => image_filter_mac_qcK_U59_n_16,
      S(1) => image_filter_mac_qcK_U59_n_17,
      S(0) => image_filter_mac_qcK_U59_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter5_reg => image_filter_mac_qcK_U59_n_4,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      \ap_reg_pp0_iter1_brmerge_reg_1449_reg[0]\ => image_filter_mac_qcK_U59_n_13,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      ap_reg_pp0_iter2_or_cond_i_reg_1456 => ap_reg_pp0_iter2_or_cond_i_reg_1456,
      \ap_reg_pp0_iter2_or_cond_i_reg_1456_reg[0]\(0) => p_Val2_84_1_1_reg_15010,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      p(3) => image_filter_mac_qcK_U59_n_30,
      p(2) => image_filter_mac_qcK_U59_n_31,
      p(1) => image_filter_mac_qcK_U59_n_32,
      p(0) => image_filter_mac_qcK_U59_n_33,
      p_0 => \icmp_reg_1391_reg_n_2_[0]\,
      p_1 => ap_enable_reg_pp0_iter5_reg_n_2,
      p_2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      p_3 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      p_4 => k_buf_0_val_5_U_n_4,
      \p_Val2_2_fu_1197_p2__0_carry__0\(7 downto 0) => tmp_79_reg_1511(7 downto 0),
      \p_Val2_2_fu_1197_p2__0_carry__0_0\(7 downto 0) => tmp8_reg_1526(7 downto 0),
      \p_Val2_4_fu_1179_p2__1_carry__1\(10 downto 0) => tmp4_reg_1516(10 downto 0),
      \right_border_buf_0_17_fu_202_reg[0]\ => image_filter_mac_qcK_U59_n_5,
      \right_border_buf_0_17_fu_202_reg[1]\ => image_filter_mac_qcK_U59_n_6,
      \right_border_buf_0_17_fu_202_reg[2]\ => image_filter_mac_qcK_U59_n_7,
      \right_border_buf_0_17_fu_202_reg[3]\ => image_filter_mac_qcK_U59_n_8,
      \right_border_buf_0_17_fu_202_reg[4]\ => image_filter_mac_qcK_U59_n_9,
      \right_border_buf_0_17_fu_202_reg[5]\ => image_filter_mac_qcK_U59_n_10,
      \right_border_buf_0_17_fu_202_reg[6]\ => image_filter_mac_qcK_U59_n_11,
      \right_border_buf_0_17_fu_202_reg[7]\ => image_filter_mac_qcK_U59_n_12,
      row_assign_10_2_t_reg_1421(0) => row_assign_10_2_t_reg_1421(1),
      \row_assign_10_2_t_reg_1421_reg[1]\ => image_filter_mac_qcK_U59_n_14,
      \src_kernel_win_0_va_21_fu_178[7]_i_4__0\(7 downto 0) => right_border_buf_0_16_fu_198(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[6]\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \tmp4_reg_1516_reg[2]\(3) => image_filter_mac_qcK_U59_n_19,
      \tmp4_reg_1516_reg[2]\(2) => image_filter_mac_qcK_U59_n_20,
      \tmp4_reg_1516_reg[2]\(1) => image_filter_mac_qcK_U59_n_21,
      \tmp4_reg_1516_reg[2]\(0) => image_filter_mac_qcK_U59_n_22,
      \tmp4_reg_1516_reg[2]_0\(2) => image_filter_mac_qcK_U59_n_37,
      \tmp4_reg_1516_reg[2]_0\(1) => image_filter_mac_qcK_U59_n_38,
      \tmp4_reg_1516_reg[2]_0\(0) => image_filter_mac_qcK_U59_n_39,
      \tmp4_reg_1516_reg[6]\(3) => image_filter_mac_qcK_U59_n_23,
      \tmp4_reg_1516_reg[6]\(2) => image_filter_mac_qcK_U59_n_24,
      \tmp4_reg_1516_reg[6]\(1) => image_filter_mac_qcK_U59_n_25,
      \tmp4_reg_1516_reg[6]\(0) => image_filter_mac_qcK_U59_n_26,
      \tmp4_reg_1516_reg[6]_0\(3) => image_filter_mac_qcK_U59_n_40,
      \tmp4_reg_1516_reg[6]_0\(2) => image_filter_mac_qcK_U59_n_41,
      \tmp4_reg_1516_reg[6]_0\(1) => image_filter_mac_qcK_U59_n_42,
      \tmp4_reg_1516_reg[6]_0\(0) => image_filter_mac_qcK_U59_n_43,
      \tmp8_reg_1526_reg[2]\(2) => image_filter_mac_qcK_U59_n_44,
      \tmp8_reg_1526_reg[2]\(1) => image_filter_mac_qcK_U59_n_45,
      \tmp8_reg_1526_reg[2]\(0) => image_filter_mac_qcK_U59_n_46,
      \tmp8_reg_1526_reg[3]\(3) => image_filter_mac_qcK_U59_n_47,
      \tmp8_reg_1526_reg[3]\(2) => image_filter_mac_qcK_U59_n_48,
      \tmp8_reg_1526_reg[3]\(1) => image_filter_mac_qcK_U59_n_49,
      \tmp8_reg_1526_reg[3]\(0) => image_filter_mac_qcK_U59_n_50,
      \tmp8_reg_1526_reg[5]\(2) => image_filter_mac_qcK_U59_n_34,
      \tmp8_reg_1526_reg[5]\(1) => image_filter_mac_qcK_U59_n_35,
      \tmp8_reg_1526_reg[5]\(0) => image_filter_mac_qcK_U59_n_36,
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
k_buf_0_val_3_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_32
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      p(7 downto 0) => \^ram_reg\(7 downto 0),
      p_0 => image_filter_mac_qcK_U59_n_14,
      p_1(7 downto 0) => col_buf_0_val_2_0_fu_899_p3(7 downto 0),
      p_10 => image_filter_mac_qcK_U59_n_11,
      p_2 => image_filter_mac_qcK_U59_n_13,
      p_3 => image_filter_mac_qcK_U59_n_12,
      p_4 => image_filter_mac_qcK_U59_n_5,
      p_5 => image_filter_mac_qcK_U59_n_6,
      p_6 => image_filter_mac_qcK_U59_n_7,
      p_7 => image_filter_mac_qcK_U59_n_8,
      p_8 => image_filter_mac_qcK_U59_n_9,
      p_9 => image_filter_mac_qcK_U59_n_10,
      \right_border_buf_0_14_fu_190_reg[7]\(7 downto 0) => col_buf_0_val_0_0_fu_861_p3(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[6]\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]\(7 downto 0) => right_border_buf_0_14_fu_190(7 downto 0),
      \right_border_buf_0_s_fu_186_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_186(7 downto 0),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(0)
    );
\k_buf_0_val_3_addr_reg_1460[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040404040"
    )
        port map (
      I0 => exitcond388_i_reg_1426,
      I1 => k_buf_0_val_5_U_n_4,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I4 => img_4_data_stream_0_full_n,
      I5 => ap_enable_reg_pp0_iter5_reg_n_2,
      O => k_buf_0_val_3_addr_reg_14600
    );
\k_buf_0_val_3_addr_reg_1460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => tmp_73_reg_1444(0),
      Q => k_buf_0_val_5_addr_reg_1472(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(10),
      Q => k_buf_0_val_5_addr_reg_1472(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => tmp_73_reg_1444(1),
      Q => k_buf_0_val_5_addr_reg_1472(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(2),
      Q => k_buf_0_val_5_addr_reg_1472(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(3),
      Q => k_buf_0_val_5_addr_reg_1472(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(4),
      Q => k_buf_0_val_5_addr_reg_1472(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(5),
      Q => k_buf_0_val_5_addr_reg_1472(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(6),
      Q => k_buf_0_val_5_addr_reg_1472(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(7),
      Q => k_buf_0_val_5_addr_reg_1472(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(8),
      Q => k_buf_0_val_5_addr_reg_1472(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_addr_reg_14600,
      D => x_reg_1439(9),
      Q => k_buf_0_val_5_addr_reg_1472(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_33
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => C(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      \ap_reg_pp0_iter1_or_cond_i_i_reg_1435_reg[0]\ => k_buf_0_val_4_U_n_10,
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]\ => k_buf_0_val_4_U_n_11,
      \icmp_reg_1391_reg[0]\ => \icmp_reg_1391_reg[0]_0\,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg(7 downto 0) => \^ram_reg\(7 downto 0),
      ram_reg_0(7 downto 0) => col_buf_0_val_1_0_fu_880_p3(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      ram_reg_3 => \icmp_reg_1391_reg_n_2_[0]\,
      ram_reg_4 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      \right_border_buf_0_16_fu_198_reg[7]\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_0\(7 downto 0) => right_border_buf_0_16_fu_198(7 downto 0),
      \right_border_buf_0_16_fu_198_reg[7]_1\(7 downto 0) => right_border_buf_0_17_fu_202(7 downto 0),
      row_assign_s_reg_1411(0) => row_assign_s_reg_1411(1),
      \src_kernel_win_0_va_23_reg_1478_reg[0]\ => k_buf_0_val_5_U_n_20,
      \src_kernel_win_0_va_23_reg_1478_reg[0]_0\ => image_filter_mac_qcK_U59_n_5,
      \src_kernel_win_0_va_23_reg_1478_reg[1]\ => k_buf_0_val_5_U_n_19,
      \src_kernel_win_0_va_23_reg_1478_reg[1]_0\ => image_filter_mac_qcK_U59_n_6,
      \src_kernel_win_0_va_23_reg_1478_reg[2]\ => k_buf_0_val_5_U_n_18,
      \src_kernel_win_0_va_23_reg_1478_reg[2]_0\ => image_filter_mac_qcK_U59_n_7,
      \src_kernel_win_0_va_23_reg_1478_reg[3]\ => k_buf_0_val_5_U_n_17,
      \src_kernel_win_0_va_23_reg_1478_reg[3]_0\ => image_filter_mac_qcK_U59_n_8,
      \src_kernel_win_0_va_23_reg_1478_reg[4]\ => k_buf_0_val_5_U_n_16,
      \src_kernel_win_0_va_23_reg_1478_reg[4]_0\ => image_filter_mac_qcK_U59_n_9,
      \src_kernel_win_0_va_23_reg_1478_reg[5]\ => k_buf_0_val_5_U_n_15,
      \src_kernel_win_0_va_23_reg_1478_reg[5]_0\ => image_filter_mac_qcK_U59_n_10,
      \src_kernel_win_0_va_23_reg_1478_reg[6]\ => image_filter_mac_qcK_U59_n_13,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_0\ => \src_kernel_win_0_va_23_reg_1478[7]_i_5__0_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_1\ => \src_kernel_win_0_va_23_reg_1478[7]_i_6__0_n_2\,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_2\ => k_buf_0_val_5_U_n_14,
      \src_kernel_win_0_va_23_reg_1478_reg[6]_3\ => image_filter_mac_qcK_U59_n_11,
      \src_kernel_win_0_va_23_reg_1478_reg[7]\(7 downto 0) => right_border_buf_0_15_fu_194(7 downto 0),
      \src_kernel_win_0_va_23_reg_1478_reg[7]_0\ => k_buf_0_val_5_U_n_13,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_1\ => image_filter_mac_qcK_U59_n_12,
      \src_kernel_win_0_va_23_reg_1478_reg[7]_2\(7 downto 0) => col_buf_0_val_0_0_fu_861_p3(7 downto 0),
      \t_V_2_reg_329_reg[0]\ => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      \t_V_2_reg_329_reg[0]_0\ => ap_enable_reg_pp0_iter5_reg_n_2,
      tmp_3_reg_1404 => tmp_3_reg_1404,
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
k_buf_0_val_5_U: entity work.filtro_image_filter_0_0_Filter2D_1_k_buf_eOg_34
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1439(10 downto 2),
      ADDRBWRADDR(1 downto 0) => tmp_73_reg_1444(1 downto 0),
      D(7 downto 0) => col_buf_0_val_2_0_fu_899_p3(7 downto 0),
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1472(10 downto 0),
      WEA(0) => k_buf_0_val_3_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => k_buf_0_val_5_U_n_4,
      ap_reg_pp0_iter1_brmerge_reg_1449 => ap_reg_pp0_iter1_brmerge_reg_1449,
      ap_reg_pp0_iter1_or_cond_i_i_reg_1435 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0 => k_buf_0_val_4_U_n_10,
      ram_reg_1 => \tmp_2_reg_1396_reg_n_2_[0]\,
      ram_reg_2 => \icmp_reg_1391_reg_n_2_[0]\,
      ram_reg_3(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_4 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      ram_reg_5 => ap_enable_reg_pp0_iter5_reg_n_2,
      ram_reg_6 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      \right_border_buf_0_18_fu_206_reg[0]\ => k_buf_0_val_5_U_n_20,
      \right_border_buf_0_18_fu_206_reg[0]_0\(1 downto 0) => ap_reg_pp0_iter1_tmp_73_reg_1444(1 downto 0),
      \right_border_buf_0_18_fu_206_reg[1]\ => k_buf_0_val_5_U_n_19,
      \right_border_buf_0_18_fu_206_reg[2]\ => k_buf_0_val_5_U_n_18,
      \right_border_buf_0_18_fu_206_reg[3]\ => k_buf_0_val_5_U_n_17,
      \right_border_buf_0_18_fu_206_reg[4]\ => k_buf_0_val_5_U_n_16,
      \right_border_buf_0_18_fu_206_reg[5]\ => k_buf_0_val_5_U_n_15,
      \right_border_buf_0_18_fu_206_reg[6]\ => k_buf_0_val_5_U_n_14,
      \right_border_buf_0_18_fu_206_reg[7]\ => k_buf_0_val_5_U_n_13,
      \right_border_buf_0_18_fu_206_reg[7]_0\(7 downto 0) => right_border_buf_0_15_fu_194(7 downto 0),
      \right_border_buf_0_18_fu_206_reg[7]_1\(7 downto 0) => right_border_buf_0_18_fu_206(7 downto 0),
      tmp_s_reg_1382 => tmp_s_reg_1382
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__2_n_2\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555959555555555"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => k_buf_0_val_4_U_n_10,
      I2 => Q(1),
      I3 => tmp_s_reg_1382,
      I4 => \icmp_reg_1391_reg_n_2_[0]\,
      I5 => img_2b_data_stream_0_empty_n,
      O => \mOutPtr[0]_i_2__2_n_2\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_reg_grp_filter2d_fu_52_ap_start_reg\(0),
      I2 => Sobel_1_U0_ap_start,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => start_for_Sobel_1_U0_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000000000000"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => Q(1),
      I2 => tmp_s_reg_1382,
      I3 => \icmp_reg_1391_reg_n_2_[0]\,
      I4 => img_2b_data_stream_0_empty_n,
      I5 => \mOutPtr_reg[1]\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_4,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter5_reg_n_2,
      I3 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I4 => img_4_data_stream_0_full_n,
      O => \ap_CS_fsm_reg[1]_0\
    );
\mOutPtr[1]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DFFFFFF"
    )
        port map (
      I0 => img_2b_data_stream_0_empty_n,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => tmp_s_reg_1382,
      I3 => Q(1),
      I4 => k_buf_0_val_4_U_n_10,
      I5 => \mOutPtr_reg[1]\,
      O => internal_empty_n_reg
    );
\or_cond_i_i_reg_1435[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_4_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => k_buf_0_val_5_U_n_4,
      I5 => \exitcond388_i_reg_1426[0]_i_3__0_n_2\,
      O => brmerge_reg_14490
    );
\or_cond_i_i_reg_1435[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I1 => tmp_17_fu_714_p2,
      I2 => t_V_2_reg_329_reg(8),
      I3 => t_V_2_reg_329_reg(10),
      O => p_0_in6_out
    );
\or_cond_i_i_reg_1435[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(9),
      I1 => t_V_2_reg_329_reg(6),
      I2 => t_V_2_reg_329_reg(5),
      I3 => t_V_2_reg_329_reg(7),
      I4 => \x_reg_1439[7]_i_3__0_n_2\,
      O => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\
    );
\or_cond_i_i_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => p_0_in6_out,
      Q => or_cond_i_i_reg_1435,
      R => '0'
    );
\or_cond_i_reg_1456[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC8"
    )
        port map (
      I0 => t_V_2_reg_329_reg(1),
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => t_V_2_reg_329_reg(2),
      I3 => t_V_2_reg_329_reg(8),
      I4 => t_V_2_reg_329_reg(10),
      I5 => \or_cond_i_reg_1456[0]_i_2__0_n_2\,
      O => or_cond_i_fu_811_p2
    );
\or_cond_i_reg_1456[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(4),
      I1 => t_V_2_reg_329_reg(7),
      I2 => t_V_2_reg_329_reg(5),
      I3 => t_V_2_reg_329_reg(6),
      I4 => t_V_2_reg_329_reg(9),
      I5 => t_V_2_reg_329_reg(3),
      O => \or_cond_i_reg_1456[0]_i_2__0_n_2\
    );
\or_cond_i_reg_1456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => or_cond_i_fu_811_p2,
      Q => or_cond_i_reg_1456,
      R => '0'
    );
\p_Val2_2_fu_1197_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_2_fu_1197_p2__0_carry_n_2\,
      CO(2) => \p_Val2_2_fu_1197_p2__0_carry_n_3\,
      CO(1) => \p_Val2_2_fu_1197_p2__0_carry_n_4\,
      CO(0) => \p_Val2_2_fu_1197_p2__0_carry_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_qcK_U59_n_44,
      DI(2) => image_filter_mac_qcK_U59_n_45,
      DI(1) => image_filter_mac_qcK_U59_n_46,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_2_fu_1197_p2(3 downto 0),
      S(3) => image_filter_mac_qcK_U59_n_47,
      S(2) => image_filter_mac_qcK_U59_n_48,
      S(1) => image_filter_mac_qcK_U59_n_49,
      S(0) => image_filter_mac_qcK_U59_n_50
    );
\p_Val2_2_fu_1197_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_1197_p2__0_carry_n_2\,
      CO(3) => \NLW_p_Val2_2_fu_1197_p2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_2_fu_1197_p2__0_carry__0_n_3\,
      CO(1) => \p_Val2_2_fu_1197_p2__0_carry__0_n_4\,
      CO(0) => \p_Val2_2_fu_1197_p2__0_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => image_filter_mac_qcK_U59_n_34,
      DI(1) => image_filter_mac_qcK_U59_n_35,
      DI(0) => image_filter_mac_qcK_U59_n_36,
      O(3 downto 0) => p_Val2_2_fu_1197_p2(7 downto 4),
      S(3) => image_filter_mac_qcK_U59_n_30,
      S(2) => image_filter_mac_qcK_U59_n_31,
      S(1) => image_filter_mac_qcK_U59_n_32,
      S(0) => image_filter_mac_qcK_U59_n_33
    );
\p_Val2_4_fu_1179_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_4_fu_1179_p2__1_carry_n_2\,
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_qcK_U59_n_37,
      DI(2) => image_filter_mac_qcK_U59_n_38,
      DI(1) => image_filter_mac_qcK_U59_n_39,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Val2_4_fu_1179_p2__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => image_filter_mac_qcK_U59_n_19,
      S(2) => image_filter_mac_qcK_U59_n_20,
      S(1) => image_filter_mac_qcK_U59_n_21,
      S(0) => image_filter_mac_qcK_U59_n_22
    );
\p_Val2_4_fu_1179_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_fu_1179_p2__1_carry_n_2\,
      CO(3) => \p_Val2_4_fu_1179_p2__1_carry__0_n_2\,
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry__0_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry__0_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => image_filter_mac_qcK_U59_n_40,
      DI(2) => image_filter_mac_qcK_U59_n_41,
      DI(1) => image_filter_mac_qcK_U59_n_42,
      DI(0) => image_filter_mac_qcK_U59_n_43,
      O(3 downto 0) => \NLW_p_Val2_4_fu_1179_p2__1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => image_filter_mac_qcK_U59_n_23,
      S(2) => image_filter_mac_qcK_U59_n_24,
      S(1) => image_filter_mac_qcK_U59_n_25,
      S(0) => image_filter_mac_qcK_U59_n_26
    );
\p_Val2_4_fu_1179_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_4_fu_1179_p2__1_carry__0_n_2\,
      CO(3) => \NLW_p_Val2_4_fu_1179_p2__1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_4_fu_1179_p2__1_carry__1_n_3\,
      CO(1) => \p_Val2_4_fu_1179_p2__1_carry__1_n_4\,
      CO(0) => \p_Val2_4_fu_1179_p2__1_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => image_filter_mac_qcK_U59_n_27,
      DI(1) => image_filter_mac_qcK_U59_n_28,
      DI(0) => image_filter_mac_qcK_U59_n_29,
      O(3) => isneg_fu_1185_p3,
      O(2) => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      O(1) => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      O(0) => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      S(3) => image_filter_mac_qcK_U59_n_15,
      S(2) => image_filter_mac_qcK_U59_n_16,
      S(1) => image_filter_mac_qcK_U59_n_17,
      S(0) => image_filter_mac_qcK_U59_n_18
    );
p_Val2_84_0_1_reg_1496_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_25_fu_989_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"111111111111111110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => src_kernel_win_0_va_21_fu_178(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_84_0_1_reg_1496_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => src_kernel_win_0_va_21_fu_1780,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => src_kernel_win_0_va_21_fu_1780,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_84_0_1_reg_14960,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_84_0_1_reg_1496_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_84_0_1_reg_1496_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_84_0_1_reg_1496_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_84_0_1_reg_1496_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_84_0_1_reg_1496_reg_n_108,
      PCOUT(46) => p_Val2_84_0_1_reg_1496_reg_n_109,
      PCOUT(45) => p_Val2_84_0_1_reg_1496_reg_n_110,
      PCOUT(44) => p_Val2_84_0_1_reg_1496_reg_n_111,
      PCOUT(43) => p_Val2_84_0_1_reg_1496_reg_n_112,
      PCOUT(42) => p_Val2_84_0_1_reg_1496_reg_n_113,
      PCOUT(41) => p_Val2_84_0_1_reg_1496_reg_n_114,
      PCOUT(40) => p_Val2_84_0_1_reg_1496_reg_n_115,
      PCOUT(39) => p_Val2_84_0_1_reg_1496_reg_n_116,
      PCOUT(38) => p_Val2_84_0_1_reg_1496_reg_n_117,
      PCOUT(37) => p_Val2_84_0_1_reg_1496_reg_n_118,
      PCOUT(36) => p_Val2_84_0_1_reg_1496_reg_n_119,
      PCOUT(35) => p_Val2_84_0_1_reg_1496_reg_n_120,
      PCOUT(34) => p_Val2_84_0_1_reg_1496_reg_n_121,
      PCOUT(33) => p_Val2_84_0_1_reg_1496_reg_n_122,
      PCOUT(32) => p_Val2_84_0_1_reg_1496_reg_n_123,
      PCOUT(31) => p_Val2_84_0_1_reg_1496_reg_n_124,
      PCOUT(30) => p_Val2_84_0_1_reg_1496_reg_n_125,
      PCOUT(29) => p_Val2_84_0_1_reg_1496_reg_n_126,
      PCOUT(28) => p_Val2_84_0_1_reg_1496_reg_n_127,
      PCOUT(27) => p_Val2_84_0_1_reg_1496_reg_n_128,
      PCOUT(26) => p_Val2_84_0_1_reg_1496_reg_n_129,
      PCOUT(25) => p_Val2_84_0_1_reg_1496_reg_n_130,
      PCOUT(24) => p_Val2_84_0_1_reg_1496_reg_n_131,
      PCOUT(23) => p_Val2_84_0_1_reg_1496_reg_n_132,
      PCOUT(22) => p_Val2_84_0_1_reg_1496_reg_n_133,
      PCOUT(21) => p_Val2_84_0_1_reg_1496_reg_n_134,
      PCOUT(20) => p_Val2_84_0_1_reg_1496_reg_n_135,
      PCOUT(19) => p_Val2_84_0_1_reg_1496_reg_n_136,
      PCOUT(18) => p_Val2_84_0_1_reg_1496_reg_n_137,
      PCOUT(17) => p_Val2_84_0_1_reg_1496_reg_n_138,
      PCOUT(16) => p_Val2_84_0_1_reg_1496_reg_n_139,
      PCOUT(15) => p_Val2_84_0_1_reg_1496_reg_n_140,
      PCOUT(14) => p_Val2_84_0_1_reg_1496_reg_n_141,
      PCOUT(13) => p_Val2_84_0_1_reg_1496_reg_n_142,
      PCOUT(12) => p_Val2_84_0_1_reg_1496_reg_n_143,
      PCOUT(11) => p_Val2_84_0_1_reg_1496_reg_n_144,
      PCOUT(10) => p_Val2_84_0_1_reg_1496_reg_n_145,
      PCOUT(9) => p_Val2_84_0_1_reg_1496_reg_n_146,
      PCOUT(8) => p_Val2_84_0_1_reg_1496_reg_n_147,
      PCOUT(7) => p_Val2_84_0_1_reg_1496_reg_n_148,
      PCOUT(6) => p_Val2_84_0_1_reg_1496_reg_n_149,
      PCOUT(5) => p_Val2_84_0_1_reg_1496_reg_n_150,
      PCOUT(4) => p_Val2_84_0_1_reg_1496_reg_n_151,
      PCOUT(3) => p_Val2_84_0_1_reg_1496_reg_n_152,
      PCOUT(2) => p_Val2_84_0_1_reg_1496_reg_n_153,
      PCOUT(1) => p_Val2_84_0_1_reg_1496_reg_n_154,
      PCOUT(0) => p_Val2_84_0_1_reg_1496_reg_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_84_0_1_reg_1496_reg_UNDERFLOW_UNCONNECTED
    );
\p_Val2_84_0_1_reg_1496_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
        port map (
      I0 => \p_Val2_84_0_1_reg_1496_reg_i_2__0_n_2\,
      I1 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I2 => ap_reg_pp0_iter1_or_cond_i_reg_1456,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I5 => k_buf_0_val_4_U_n_11,
      O => p_Val2_84_0_1_reg_14960
    );
\p_Val2_84_0_1_reg_1496_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp_s_reg_1382,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => img_2b_data_stream_0_empty_n,
      O => \p_Val2_84_0_1_reg_1496_reg_i_2__0_n_2\
    );
\p_Val2_s_reg_1531[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(0),
      O => \p_Val2_s_reg_1531[0]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(1),
      O => \p_Val2_s_reg_1531[1]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(2),
      O => \p_Val2_s_reg_1531[2]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(3),
      O => \p_Val2_s_reg_1531[3]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(4),
      O => \p_Val2_s_reg_1531[4]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(5),
      O => \p_Val2_s_reg_1531[5]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(6),
      O => \p_Val2_s_reg_1531[6]_i_1__0_n_2\
    );
\p_Val2_s_reg_1531[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond_i_reg_1456,
      I1 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I2 => img_4_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_2,
      I4 => k_buf_0_val_5_U_n_4,
      O => p_Val2_s_reg_15310
    );
\p_Val2_s_reg_1531[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \p_Val2_4_fu_1179_p2__1_carry__1_n_7\,
      I1 => \p_Val2_4_fu_1179_p2__1_carry__1_n_9\,
      I2 => \p_Val2_4_fu_1179_p2__1_carry__1_n_8\,
      I3 => isneg_fu_1185_p3,
      I4 => p_Val2_2_fu_1197_p2(7),
      O => \p_Val2_s_reg_1531[7]_i_2__0_n_2\
    );
\p_Val2_s_reg_1531_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[0]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(0),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[1]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(1),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[2]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(2),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[3]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(3),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[4]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(4),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[5]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(5),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[6]_i_1__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(6),
      S => '0'
    );
\p_Val2_s_reg_1531_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_s_reg_15310,
      D => \p_Val2_s_reg_1531[7]_i_2__0_n_2\,
      Q => \p_Val2_s_reg_1531_reg[7]_0\(7),
      S => '0'
    );
r_V_8_2_fu_1096_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_8_2_fu_1096_p2_carry_n_2,
      CO(2) => r_V_8_2_fu_1096_p2_carry_n_3,
      CO(1) => r_V_8_2_fu_1096_p2_carry_n_4,
      CO(0) => r_V_8_2_fu_1096_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 1) => \tmp_79_reg_1511_reg[7]_0\(4 downto 2),
      DI(0) => '1',
      O(3 downto 0) => tmp_79_fu_1101_p1(5 downto 2),
      S(3) => r_V_8_2_fu_1096_p2_carry_i_1_n_2,
      S(2) => r_V_8_2_fu_1096_p2_carry_i_2_n_2,
      S(1) => r_V_8_2_fu_1096_p2_carry_i_3_n_2,
      S(0) => \tmp_79_reg_1511_reg[7]_0\(2)
    );
\r_V_8_2_fu_1096_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_8_2_fu_1096_p2_carry_n_2,
      CO(3) => \NLW_r_V_8_2_fu_1096_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \r_V_8_2_fu_1096_p2_carry__0_n_3\,
      CO(1) => \r_V_8_2_fu_1096_p2_carry__0_n_4\,
      CO(0) => \r_V_8_2_fu_1096_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \tmp_79_reg_1511_reg[7]_0\(7 downto 5),
      O(3 downto 2) => \tmp_79_fu_1101_p1__0\(9 downto 8),
      O(1 downto 0) => tmp_79_fu_1101_p1(7 downto 6),
      S(3) => '1',
      S(2) => \r_V_8_2_fu_1096_p2_carry__0_i_1_n_2\,
      S(1) => \r_V_8_2_fu_1096_p2_carry__0_i_2_n_2\,
      S(0) => \r_V_8_2_fu_1096_p2_carry__0_i_3_n_2\
    );
\r_V_8_2_fu_1096_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(7),
      O => \r_V_8_2_fu_1096_p2_carry__0_i_1_n_2\
    );
\r_V_8_2_fu_1096_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(6),
      I1 => \tmp_79_reg_1511_reg[7]_0\(7),
      O => \r_V_8_2_fu_1096_p2_carry__0_i_2_n_2\
    );
\r_V_8_2_fu_1096_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(5),
      I1 => \tmp_79_reg_1511_reg[7]_0\(6),
      O => \r_V_8_2_fu_1096_p2_carry__0_i_3_n_2\
    );
r_V_8_2_fu_1096_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(4),
      I1 => \tmp_79_reg_1511_reg[7]_0\(5),
      O => r_V_8_2_fu_1096_p2_carry_i_1_n_2
    );
r_V_8_2_fu_1096_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(3),
      I1 => \tmp_79_reg_1511_reg[7]_0\(4),
      O => r_V_8_2_fu_1096_p2_carry_i_2_n_2
    );
r_V_8_2_fu_1096_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_79_reg_1511_reg[7]_0\(2),
      I1 => \tmp_79_reg_1511_reg[7]_0\(3),
      O => r_V_8_2_fu_1096_p2_carry_i_3_n_2
    );
\right_border_buf_0_14_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(0),
      Q => right_border_buf_0_14_fu_190(0),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(1),
      Q => right_border_buf_0_14_fu_190(1),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(2),
      Q => right_border_buf_0_14_fu_190(2),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(3),
      Q => right_border_buf_0_14_fu_190(3),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(4),
      Q => right_border_buf_0_14_fu_190(4),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(5),
      Q => right_border_buf_0_14_fu_190(5),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(6),
      Q => right_border_buf_0_14_fu_190(6),
      R => '0'
    );
\right_border_buf_0_14_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_s_fu_186(7),
      Q => right_border_buf_0_14_fu_190(7),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(0),
      Q => right_border_buf_0_15_fu_194(0),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(1),
      Q => right_border_buf_0_15_fu_194(1),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(2),
      Q => right_border_buf_0_15_fu_194(2),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(3),
      Q => right_border_buf_0_15_fu_194(3),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(4),
      Q => right_border_buf_0_15_fu_194(4),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(5),
      Q => right_border_buf_0_15_fu_194(5),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(6),
      Q => right_border_buf_0_15_fu_194(6),
      R => '0'
    );
\right_border_buf_0_15_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_18_fu_206(7),
      Q => right_border_buf_0_15_fu_194(7),
      R => '0'
    );
\right_border_buf_0_16_fu_198[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_10,
      I1 => \icmp_reg_1391_reg_n_2_[0]\,
      I2 => tmp_s_reg_1382,
      O => right_border_buf_0_14_fu_1900
    );
\right_border_buf_0_16_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(0),
      Q => right_border_buf_0_16_fu_198(0),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(1),
      Q => right_border_buf_0_16_fu_198(1),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(2),
      Q => right_border_buf_0_16_fu_198(2),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(3),
      Q => right_border_buf_0_16_fu_198(3),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(4),
      Q => right_border_buf_0_16_fu_198(4),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(5),
      Q => right_border_buf_0_16_fu_198(5),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(6),
      Q => right_border_buf_0_16_fu_198(6),
      R => '0'
    );
\right_border_buf_0_16_fu_198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_1_0_fu_880_p3(7),
      Q => right_border_buf_0_16_fu_198(7),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(0),
      Q => right_border_buf_0_17_fu_202(0),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(1),
      Q => right_border_buf_0_17_fu_202(1),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(2),
      Q => right_border_buf_0_17_fu_202(2),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(3),
      Q => right_border_buf_0_17_fu_202(3),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(4),
      Q => right_border_buf_0_17_fu_202(4),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(5),
      Q => right_border_buf_0_17_fu_202(5),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(6),
      Q => right_border_buf_0_17_fu_202(6),
      R => '0'
    );
\right_border_buf_0_17_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => right_border_buf_0_16_fu_198(7),
      Q => right_border_buf_0_17_fu_202(7),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(0),
      Q => right_border_buf_0_18_fu_206(0),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(1),
      Q => right_border_buf_0_18_fu_206(1),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(2),
      Q => right_border_buf_0_18_fu_206(2),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(3),
      Q => right_border_buf_0_18_fu_206(3),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(4),
      Q => right_border_buf_0_18_fu_206(4),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(5),
      Q => right_border_buf_0_18_fu_206(5),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(6),
      Q => right_border_buf_0_18_fu_206(6),
      R => '0'
    );
\right_border_buf_0_18_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_2_0_fu_899_p3(7),
      Q => right_border_buf_0_18_fu_206(7),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(0),
      Q => right_border_buf_0_s_fu_186(0),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(1),
      Q => right_border_buf_0_s_fu_186(1),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(2),
      Q => right_border_buf_0_s_fu_186(2),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(3),
      Q => right_border_buf_0_s_fu_186(3),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(4),
      Q => right_border_buf_0_s_fu_186(4),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(5),
      Q => right_border_buf_0_s_fu_186(5),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(6),
      Q => right_border_buf_0_s_fu_186(6),
      R => '0'
    );
\right_border_buf_0_s_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_14_fu_1900,
      D => col_buf_0_val_0_0_fu_861_p3(7),
      Q => right_border_buf_0_s_fu_186(7),
      R => '0'
    );
\row_assign_10_2_t_reg_1421[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \row_assign_10_2_t_reg_1421[1]_i_2_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      O => row_assign_10_2_t_fu_652_p2(1)
    );
\row_assign_10_2_t_reg_1421[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_reg_1391[0]_i_3__0_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[2]\,
      I2 => \t_V_reg_318_reg_n_2_[3]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[8]\,
      O => \row_assign_10_2_t_reg_1421[1]_i_2_n_2\
    );
\row_assign_10_2_t_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => row_assign_10_2_t_fu_652_p2(1),
      Q => row_assign_10_2_t_reg_1421(1),
      R => '0'
    );
\row_assign_s_reg_1411[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAFEAFFFFFFFF"
    )
        port map (
      I0 => \row_assign_s_reg_1411[1]_i_2__0_n_2\,
      I1 => tmp_s_fu_380_p2,
      I2 => \t_V_reg_318_reg_n_2_[0]\,
      I3 => \t_V_reg_318_reg_n_2_[1]\,
      I4 => \tmp_3_reg_1404[0]_i_3__0_n_2\,
      I5 => \tmp_3_reg_1404[0]_i_2__0_n_2\,
      O => row_assign_s_fu_576_p2(1)
    );
\row_assign_s_reg_1411[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[9]\,
      I2 => \t_V_reg_318_reg_n_2_[4]\,
      I3 => \t_V_reg_318_reg_n_2_[6]\,
      I4 => \tmp_502_1_reg_1400[0]_i_2__0_n_2\,
      O => \row_assign_s_reg_1411[1]_i_2__0_n_2\
    );
\row_assign_s_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => \t_V_reg_318_reg_n_2_[0]\,
      Q => row_assign_s_reg_1411(0),
      R => '0'
    );
\row_assign_s_reg_1411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => row_assign_s_fu_576_p2(1),
      Q => row_assign_s_reg_1411(1),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => img_2b_data_stream_0_empty_n,
      I2 => \icmp_reg_1391_reg_n_2_[0]\,
      I3 => tmp_s_reg_1382,
      I4 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I5 => image_filter_mac_qcK_U59_n_4,
      O => src_kernel_win_0_va_21_fu_1780
    );
\src_kernel_win_0_va_21_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(0),
      Q => src_kernel_win_0_va_21_fu_178(0),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(1),
      Q => src_kernel_win_0_va_21_fu_178(1),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(2),
      Q => src_kernel_win_0_va_21_fu_178(2),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(3),
      Q => src_kernel_win_0_va_21_fu_178(3),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(4),
      Q => src_kernel_win_0_va_21_fu_178(4),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(5),
      Q => src_kernel_win_0_va_21_fu_178(5),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(6),
      Q => src_kernel_win_0_va_21_fu_178(6),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_21_fu_1780,
      D => src_kernel_win_0_va_25_fu_989_p3(7),
      Q => src_kernel_win_0_va_21_fu_178(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => row_assign_s_reg_1411(1),
      I1 => tmp_3_reg_1404,
      I2 => row_assign_s_reg_1411(0),
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_5__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => row_assign_s_reg_1411(0),
      I1 => row_assign_s_reg_1411(1),
      I2 => tmp_3_reg_1404,
      O => \src_kernel_win_0_va_23_reg_1478[7]_i_6__0_n_2\
    );
\src_kernel_win_0_va_23_reg_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(0),
      Q => src_kernel_win_0_va_23_reg_1478(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(1),
      Q => src_kernel_win_0_va_23_reg_1478(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(2),
      Q => src_kernel_win_0_va_23_reg_1478(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(3),
      Q => src_kernel_win_0_va_23_reg_1478(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(4),
      Q => src_kernel_win_0_va_23_reg_1478(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(5),
      Q => src_kernel_win_0_va_23_reg_1478(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(6),
      Q => src_kernel_win_0_va_23_reg_1478(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_1478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_23_reg_14780,
      D => C(7),
      Q => src_kernel_win_0_va_23_reg_1478(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(0),
      Q => \^i452\(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(1),
      Q => \^i452\(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(2),
      Q => \^i452\(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(3),
      Q => \^i452\(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(4),
      Q => \^i452\(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(5),
      Q => \^i452\(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(6),
      Q => \^i452\(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^src_kernel_win_0_va_18_fu_1660\,
      D => src_kernel_win_0_va_23_reg_1478(7),
      Q => \^i452\(7),
      R => '0'
    );
\t_V_2_reg_329[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3131313333333333"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[2]_i_2__2_n_2\,
      I2 => \t_V_2_reg_329[10]_i_4__0_n_2\,
      I3 => \p_Val2_84_0_1_reg_1496_reg_i_2__0_n_2\,
      I4 => \t_V_2_reg_329[10]_i_5__0_n_2\,
      I5 => \exitcond388_i_reg_1426[0]_i_3__0_n_2\,
      O => t_V_2_reg_329
    );
\t_V_2_reg_329[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => k_buf_0_val_4_U_n_11,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_0_val_5_U_n_4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \exitcond388_i_reg_1426[0]_i_3__0_n_2\,
      O => t_V_2_reg_3290
    );
\t_V_2_reg_329[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(9),
      I1 => t_V_2_reg_329_reg(7),
      I2 => \t_V_2_reg_329[10]_i_6__0_n_2\,
      I3 => t_V_2_reg_329_reg(6),
      I4 => t_V_2_reg_329_reg(8),
      I5 => t_V_2_reg_329_reg(10),
      O => j_V_fu_668_p2(10)
    );
\t_V_2_reg_329[10]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_2,
      I1 => img_4_data_stream_0_full_n,
      I2 => \^ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \t_V_2_reg_329[10]_i_4__0_n_2\
    );
\t_V_2_reg_329[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_i_i_reg_1435,
      I1 => \ap_reg_pp0_iter1_exitcond388_i_reg_1426_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \t_V_2_reg_329[10]_i_5__0_n_2\
    );
\t_V_2_reg_329[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_2_reg_329_reg(4),
      I1 => t_V_2_reg_329_reg(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => t_V_2_reg_329_reg(1),
      I4 => t_V_2_reg_329_reg(3),
      I5 => t_V_2_reg_329_reg(5),
      O => \t_V_2_reg_329[10]_i_6__0_n_2\
    );
\t_V_2_reg_329[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => t_V_2_reg_329_reg(1),
      O => j_V_fu_668_p2(1)
    );
\t_V_2_reg_329[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_2_reg_329_reg(1),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => t_V_2_reg_329_reg(2),
      O => j_V_fu_668_p2(2)
    );
\t_V_2_reg_329[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_2_reg_329_reg(2),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => t_V_2_reg_329_reg(1),
      I3 => t_V_2_reg_329_reg(3),
      O => j_V_fu_668_p2(3)
    );
\t_V_2_reg_329[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(3),
      I1 => t_V_2_reg_329_reg(1),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => t_V_2_reg_329_reg(2),
      I4 => t_V_2_reg_329_reg(4),
      O => j_V_fu_668_p2(4)
    );
\t_V_2_reg_329[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(4),
      I1 => t_V_2_reg_329_reg(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => t_V_2_reg_329_reg(1),
      I4 => t_V_2_reg_329_reg(3),
      I5 => t_V_2_reg_329_reg(5),
      O => j_V_fu_668_p2(5)
    );
\t_V_2_reg_329[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(5),
      I1 => t_V_2_reg_329_reg(3),
      I2 => \t_V_2_reg_329[6]_i_2__0_n_2\,
      I3 => t_V_2_reg_329_reg(2),
      I4 => t_V_2_reg_329_reg(4),
      I5 => t_V_2_reg_329_reg(6),
      O => j_V_fu_668_p2(6)
    );
\t_V_2_reg_329[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => t_V_2_reg_329_reg(1),
      O => \t_V_2_reg_329[6]_i_2__0_n_2\
    );
\t_V_2_reg_329[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => t_V_2_reg_329_reg(6),
      I1 => \t_V_2_reg_329[10]_i_6__0_n_2\,
      I2 => t_V_2_reg_329_reg(7),
      O => j_V_fu_668_p2(7)
    );
\t_V_2_reg_329[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => t_V_2_reg_329_reg(7),
      I1 => \t_V_2_reg_329[10]_i_6__0_n_2\,
      I2 => t_V_2_reg_329_reg(6),
      I3 => t_V_2_reg_329_reg(8),
      O => j_V_fu_668_p2(8)
    );
\t_V_2_reg_329[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => t_V_2_reg_329_reg(8),
      I1 => t_V_2_reg_329_reg(6),
      I2 => \t_V_2_reg_329[10]_i_6__0_n_2\,
      I3 => t_V_2_reg_329_reg(7),
      I4 => t_V_2_reg_329_reg(9),
      O => j_V_fu_668_p2(9)
    );
\t_V_2_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => \tmp_73_reg_1444[0]_i_1__0_n_2\,
      Q => \t_V_2_reg_329_reg__0__0\(0),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(10),
      Q => t_V_2_reg_329_reg(10),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(1),
      Q => t_V_2_reg_329_reg(1),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(2),
      Q => t_V_2_reg_329_reg(2),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(3),
      Q => t_V_2_reg_329_reg(3),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(4),
      Q => t_V_2_reg_329_reg(4),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(5),
      Q => t_V_2_reg_329_reg(5),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(6),
      Q => t_V_2_reg_329_reg(6),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(7),
      Q => t_V_2_reg_329_reg(7),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(8),
      Q => t_V_2_reg_329_reg(8),
      R => t_V_2_reg_329
    );
\t_V_2_reg_329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3290,
      D => j_V_fu_668_p2(9),
      Q => t_V_2_reg_329_reg(9),
      R => t_V_2_reg_329
    );
\t_V_reg_318[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_reg_grp_Filter2D_fu_52_ap_start,
      O => t_V_reg_318
    );
\t_V_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(0),
      Q => \t_V_reg_318_reg_n_2_[0]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(1),
      Q => \t_V_reg_318_reg_n_2_[1]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(2),
      Q => \t_V_reg_318_reg_n_2_[2]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(3),
      Q => \t_V_reg_318_reg_n_2_[3]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(4),
      Q => \t_V_reg_318_reg_n_2_[4]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(5),
      Q => \t_V_reg_318_reg_n_2_[5]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(6),
      Q => \t_V_reg_318_reg_n_2_[6]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(7),
      Q => \t_V_reg_318_reg_n_2_[7]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(8),
      Q => \t_V_reg_318_reg_n_2_[8]\,
      R => t_V_reg_318
    );
\t_V_reg_318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_1377(9),
      Q => \t_V_reg_318_reg_n_2_[9]\,
      R => t_V_reg_318
    );
\tmp4_reg_1516[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(3),
      I1 => tmp_79_fu_1101_p1(3),
      O => \tmp4_reg_1516[0]_i_2_n_2\
    );
\tmp4_reg_1516[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(2),
      I1 => tmp_79_fu_1101_p1(2),
      O => \tmp4_reg_1516[0]_i_3_n_2\
    );
\tmp4_reg_1516[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(1),
      I1 => \tmp_79_reg_1511_reg[7]_0\(1),
      O => \tmp4_reg_1516[0]_i_4_n_2\
    );
\tmp4_reg_1516[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(0),
      I1 => \tmp_79_reg_1511_reg[7]_0\(0),
      O => \tmp4_reg_1516[0]_i_5_n_2\
    );
\tmp4_reg_1516[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp4_reg_1516_reg[10]_i_2__0_n_8\,
      I1 => tmp_80_fu_1114_p1(9),
      O => \tmp4_reg_1516[10]_i_3_n_2\
    );
\tmp4_reg_1516[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(7),
      I1 => tmp_79_fu_1101_p1(7),
      O => \tmp4_reg_1516[10]_i_6_n_2\
    );
\tmp4_reg_1516[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(6),
      I1 => tmp_79_fu_1101_p1(6),
      O => \tmp4_reg_1516[10]_i_7_n_2\
    );
\tmp4_reg_1516[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(5),
      I1 => tmp_79_fu_1101_p1(5),
      O => \tmp4_reg_1516[10]_i_8_n_2\
    );
\tmp4_reg_1516[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_1478(4),
      I1 => tmp_79_fu_1101_p1(4),
      O => \tmp4_reg_1516[10]_i_9_n_2\
    );
\tmp4_reg_1516[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(1),
      I1 => \tmp4_reg_1516_reg[0]_i_1_n_8\,
      O => tmp4_fu_1131_p2(1)
    );
\tmp4_reg_1516[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(4),
      I1 => \tmp4_reg_1516_reg[10]_i_4_n_9\,
      O => \tmp4_reg_1516[4]_i_2_n_2\
    );
\tmp4_reg_1516[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(3),
      I1 => \tmp4_reg_1516_reg[0]_i_1_n_6\,
      O => \tmp4_reg_1516[4]_i_3_n_2\
    );
\tmp4_reg_1516[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(2),
      I1 => \tmp4_reg_1516_reg[0]_i_1_n_7\,
      O => \tmp4_reg_1516[4]_i_4_n_2\
    );
\tmp4_reg_1516[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(1),
      I1 => \tmp4_reg_1516_reg[0]_i_1_n_8\,
      O => \tmp4_reg_1516[4]_i_5_n_2\
    );
\tmp4_reg_1516[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(8),
      I1 => \tmp4_reg_1516_reg[10]_i_2__0_n_9\,
      O => \tmp4_reg_1516[8]_i_2_n_2\
    );
\tmp4_reg_1516[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(7),
      I1 => \tmp4_reg_1516_reg[10]_i_4_n_6\,
      O => \tmp4_reg_1516[8]_i_3_n_2\
    );
\tmp4_reg_1516[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(6),
      I1 => \tmp4_reg_1516_reg[10]_i_4_n_7\,
      O => \tmp4_reg_1516[8]_i_4_n_2\
    );
\tmp4_reg_1516[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(5),
      I1 => \tmp4_reg_1516_reg[10]_i_4_n_8\,
      O => \tmp4_reg_1516[8]_i_5_n_2\
    );
\tmp4_reg_1516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp4_reg_1516_reg[0]_i_1_n_9\,
      Q => tmp4_reg_1516(0),
      R => '0'
    );
\tmp4_reg_1516_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1516_reg[0]_i_1_n_2\,
      CO(2) => \tmp4_reg_1516_reg[0]_i_1_n_3\,
      CO(1) => \tmp4_reg_1516_reg[0]_i_1_n_4\,
      CO(0) => \tmp4_reg_1516_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_23_reg_1478(3 downto 0),
      O(3) => \tmp4_reg_1516_reg[0]_i_1_n_6\,
      O(2) => \tmp4_reg_1516_reg[0]_i_1_n_7\,
      O(1) => \tmp4_reg_1516_reg[0]_i_1_n_8\,
      O(0) => \tmp4_reg_1516_reg[0]_i_1_n_9\,
      S(3) => \tmp4_reg_1516[0]_i_2_n_2\,
      S(2) => \tmp4_reg_1516[0]_i_3_n_2\,
      S(1) => \tmp4_reg_1516[0]_i_4_n_2\,
      S(0) => \tmp4_reg_1516[0]_i_5_n_2\
    );
\tmp4_reg_1516_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(10),
      Q => tmp4_reg_1516(10),
      R => '0'
    );
\tmp4_reg_1516_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[8]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp4_reg_1516_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp4_reg_1516_reg[10]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp4_reg_1516_reg[10]_i_2__0_n_8\,
      O(3 downto 2) => \NLW_tmp4_reg_1516_reg[10]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp4_fu_1131_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \tmp4_reg_1516_reg[10]_i_2__0_n_8\,
      S(0) => \tmp4_reg_1516[10]_i_3_n_2\
    );
\tmp4_reg_1516_reg[10]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[10]_i_4_n_2\,
      CO(3 downto 1) => \NLW_tmp4_reg_1516_reg[10]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp4_reg_1516_reg[10]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp4_reg_1516_reg[10]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp4_reg_1516_reg[10]_i_2__0_n_8\,
      O(0) => \tmp4_reg_1516_reg[10]_i_2__0_n_9\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \tmp_79_fu_1101_p1__0\(9 downto 8)
    );
\tmp4_reg_1516_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[0]_i_1_n_2\,
      CO(3) => \tmp4_reg_1516_reg[10]_i_4_n_2\,
      CO(2) => \tmp4_reg_1516_reg[10]_i_4_n_3\,
      CO(1) => \tmp4_reg_1516_reg[10]_i_4_n_4\,
      CO(0) => \tmp4_reg_1516_reg[10]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_23_reg_1478(7 downto 4),
      O(3) => \tmp4_reg_1516_reg[10]_i_4_n_6\,
      O(2) => \tmp4_reg_1516_reg[10]_i_4_n_7\,
      O(1) => \tmp4_reg_1516_reg[10]_i_4_n_8\,
      O(0) => \tmp4_reg_1516_reg[10]_i_4_n_9\,
      S(3) => \tmp4_reg_1516[10]_i_6_n_2\,
      S(2) => \tmp4_reg_1516[10]_i_7_n_2\,
      S(1) => \tmp4_reg_1516[10]_i_8_n_2\,
      S(0) => \tmp4_reg_1516[10]_i_9_n_2\
    );
\tmp4_reg_1516_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_fu_1143_p2_carry__0_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp4_reg_1516_reg[10]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_80_fu_1114_p1(9),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp4_reg_1516_reg[10]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp4_reg_1516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(1),
      Q => tmp4_reg_1516(1),
      R => '0'
    );
\tmp4_reg_1516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(2),
      Q => tmp4_reg_1516(2),
      R => '0'
    );
\tmp4_reg_1516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(3),
      Q => tmp4_reg_1516(3),
      R => '0'
    );
\tmp4_reg_1516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(4),
      Q => tmp4_reg_1516(4),
      R => '0'
    );
\tmp4_reg_1516_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1516_reg[4]_i_1_n_2\,
      CO(2) => \tmp4_reg_1516_reg[4]_i_1_n_3\,
      CO(1) => \tmp4_reg_1516_reg[4]_i_1_n_4\,
      CO(0) => \tmp4_reg_1516_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_80_fu_1114_p1(4 downto 1),
      O(3 downto 1) => tmp4_fu_1131_p2(4 downto 2),
      O(0) => \NLW_tmp4_reg_1516_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp4_reg_1516[4]_i_2_n_2\,
      S(2) => \tmp4_reg_1516[4]_i_3_n_2\,
      S(1) => \tmp4_reg_1516[4]_i_4_n_2\,
      S(0) => \tmp4_reg_1516[4]_i_5_n_2\
    );
\tmp4_reg_1516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(5),
      Q => tmp4_reg_1516(5),
      R => '0'
    );
\tmp4_reg_1516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(6),
      Q => tmp4_reg_1516(6),
      R => '0'
    );
\tmp4_reg_1516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(7),
      Q => tmp4_reg_1516(7),
      R => '0'
    );
\tmp4_reg_1516_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(8),
      Q => tmp4_reg_1516(8),
      R => '0'
    );
\tmp4_reg_1516_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1516_reg[4]_i_1_n_2\,
      CO(3) => \tmp4_reg_1516_reg[8]_i_1_n_2\,
      CO(2) => \tmp4_reg_1516_reg[8]_i_1_n_3\,
      CO(1) => \tmp4_reg_1516_reg[8]_i_1_n_4\,
      CO(0) => \tmp4_reg_1516_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_80_fu_1114_p1(8 downto 5),
      O(3 downto 0) => tmp4_fu_1131_p2(8 downto 5),
      S(3) => \tmp4_reg_1516[8]_i_2_n_2\,
      S(2) => \tmp4_reg_1516[8]_i_3_n_2\,
      S(1) => \tmp4_reg_1516[8]_i_4_n_2\,
      S(0) => \tmp4_reg_1516[8]_i_5_n_2\
    );
\tmp4_reg_1516_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp4_fu_1131_p2(9),
      Q => tmp4_reg_1516(9),
      R => '0'
    );
tmp8_fu_1143_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp8_fu_1143_p2_carry_n_2,
      CO(2) => tmp8_fu_1143_p2_carry_n_3,
      CO(1) => tmp8_fu_1143_p2_carry_n_4,
      CO(0) => tmp8_fu_1143_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => tmp_80_fu_1114_p1(4 downto 1),
      O(3 downto 1) => tmp8_fu_1143_p2(4 downto 2),
      O(0) => NLW_tmp8_fu_1143_p2_carry_O_UNCONNECTED(0),
      S(3) => tmp8_fu_1143_p2_carry_i_2_n_2,
      S(2) => tmp8_fu_1143_p2_carry_i_3_n_2,
      S(1) => tmp8_fu_1143_p2_carry_i_4_n_2,
      S(0) => tmp8_fu_1143_p2_carry_i_5_n_2
    );
\tmp8_fu_1143_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp8_fu_1143_p2_carry_n_2,
      CO(3 downto 2) => \NLW_tmp8_fu_1143_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp8_fu_1143_p2_carry__0_n_4\,
      CO(0) => \tmp8_fu_1143_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_80_fu_1114_p1(6 downto 5),
      O(3) => \NLW_tmp8_fu_1143_p2_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp8_fu_1143_p2(7 downto 5),
      S(3) => '0',
      S(2) => \tmp8_fu_1143_p2_carry__0_i_2_n_2\,
      S(1) => \tmp8_fu_1143_p2_carry__0_i_3_n_2\,
      S(0) => \tmp8_fu_1143_p2_carry__0_i_4_n_2\
    );
\tmp8_fu_1143_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp8_fu_1143_p2_carry_i_1_n_2,
      CO(3) => \tmp8_fu_1143_p2_carry__0_i_1_n_2\,
      CO(2) => \tmp8_fu_1143_p2_carry__0_i_1_n_3\,
      CO(1) => \tmp8_fu_1143_p2_carry__0_i_1_n_4\,
      CO(0) => \tmp8_fu_1143_p2_carry__0_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_80_fu_1114_p1(8 downto 5),
      S(3 downto 0) => \^i452\(7 downto 4)
    );
\tmp8_fu_1143_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(7),
      I1 => src_kernel_win_0_va_23_reg_1478(7),
      O => \tmp8_fu_1143_p2_carry__0_i_2_n_2\
    );
\tmp8_fu_1143_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(6),
      I1 => src_kernel_win_0_va_23_reg_1478(6),
      O => \tmp8_fu_1143_p2_carry__0_i_3_n_2\
    );
\tmp8_fu_1143_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(5),
      I1 => src_kernel_win_0_va_23_reg_1478(5),
      O => \tmp8_fu_1143_p2_carry__0_i_4_n_2\
    );
tmp8_fu_1143_p2_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp8_fu_1143_p2_carry_i_1_n_2,
      CO(2) => tmp8_fu_1143_p2_carry_i_1_n_3,
      CO(1) => tmp8_fu_1143_p2_carry_i_1_n_4,
      CO(0) => tmp8_fu_1143_p2_carry_i_1_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^i452\(2 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp_80_fu_1114_p1(4 downto 1),
      S(3 downto 0) => \^i452\(3 downto 0)
    );
tmp8_fu_1143_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(4),
      I1 => src_kernel_win_0_va_23_reg_1478(4),
      O => tmp8_fu_1143_p2_carry_i_2_n_2
    );
tmp8_fu_1143_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(3),
      I1 => src_kernel_win_0_va_23_reg_1478(3),
      O => tmp8_fu_1143_p2_carry_i_3_n_2
    );
tmp8_fu_1143_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(2),
      I1 => src_kernel_win_0_va_23_reg_1478(2),
      O => tmp8_fu_1143_p2_carry_i_4_n_2
    );
tmp8_fu_1143_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(1),
      I1 => src_kernel_win_0_va_23_reg_1478(1),
      O => tmp8_fu_1143_p2_carry_i_5_n_2
    );
\tmp8_reg_1526[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_80_fu_1114_p1(1),
      I1 => src_kernel_win_0_va_23_reg_1478(1),
      O => tmp8_fu_1143_p2(1)
    );
\tmp8_reg_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => src_kernel_win_0_va_23_reg_1478(0),
      Q => tmp8_reg_1526(0),
      R => '0'
    );
\tmp8_reg_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(1),
      Q => tmp8_reg_1526(1),
      R => '0'
    );
\tmp8_reg_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(2),
      Q => tmp8_reg_1526(2),
      R => '0'
    );
\tmp8_reg_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(3),
      Q => tmp8_reg_1526(3),
      R => '0'
    );
\tmp8_reg_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(4),
      Q => tmp8_reg_1526(4),
      R => '0'
    );
\tmp8_reg_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(5),
      Q => tmp8_reg_1526(5),
      R => '0'
    );
\tmp8_reg_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(6),
      Q => tmp8_reg_1526(6),
      R => '0'
    );
\tmp8_reg_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp8_fu_1143_p2(7),
      Q => tmp8_reg_1526(7),
      R => '0'
    );
tmp_17_fu_714_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_17_fu_714_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_17_fu_714_p2,
      CO(0) => tmp_17_fu_714_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_17_fu_714_p2_carry_i_1__0_n_2\,
      DI(0) => \tmp_17_fu_714_p2_carry_i_2__0_n_2\,
      O(3 downto 0) => NLW_tmp_17_fu_714_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_17_fu_714_p2_carry_i_3__0_n_2\,
      S(0) => \tmp_17_fu_714_p2_carry_i_4__0_n_2\
    );
\tmp_17_fu_714_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => t_V_2_reg_329_reg(8),
      I1 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I2 => t_V_2_reg_329_reg(10),
      O => \tmp_17_fu_714_p2_carry_i_1__0_n_2\
    );
\tmp_17_fu_714_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555556"
    )
        port map (
      I0 => t_V_2_reg_329_reg(8),
      I1 => t_V_2_reg_329_reg(6),
      I2 => t_V_2_reg_329_reg(5),
      I3 => t_V_2_reg_329_reg(7),
      I4 => \x_reg_1439[7]_i_3__0_n_2\,
      I5 => t_V_2_reg_329_reg(9),
      O => \tmp_17_fu_714_p2_carry_i_2__0_n_2\
    );
\tmp_17_fu_714_p2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I1 => t_V_2_reg_329_reg(10),
      I2 => t_V_2_reg_329_reg(8),
      O => \tmp_17_fu_714_p2_carry_i_3__0_n_2\
    );
\tmp_17_fu_714_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFE0000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(6),
      I1 => t_V_2_reg_329_reg(5),
      I2 => t_V_2_reg_329_reg(7),
      I3 => \x_reg_1439[7]_i_3__0_n_2\,
      I4 => t_V_2_reg_329_reg(8),
      I5 => t_V_2_reg_329_reg(9),
      O => \tmp_17_fu_714_p2_carry_i_4__0_n_2\
    );
tmp_19_fu_752_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_19_fu_752_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_19_fu_752_p2,
      CO(0) => tmp_19_fu_752_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_19_fu_752_p2_carry_i_1__0_n_2\,
      DI(0) => \tmp_19_fu_752_p2_carry_i_2__0_n_2\,
      O(3 downto 0) => NLW_tmp_19_fu_752_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_19_fu_752_p2_carry_i_3__0_n_2\,
      S(0) => \tmp_19_fu_752_p2_carry_i_4__0_n_2\
    );
\tmp_19_fu_752_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => t_V_2_reg_329_reg(8),
      I1 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I2 => t_V_2_reg_329_reg(10),
      O => \tmp_19_fu_752_p2_carry_i_1__0_n_2\
    );
\tmp_19_fu_752_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0030FF75"
    )
        port map (
      I0 => t_V_2_reg_329_reg(10),
      I1 => t_V_2_reg_329_reg(9),
      I2 => \x_reg_1439[10]_i_2_n_2\,
      I3 => t_V_2_reg_329_reg(8),
      I4 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      O => \tmp_19_fu_752_p2_carry_i_2__0_n_2\
    );
\tmp_19_fu_752_p2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I1 => t_V_2_reg_329_reg(10),
      I2 => t_V_2_reg_329_reg(8),
      O => \tmp_19_fu_752_p2_carry_i_3__0_n_2\
    );
\tmp_19_fu_752_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFE0000"
    )
        port map (
      I0 => t_V_2_reg_329_reg(6),
      I1 => t_V_2_reg_329_reg(5),
      I2 => t_V_2_reg_329_reg(7),
      I3 => \x_reg_1439[7]_i_3__0_n_2\,
      I4 => t_V_2_reg_329_reg(8),
      I5 => t_V_2_reg_329_reg(9),
      O => \tmp_19_fu_752_p2_carry_i_4__0_n_2\
    );
\tmp_2_reg_1396[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \row_assign_10_2_t_reg_1421[1]_i_2_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \t_V_reg_318_reg_n_2_[0]\,
      I4 => \tmp_2_reg_1396_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2__2_n_2\,
      O => \tmp_2_reg_1396[0]_i_1__0_n_2\
    );
\tmp_2_reg_1396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_reg_1396[0]_i_1__0_n_2\,
      Q => \tmp_2_reg_1396_reg_n_2_[0]\,
      R => '0'
    );
\tmp_3_reg_1404[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDDDDDDDDD"
    )
        port map (
      I0 => \tmp_3_reg_1404[0]_i_2__0_n_2\,
      I1 => \tmp_3_reg_1404[0]_i_3__0_n_2\,
      I2 => \t_V_reg_318_reg_n_2_[3]\,
      I3 => \t_V_reg_318_reg_n_2_[2]\,
      I4 => \t_V_reg_318_reg_n_2_[0]\,
      I5 => \tmp_3_reg_1404[0]_i_4__0_n_2\,
      O => tmp_3_fu_420_p2
    );
\tmp_3_reg_1404[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[9]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[7]\,
      I3 => \t_V_reg_318_reg_n_2_[4]\,
      I4 => \t_V_reg_318_reg_n_2_[1]\,
      O => \tmp_3_reg_1404[0]_i_2__0_n_2\
    );
\tmp_3_reg_1404[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[5]\,
      I3 => \t_V_reg_318_reg_n_2_[9]\,
      I4 => \t_V_reg_318_reg_n_2_[8]\,
      O => \tmp_3_reg_1404[0]_i_3__0_n_2\
    );
\tmp_3_reg_1404[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[4]\,
      I1 => \t_V_reg_318_reg_n_2_[9]\,
      I2 => \t_V_reg_318_reg_n_2_[6]\,
      I3 => \t_V_reg_318_reg_n_2_[7]\,
      O => \tmp_3_reg_1404[0]_i_4__0_n_2\
    );
\tmp_3_reg_1404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => tmp_3_fu_420_p2,
      Q => tmp_3_reg_1404,
      R => '0'
    );
\tmp_458_not_reg_1386[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0C0C0C0C0C0C0"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[4]\,
      I1 => \t_V_reg_318_reg_n_2_[8]\,
      I2 => \t_V_reg_318_reg_n_2_[9]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[6]\,
      I5 => \t_V_reg_318_reg_n_2_[7]\,
      O => tmp_458_not_fu_386_p2
    );
\tmp_458_not_reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => tmp_458_not_fu_386_p2,
      Q => tmp_458_not_reg_1386,
      R => '0'
    );
\tmp_502_1_reg_1400[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000100010"
    )
        port map (
      I0 => \tmp_502_1_reg_1400[0]_i_2__0_n_2\,
      I1 => \t_V_reg_318_reg_n_2_[1]\,
      I2 => ap_CS_fsm_state2,
      I3 => \icmp_reg_1391[0]_i_3__0_n_2\,
      I4 => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      I5 => \ap_CS_fsm[2]_i_2__2_n_2\,
      O => \tmp_502_1_reg_1400[0]_i_1__0_n_2\
    );
\tmp_502_1_reg_1400[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[2]\,
      I1 => \t_V_reg_318_reg_n_2_[3]\,
      I2 => \t_V_reg_318_reg_n_2_[5]\,
      I3 => \t_V_reg_318_reg_n_2_[8]\,
      I4 => \t_V_reg_318_reg_n_2_[0]\,
      O => \tmp_502_1_reg_1400[0]_i_2__0_n_2\
    );
\tmp_502_1_reg_1400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_502_1_reg_1400[0]_i_1__0_n_2\,
      Q => \tmp_502_1_reg_1400_reg_n_2_[0]\,
      R => '0'
    );
\tmp_73_reg_1444[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      O => \tmp_73_reg_1444[0]_i_1__0_n_2\
    );
\tmp_73_reg_1444[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E01FE010"
    )
        port map (
      I0 => tmp_17_fu_714_p2,
      I1 => tmp_19_fu_752_p2,
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => t_V_2_reg_329_reg(1),
      I4 => \tmp_73_reg_1444[1]_i_2_n_2\,
      O => tmp_73_fu_802_p1(1)
    );
\tmp_73_reg_1444[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(2),
      I1 => t_V_2_reg_329_reg(8),
      I2 => t_V_2_reg_329_reg(10),
      I3 => t_V_2_reg_329_reg(3),
      I4 => \x_reg_1439[4]_i_2__0_n_2\,
      I5 => t_V_2_reg_329_reg(4),
      O => \tmp_73_reg_1444[1]_i_2_n_2\
    );
\tmp_73_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => \tmp_73_reg_1444[0]_i_1__0_n_2\,
      Q => tmp_73_reg_1444(0),
      R => '0'
    );
\tmp_73_reg_1444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(1),
      Q => tmp_73_reg_1444(1),
      R => '0'
    );
\tmp_79_reg_1511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp_79_reg_1511_reg[7]_0\(0),
      Q => tmp_79_reg_1511(0),
      R => '0'
    );
\tmp_79_reg_1511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => \tmp_79_reg_1511_reg[7]_0\(1),
      Q => tmp_79_reg_1511(1),
      R => '0'
    );
\tmp_79_reg_1511_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(2),
      Q => tmp_79_reg_1511(2),
      R => '0'
    );
\tmp_79_reg_1511_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(3),
      Q => tmp_79_reg_1511(3),
      R => '0'
    );
\tmp_79_reg_1511_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(4),
      Q => tmp_79_reg_1511(4),
      R => '0'
    );
\tmp_79_reg_1511_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(5),
      Q => tmp_79_reg_1511(5),
      R => '0'
    );
\tmp_79_reg_1511_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(6),
      Q => tmp_79_reg_1511(6),
      R => '0'
    );
\tmp_79_reg_1511_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_84_1_1_reg_15010,
      D => tmp_79_fu_1101_p1(7),
      Q => tmp_79_reg_1511(7),
      R => '0'
    );
\tmp_s_reg_1382[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070FFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_318_reg_n_2_[7]\,
      I1 => \t_V_reg_318_reg_n_2_[6]\,
      I2 => \t_V_reg_318_reg_n_2_[8]\,
      I3 => \t_V_reg_318_reg_n_2_[5]\,
      I4 => \t_V_reg_318_reg_n_2_[4]\,
      I5 => \t_V_reg_318_reg_n_2_[9]\,
      O => tmp_s_fu_380_p2
    );
\tmp_s_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_1391[0]_i_1__0_n_2\,
      D => tmp_s_fu_380_p2,
      Q => tmp_s_reg_1382,
      R => '0'
    );
\x_reg_1439[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC3CC8C8C83C"
    )
        port map (
      I0 => \x_reg_1439[10]_i_2_n_2\,
      I1 => t_V_2_reg_329_reg(10),
      I2 => t_V_2_reg_329_reg(9),
      I3 => tmp_17_fu_714_p2,
      I4 => tmp_19_fu_752_p2,
      I5 => t_V_2_reg_329_reg(8),
      O => tmp_73_fu_802_p1(10)
    );
\x_reg_1439[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \x_reg_1439[7]_i_3__0_n_2\,
      I1 => t_V_2_reg_329_reg(7),
      I2 => t_V_2_reg_329_reg(5),
      I3 => t_V_2_reg_329_reg(6),
      O => \x_reg_1439[10]_i_2_n_2\
    );
\x_reg_1439[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \or_cond_i_reg_1456[0]_i_2__0_n_2\,
      I1 => \x_reg_1439[4]_i_3__0_n_2\,
      I2 => \x_reg_1439[9]_i_2_n_2\,
      I3 => t_V_2_reg_329_reg(2),
      I4 => \t_V_2_reg_329_reg__0__0\(0),
      I5 => t_V_2_reg_329_reg(1),
      O => tmp_73_fu_802_p1(2)
    );
\x_reg_1439[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00FF00F00EF"
    )
        port map (
      I0 => \x_reg_1439[3]_i_2__0_n_2\,
      I1 => \x_reg_1439[4]_i_3__0_n_2\,
      I2 => \x_reg_1439[9]_i_2_n_2\,
      I3 => t_V_2_reg_329_reg(3),
      I4 => t_V_2_reg_329_reg(1),
      I5 => \x_reg_1439[3]_i_3__0_n_2\,
      O => tmp_73_fu_802_p1(3)
    );
\x_reg_1439[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(9),
      I1 => t_V_2_reg_329_reg(6),
      I2 => t_V_2_reg_329_reg(5),
      I3 => t_V_2_reg_329_reg(7),
      I4 => t_V_2_reg_329_reg(4),
      O => \x_reg_1439[3]_i_2__0_n_2\
    );
\x_reg_1439[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_2_reg_329_reg__0__0\(0),
      I1 => t_V_2_reg_329_reg(2),
      O => \x_reg_1439[3]_i_3__0_n_2\
    );
\x_reg_1439[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3232FF323232FF"
    )
        port map (
      I0 => \x_reg_1439[4]_i_2__0_n_2\,
      I1 => \x_reg_1439[7]_i_3__0_n_2\,
      I2 => \x_reg_1439[4]_i_3__0_n_2\,
      I3 => \x_reg_1439[9]_i_2_n_2\,
      I4 => t_V_2_reg_329_reg(4),
      I5 => \x_reg_1439[4]_i_4_n_2\,
      O => tmp_73_fu_802_p1(4)
    );
\x_reg_1439[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(7),
      I1 => t_V_2_reg_329_reg(5),
      I2 => t_V_2_reg_329_reg(6),
      I3 => t_V_2_reg_329_reg(9),
      O => \x_reg_1439[4]_i_2__0_n_2\
    );
\x_reg_1439[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => t_V_2_reg_329_reg(10),
      I1 => t_V_2_reg_329_reg(8),
      I2 => tmp_19_fu_752_p2,
      O => \x_reg_1439[4]_i_3__0_n_2\
    );
\x_reg_1439[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(3),
      I1 => \t_V_2_reg_329_reg__0__0\(0),
      I2 => t_V_2_reg_329_reg(2),
      I3 => t_V_2_reg_329_reg(1),
      O => \x_reg_1439[4]_i_4_n_2\
    );
\x_reg_1439[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000F0000EEEF"
    )
        port map (
      I0 => \x_reg_1439[6]_i_2_n_2\,
      I1 => t_V_2_reg_329_reg(6),
      I2 => tmp_17_fu_714_p2,
      I3 => tmp_19_fu_752_p2,
      I4 => t_V_2_reg_329_reg(5),
      I5 => \x_reg_1439[7]_i_3__0_n_2\,
      O => tmp_73_fu_802_p1(5)
    );
\x_reg_1439[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFC00020202FF"
    )
        port map (
      I0 => \x_reg_1439[6]_i_2_n_2\,
      I1 => \x_reg_1439[7]_i_3__0_n_2\,
      I2 => t_V_2_reg_329_reg(5),
      I3 => tmp_17_fu_714_p2,
      I4 => tmp_19_fu_752_p2,
      I5 => t_V_2_reg_329_reg(6),
      O => tmp_73_fu_802_p1(6)
    );
\x_reg_1439[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => t_V_2_reg_329_reg(9),
      I1 => t_V_2_reg_329_reg(10),
      I2 => t_V_2_reg_329_reg(8),
      I3 => tmp_19_fu_752_p2,
      I4 => t_V_2_reg_329_reg(7),
      O => \x_reg_1439[6]_i_2_n_2\
    );
\x_reg_1439[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00000002FFFF"
    )
        port map (
      I0 => \x_reg_1439[7]_i_2__0_n_2\,
      I1 => \x_reg_1439[7]_i_3__0_n_2\,
      I2 => t_V_2_reg_329_reg(6),
      I3 => t_V_2_reg_329_reg(5),
      I4 => \x_reg_1439[9]_i_2_n_2\,
      I5 => t_V_2_reg_329_reg(7),
      O => tmp_73_fu_802_p1(7)
    );
\x_reg_1439[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => tmp_19_fu_752_p2,
      I1 => t_V_2_reg_329_reg(8),
      I2 => t_V_2_reg_329_reg(10),
      I3 => t_V_2_reg_329_reg(9),
      O => \x_reg_1439[7]_i_2__0_n_2\
    );
\x_reg_1439[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(4),
      I1 => t_V_2_reg_329_reg(2),
      I2 => \t_V_2_reg_329_reg__0__0\(0),
      I3 => t_V_2_reg_329_reg(3),
      I4 => t_V_2_reg_329_reg(1),
      O => \x_reg_1439[7]_i_3__0_n_2\
    );
\x_reg_1439[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A857A857A857A807"
    )
        port map (
      I0 => \x_reg_1439[10]_i_2_n_2\,
      I1 => tmp_17_fu_714_p2,
      I2 => tmp_19_fu_752_p2,
      I3 => t_V_2_reg_329_reg(8),
      I4 => t_V_2_reg_329_reg(9),
      I5 => t_V_2_reg_329_reg(10),
      O => tmp_73_fu_802_p1(8)
    );
\x_reg_1439[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0008555D0008"
    )
        port map (
      I0 => \x_reg_1439[9]_i_2_n_2\,
      I1 => t_V_2_reg_329_reg(10),
      I2 => t_V_2_reg_329_reg(8),
      I3 => \or_cond_i_i_reg_1435[0]_i_3__0_n_2\,
      I4 => t_V_2_reg_329_reg(9),
      I5 => \x_reg_1439[9]_i_3_n_2\,
      O => tmp_73_fu_802_p1(9)
    );
\x_reg_1439[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_19_fu_752_p2,
      I1 => tmp_17_fu_714_p2,
      O => \x_reg_1439[9]_i_2_n_2\
    );
\x_reg_1439[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_329_reg(6),
      I1 => t_V_2_reg_329_reg(5),
      I2 => t_V_2_reg_329_reg(7),
      I3 => \x_reg_1439[7]_i_3__0_n_2\,
      I4 => t_V_2_reg_329_reg(8),
      O => \x_reg_1439[9]_i_3_n_2\
    );
\x_reg_1439_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(10),
      Q => x_reg_1439(10),
      R => '0'
    );
\x_reg_1439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(2),
      Q => x_reg_1439(2),
      R => '0'
    );
\x_reg_1439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(3),
      Q => x_reg_1439(3),
      R => '0'
    );
\x_reg_1439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(4),
      Q => x_reg_1439(4),
      R => '0'
    );
\x_reg_1439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(5),
      Q => x_reg_1439(5),
      R => '0'
    );
\x_reg_1439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(6),
      Q => x_reg_1439(6),
      R => '0'
    );
\x_reg_1439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(7),
      Q => x_reg_1439(7),
      R => '0'
    );
\x_reg_1439_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(8),
      Q => x_reg_1439(8),
      R => '0'
    );
\x_reg_1439_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_14490,
      D => tmp_73_fu_802_p1(9),
      Q => x_reg_1439(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_daddrcU is
  port (
    p_16_in : out STD_LOGIC;
    ap_block_pp0_stage0_subdone8_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter26_exitcond_i_reg_949 : in STD_LOGIC;
    \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0\ : in STD_LOGIC;
    img_5_data_stream_0_full_n : in STD_LOGIC;
    img_4_data_stream_0_empty_n : in STD_LOGIC;
    img_3_data_stream_0_empty_n : in STD_LOGIC;
    \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_0\ : in STD_LOGIC;
    \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_1\ : in STD_LOGIC;
    \din0_buf1_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \din1_buf1_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_daddrcU;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_daddrcU is
  signal \^ap_block_pp0_stage0_subdone8_in\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_2 : STD_LOGIC;
  signal din0_buf1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal din1_buf1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[12]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[17]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[21]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[22]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[24]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[25]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[26]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[27]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[28]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[29]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[30]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[31]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[32]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[33]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[34]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[35]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[36]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[37]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[38]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[39]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[40]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[41]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[42]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[43]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[44]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[45]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[46]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[47]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[48]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[49]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[50]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[51]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[52]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[53]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[54]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[55]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[56]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[57]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[58]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[59]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[60]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[61]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[62]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[63]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_42_i_reg_998[9]_i_1\ : label is "soft_lutpair61";
begin
  ap_block_pp0_stage0_subdone8_in <= \^ap_block_pp0_stage0_subdone8_in\;
  p_16_in <= \^p_16_in\;
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB000000FBFBFBFB"
    )
        port map (
      I0 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      I1 => \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0\,
      I2 => img_5_data_stream_0_full_n,
      I3 => img_4_data_stream_0_empty_n,
      I4 => img_3_data_stream_0_empty_n,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => \^ap_block_pp0_stage0_subdone8_in\
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_0\,
      I1 => \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_1\,
      O => ap_enable_reg_pp0_iter2_i_2_n_2
    );
\din0_buf1[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_block_pp0_stage0_subdone8_in\,
      O => \^p_16_in\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(32),
      Q => din0_buf1(32),
      R => '0'
    );
\din0_buf1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(33),
      Q => din0_buf1(33),
      R => '0'
    );
\din0_buf1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(34),
      Q => din0_buf1(34),
      R => '0'
    );
\din0_buf1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(35),
      Q => din0_buf1(35),
      R => '0'
    );
\din0_buf1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(36),
      Q => din0_buf1(36),
      R => '0'
    );
\din0_buf1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(37),
      Q => din0_buf1(37),
      R => '0'
    );
\din0_buf1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(38),
      Q => din0_buf1(38),
      R => '0'
    );
\din0_buf1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(39),
      Q => din0_buf1(39),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(40),
      Q => din0_buf1(40),
      R => '0'
    );
\din0_buf1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(41),
      Q => din0_buf1(41),
      R => '0'
    );
\din0_buf1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(42),
      Q => din0_buf1(42),
      R => '0'
    );
\din0_buf1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(43),
      Q => din0_buf1(43),
      R => '0'
    );
\din0_buf1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(44),
      Q => din0_buf1(44),
      R => '0'
    );
\din0_buf1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(45),
      Q => din0_buf1(45),
      R => '0'
    );
\din0_buf1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(46),
      Q => din0_buf1(46),
      R => '0'
    );
\din0_buf1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(47),
      Q => din0_buf1(47),
      R => '0'
    );
\din0_buf1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(48),
      Q => din0_buf1(48),
      R => '0'
    );
\din0_buf1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(49),
      Q => din0_buf1(49),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(50),
      Q => din0_buf1(50),
      R => '0'
    );
\din0_buf1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(51),
      Q => din0_buf1(51),
      R => '0'
    );
\din0_buf1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(52),
      Q => din0_buf1(52),
      R => '0'
    );
\din0_buf1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(53),
      Q => din0_buf1(53),
      R => '0'
    );
\din0_buf1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(54),
      Q => din0_buf1(54),
      R => '0'
    );
\din0_buf1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(55),
      Q => din0_buf1(55),
      R => '0'
    );
\din0_buf1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(56),
      Q => din0_buf1(56),
      R => '0'
    );
\din0_buf1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(57),
      Q => din0_buf1(57),
      R => '0'
    );
\din0_buf1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(58),
      Q => din0_buf1(58),
      R => '0'
    );
\din0_buf1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(59),
      Q => din0_buf1(59),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(60),
      Q => din0_buf1(60),
      R => '0'
    );
\din0_buf1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(61),
      Q => din0_buf1(61),
      R => '0'
    );
\din0_buf1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(62),
      Q => din0_buf1(62),
      R => '0'
    );
\din0_buf1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(63),
      Q => din0_buf1(63),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din0_buf1_reg[63]_0\(9),
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(0),
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(10),
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(11),
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(12),
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(13),
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(14),
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(15),
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(16),
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(17),
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(18),
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(19),
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(1),
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(20),
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(21),
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(22),
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(23),
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(24),
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(25),
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(26),
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(27),
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(28),
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(29),
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(2),
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(30),
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(31),
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(32),
      Q => din1_buf1(32),
      R => '0'
    );
\din1_buf1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(33),
      Q => din1_buf1(33),
      R => '0'
    );
\din1_buf1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(34),
      Q => din1_buf1(34),
      R => '0'
    );
\din1_buf1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(35),
      Q => din1_buf1(35),
      R => '0'
    );
\din1_buf1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(36),
      Q => din1_buf1(36),
      R => '0'
    );
\din1_buf1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(37),
      Q => din1_buf1(37),
      R => '0'
    );
\din1_buf1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(38),
      Q => din1_buf1(38),
      R => '0'
    );
\din1_buf1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(39),
      Q => din1_buf1(39),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(3),
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(40),
      Q => din1_buf1(40),
      R => '0'
    );
\din1_buf1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(41),
      Q => din1_buf1(41),
      R => '0'
    );
\din1_buf1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(42),
      Q => din1_buf1(42),
      R => '0'
    );
\din1_buf1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(43),
      Q => din1_buf1(43),
      R => '0'
    );
\din1_buf1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(44),
      Q => din1_buf1(44),
      R => '0'
    );
\din1_buf1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(45),
      Q => din1_buf1(45),
      R => '0'
    );
\din1_buf1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(46),
      Q => din1_buf1(46),
      R => '0'
    );
\din1_buf1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(47),
      Q => din1_buf1(47),
      R => '0'
    );
\din1_buf1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(48),
      Q => din1_buf1(48),
      R => '0'
    );
\din1_buf1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(49),
      Q => din1_buf1(49),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(4),
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(50),
      Q => din1_buf1(50),
      R => '0'
    );
\din1_buf1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(51),
      Q => din1_buf1(51),
      R => '0'
    );
\din1_buf1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(52),
      Q => din1_buf1(52),
      R => '0'
    );
\din1_buf1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(53),
      Q => din1_buf1(53),
      R => '0'
    );
\din1_buf1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(54),
      Q => din1_buf1(54),
      R => '0'
    );
\din1_buf1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(55),
      Q => din1_buf1(55),
      R => '0'
    );
\din1_buf1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(56),
      Q => din1_buf1(56),
      R => '0'
    );
\din1_buf1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(57),
      Q => din1_buf1(57),
      R => '0'
    );
\din1_buf1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(58),
      Q => din1_buf1(58),
      R => '0'
    );
\din1_buf1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(59),
      Q => din1_buf1(59),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(5),
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(60),
      Q => din1_buf1(60),
      R => '0'
    );
\din1_buf1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(61),
      Q => din1_buf1(61),
      R => '0'
    );
\din1_buf1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(62),
      Q => din1_buf1(62),
      R => '0'
    );
\din1_buf1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(63),
      Q => din1_buf1(63),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(6),
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(7),
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(8),
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_16_in\,
      D => \din1_buf1_reg[63]_0\(9),
      Q => din1_buf1(9),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_dadd_3_full_dsp_64_u: entity work.filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64_50
     port map (
      Q(63 downto 0) => din0_buf1(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      \dout_r_reg[63]\(63 downto 0) => din1_buf1(63 downto 0),
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\tmp_42_i_reg_998[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => ce_r,
      O => D(0)
    );
\tmp_42_i_reg_998[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => ce_r,
      O => D(10)
    );
\tmp_42_i_reg_998[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => ce_r,
      O => D(11)
    );
\tmp_42_i_reg_998[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => ce_r,
      O => D(12)
    );
\tmp_42_i_reg_998[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => ce_r,
      O => D(13)
    );
\tmp_42_i_reg_998[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => ce_r,
      O => D(14)
    );
\tmp_42_i_reg_998[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => ce_r,
      O => D(15)
    );
\tmp_42_i_reg_998[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => ce_r,
      O => D(16)
    );
\tmp_42_i_reg_998[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => ce_r,
      O => D(17)
    );
\tmp_42_i_reg_998[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => ce_r,
      O => D(18)
    );
\tmp_42_i_reg_998[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => ce_r,
      O => D(19)
    );
\tmp_42_i_reg_998[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => ce_r,
      O => D(1)
    );
\tmp_42_i_reg_998[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => ce_r,
      O => D(20)
    );
\tmp_42_i_reg_998[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => ce_r,
      O => D(21)
    );
\tmp_42_i_reg_998[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => ce_r,
      O => D(22)
    );
\tmp_42_i_reg_998[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => ce_r,
      O => D(23)
    );
\tmp_42_i_reg_998[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => ce_r,
      O => D(24)
    );
\tmp_42_i_reg_998[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => ce_r,
      O => D(25)
    );
\tmp_42_i_reg_998[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => ce_r,
      O => D(26)
    );
\tmp_42_i_reg_998[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => ce_r,
      O => D(27)
    );
\tmp_42_i_reg_998[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => ce_r,
      O => D(28)
    );
\tmp_42_i_reg_998[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => ce_r,
      O => D(29)
    );
\tmp_42_i_reg_998[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => ce_r,
      O => D(2)
    );
\tmp_42_i_reg_998[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => ce_r,
      O => D(30)
    );
\tmp_42_i_reg_998[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => ce_r,
      O => D(31)
    );
\tmp_42_i_reg_998[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => ce_r,
      O => D(32)
    );
\tmp_42_i_reg_998[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => ce_r,
      O => D(33)
    );
\tmp_42_i_reg_998[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => ce_r,
      O => D(34)
    );
\tmp_42_i_reg_998[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => ce_r,
      O => D(35)
    );
\tmp_42_i_reg_998[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => ce_r,
      O => D(36)
    );
\tmp_42_i_reg_998[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => ce_r,
      O => D(37)
    );
\tmp_42_i_reg_998[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => ce_r,
      O => D(38)
    );
\tmp_42_i_reg_998[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => ce_r,
      O => D(39)
    );
\tmp_42_i_reg_998[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => ce_r,
      O => D(3)
    );
\tmp_42_i_reg_998[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => ce_r,
      O => D(40)
    );
\tmp_42_i_reg_998[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => ce_r,
      O => D(41)
    );
\tmp_42_i_reg_998[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => ce_r,
      O => D(42)
    );
\tmp_42_i_reg_998[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => ce_r,
      O => D(43)
    );
\tmp_42_i_reg_998[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => ce_r,
      O => D(44)
    );
\tmp_42_i_reg_998[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => ce_r,
      O => D(45)
    );
\tmp_42_i_reg_998[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => ce_r,
      O => D(46)
    );
\tmp_42_i_reg_998[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => ce_r,
      O => D(47)
    );
\tmp_42_i_reg_998[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => ce_r,
      O => D(48)
    );
\tmp_42_i_reg_998[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => ce_r,
      O => D(49)
    );
\tmp_42_i_reg_998[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => ce_r,
      O => D(4)
    );
\tmp_42_i_reg_998[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => ce_r,
      O => D(50)
    );
\tmp_42_i_reg_998[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => ce_r,
      O => D(51)
    );
\tmp_42_i_reg_998[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => ce_r,
      O => D(52)
    );
\tmp_42_i_reg_998[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => ce_r,
      O => D(53)
    );
\tmp_42_i_reg_998[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => ce_r,
      O => D(54)
    );
\tmp_42_i_reg_998[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => ce_r,
      O => D(55)
    );
\tmp_42_i_reg_998[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => ce_r,
      O => D(56)
    );
\tmp_42_i_reg_998[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => ce_r,
      O => D(57)
    );
\tmp_42_i_reg_998[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => ce_r,
      O => D(58)
    );
\tmp_42_i_reg_998[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => ce_r,
      O => D(59)
    );
\tmp_42_i_reg_998[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => ce_r,
      O => D(5)
    );
\tmp_42_i_reg_998[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => ce_r,
      O => D(60)
    );
\tmp_42_i_reg_998[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => ce_r,
      O => D(61)
    );
\tmp_42_i_reg_998[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => ce_r,
      O => D(62)
    );
\tmp_42_i_reg_998[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => ce_r,
      O => D(63)
    );
\tmp_42_i_reg_998[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => ce_r,
      O => D(6)
    );
\tmp_42_i_reg_998[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => ce_r,
      O => D(7)
    );
\tmp_42_i_reg_998[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => ce_r,
      O => D(8)
    );
\tmp_42_i_reg_998[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => ce_r,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_daddrcU_45 is
  port (
    ce_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_daddrcU_45 : entity is "image_filter_daddrcU";
end filtro_image_filter_0_0_image_filter_daddrcU_45;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_daddrcU_45 is
  signal \^ce_r\ : STD_LOGIC;
  signal din0_buf1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sum_reg_1003[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sum_reg_1003[10]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sum_reg_1003[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sum_reg_1003[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum_reg_1003[13]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sum_reg_1003[14]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum_reg_1003[15]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sum_reg_1003[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum_reg_1003[17]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sum_reg_1003[18]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sum_reg_1003[19]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sum_reg_1003[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sum_reg_1003[20]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sum_reg_1003[21]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sum_reg_1003[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sum_reg_1003[23]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sum_reg_1003[24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sum_reg_1003[25]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sum_reg_1003[26]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sum_reg_1003[27]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sum_reg_1003[28]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sum_reg_1003[29]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sum_reg_1003[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_reg_1003[30]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sum_reg_1003[31]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sum_reg_1003[32]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sum_reg_1003[33]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sum_reg_1003[34]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sum_reg_1003[35]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sum_reg_1003[36]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sum_reg_1003[37]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sum_reg_1003[38]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sum_reg_1003[39]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sum_reg_1003[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_reg_1003[40]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sum_reg_1003[41]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sum_reg_1003[42]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sum_reg_1003[43]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sum_reg_1003[44]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sum_reg_1003[45]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sum_reg_1003[46]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sum_reg_1003[47]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sum_reg_1003[48]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sum_reg_1003[49]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sum_reg_1003[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_reg_1003[50]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sum_reg_1003[51]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sum_reg_1003[52]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sum_reg_1003[53]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sum_reg_1003[54]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sum_reg_1003[55]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sum_reg_1003[56]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sum_reg_1003[57]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sum_reg_1003[58]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sum_reg_1003[59]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sum_reg_1003[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_reg_1003[60]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sum_reg_1003[61]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sum_reg_1003[62]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sum_reg_1003[63]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sum_reg_1003[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_reg_1003[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_reg_1003[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum_reg_1003[9]_i_1\ : label is "soft_lutpair92";
begin
  ce_r <= \^ce_r\;
ce_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_16_in,
      Q => \^ce_r\,
      R => '0'
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(32),
      Q => din0_buf1(32),
      R => '0'
    );
\din0_buf1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(33),
      Q => din0_buf1(33),
      R => '0'
    );
\din0_buf1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(34),
      Q => din0_buf1(34),
      R => '0'
    );
\din0_buf1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(35),
      Q => din0_buf1(35),
      R => '0'
    );
\din0_buf1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(36),
      Q => din0_buf1(36),
      R => '0'
    );
\din0_buf1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(37),
      Q => din0_buf1(37),
      R => '0'
    );
\din0_buf1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(38),
      Q => din0_buf1(38),
      R => '0'
    );
\din0_buf1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(39),
      Q => din0_buf1(39),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(40),
      Q => din0_buf1(40),
      R => '0'
    );
\din0_buf1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(41),
      Q => din0_buf1(41),
      R => '0'
    );
\din0_buf1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(42),
      Q => din0_buf1(42),
      R => '0'
    );
\din0_buf1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(43),
      Q => din0_buf1(43),
      R => '0'
    );
\din0_buf1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(44),
      Q => din0_buf1(44),
      R => '0'
    );
\din0_buf1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(45),
      Q => din0_buf1(45),
      R => '0'
    );
\din0_buf1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(46),
      Q => din0_buf1(46),
      R => '0'
    );
\din0_buf1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(47),
      Q => din0_buf1(47),
      R => '0'
    );
\din0_buf1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(48),
      Q => din0_buf1(48),
      R => '0'
    );
\din0_buf1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(49),
      Q => din0_buf1(49),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(50),
      Q => din0_buf1(50),
      R => '0'
    );
\din0_buf1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(51),
      Q => din0_buf1(51),
      R => '0'
    );
\din0_buf1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(52),
      Q => din0_buf1(52),
      R => '0'
    );
\din0_buf1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(53),
      Q => din0_buf1(53),
      R => '0'
    );
\din0_buf1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(54),
      Q => din0_buf1(54),
      R => '0'
    );
\din0_buf1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(55),
      Q => din0_buf1(55),
      R => '0'
    );
\din0_buf1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(56),
      Q => din0_buf1(56),
      R => '0'
    );
\din0_buf1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(57),
      Q => din0_buf1(57),
      R => '0'
    );
\din0_buf1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(58),
      Q => din0_buf1(58),
      R => '0'
    );
\din0_buf1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(59),
      Q => din0_buf1(59),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(60),
      Q => din0_buf1(60),
      R => '0'
    );
\din0_buf1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(61),
      Q => din0_buf1(61),
      R => '0'
    );
\din0_buf1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(62),
      Q => din0_buf1(62),
      R => '0'
    );
\din0_buf1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(63),
      Q => din0_buf1(63),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ce_r\,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_dadd_3_full_dsp_64_u: entity work.filtro_image_filter_0_0_image_filter_ap_dadd_3_full_dsp_64
     port map (
      Q(63 downto 0) => din0_buf1(63 downto 0),
      aclken => \^ce_r\,
      ap_clk => ap_clk,
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\sum_reg_1003[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => \^ce_r\,
      O => D(0)
    );
\sum_reg_1003[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => \^ce_r\,
      O => D(10)
    );
\sum_reg_1003[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => \^ce_r\,
      O => D(11)
    );
\sum_reg_1003[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => \^ce_r\,
      O => D(12)
    );
\sum_reg_1003[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => \^ce_r\,
      O => D(13)
    );
\sum_reg_1003[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => \^ce_r\,
      O => D(14)
    );
\sum_reg_1003[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => \^ce_r\,
      O => D(15)
    );
\sum_reg_1003[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => \^ce_r\,
      O => D(16)
    );
\sum_reg_1003[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => \^ce_r\,
      O => D(17)
    );
\sum_reg_1003[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => \^ce_r\,
      O => D(18)
    );
\sum_reg_1003[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => \^ce_r\,
      O => D(19)
    );
\sum_reg_1003[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => \^ce_r\,
      O => D(1)
    );
\sum_reg_1003[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => \^ce_r\,
      O => D(20)
    );
\sum_reg_1003[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => \^ce_r\,
      O => D(21)
    );
\sum_reg_1003[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => \^ce_r\,
      O => D(22)
    );
\sum_reg_1003[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => \^ce_r\,
      O => D(23)
    );
\sum_reg_1003[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => \^ce_r\,
      O => D(24)
    );
\sum_reg_1003[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => \^ce_r\,
      O => D(25)
    );
\sum_reg_1003[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => \^ce_r\,
      O => D(26)
    );
\sum_reg_1003[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => \^ce_r\,
      O => D(27)
    );
\sum_reg_1003[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => \^ce_r\,
      O => D(28)
    );
\sum_reg_1003[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => \^ce_r\,
      O => D(29)
    );
\sum_reg_1003[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => \^ce_r\,
      O => D(2)
    );
\sum_reg_1003[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => \^ce_r\,
      O => D(30)
    );
\sum_reg_1003[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => \^ce_r\,
      O => D(31)
    );
\sum_reg_1003[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => \^ce_r\,
      O => D(32)
    );
\sum_reg_1003[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => \^ce_r\,
      O => D(33)
    );
\sum_reg_1003[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => \^ce_r\,
      O => D(34)
    );
\sum_reg_1003[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => \^ce_r\,
      O => D(35)
    );
\sum_reg_1003[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => \^ce_r\,
      O => D(36)
    );
\sum_reg_1003[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => \^ce_r\,
      O => D(37)
    );
\sum_reg_1003[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => \^ce_r\,
      O => D(38)
    );
\sum_reg_1003[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => \^ce_r\,
      O => D(39)
    );
\sum_reg_1003[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => \^ce_r\,
      O => D(3)
    );
\sum_reg_1003[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => \^ce_r\,
      O => D(40)
    );
\sum_reg_1003[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => \^ce_r\,
      O => D(41)
    );
\sum_reg_1003[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => \^ce_r\,
      O => D(42)
    );
\sum_reg_1003[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => \^ce_r\,
      O => D(43)
    );
\sum_reg_1003[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => \^ce_r\,
      O => D(44)
    );
\sum_reg_1003[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => \^ce_r\,
      O => D(45)
    );
\sum_reg_1003[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => \^ce_r\,
      O => D(46)
    );
\sum_reg_1003[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => \^ce_r\,
      O => D(47)
    );
\sum_reg_1003[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => \^ce_r\,
      O => D(48)
    );
\sum_reg_1003[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => \^ce_r\,
      O => D(49)
    );
\sum_reg_1003[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => \^ce_r\,
      O => D(4)
    );
\sum_reg_1003[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => \^ce_r\,
      O => D(50)
    );
\sum_reg_1003[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => \^ce_r\,
      O => D(51)
    );
\sum_reg_1003[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => \^ce_r\,
      O => D(52)
    );
\sum_reg_1003[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => \^ce_r\,
      O => D(53)
    );
\sum_reg_1003[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => \^ce_r\,
      O => D(54)
    );
\sum_reg_1003[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => \^ce_r\,
      O => D(55)
    );
\sum_reg_1003[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => \^ce_r\,
      O => D(56)
    );
\sum_reg_1003[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => \^ce_r\,
      O => D(57)
    );
\sum_reg_1003[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => \^ce_r\,
      O => D(58)
    );
\sum_reg_1003[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => \^ce_r\,
      O => D(59)
    );
\sum_reg_1003[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => \^ce_r\,
      O => D(5)
    );
\sum_reg_1003[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => \^ce_r\,
      O => D(60)
    );
\sum_reg_1003[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => \^ce_r\,
      O => D(61)
    );
\sum_reg_1003[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => \^ce_r\,
      O => D(62)
    );
\sum_reg_1003[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => \^ce_r\,
      O => D(63)
    );
\sum_reg_1003[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => \^ce_r\,
      O => D(6)
    );
\sum_reg_1003[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => \^ce_r\,
      O => D(7)
    );
\sum_reg_1003[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => \^ce_r\,
      O => D(8)
    );
\sum_reg_1003[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => \^ce_r\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_dmulsc4 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_dmulsc4;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_dmulsc4 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \t1_reg_988[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t1_reg_988[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t1_reg_988[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t1_reg_988[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t1_reg_988[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t1_reg_988[14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t1_reg_988[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t1_reg_988[16]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t1_reg_988[17]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t1_reg_988[18]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \t1_reg_988[19]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \t1_reg_988[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t1_reg_988[20]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t1_reg_988[21]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t1_reg_988[22]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t1_reg_988[23]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t1_reg_988[24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \t1_reg_988[25]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \t1_reg_988[26]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \t1_reg_988[27]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \t1_reg_988[28]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \t1_reg_988[29]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \t1_reg_988[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t1_reg_988[30]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \t1_reg_988[31]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \t1_reg_988[32]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t1_reg_988[33]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t1_reg_988[34]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \t1_reg_988[35]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \t1_reg_988[36]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \t1_reg_988[37]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \t1_reg_988[38]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t1_reg_988[39]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t1_reg_988[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t1_reg_988[40]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \t1_reg_988[41]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \t1_reg_988[42]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \t1_reg_988[43]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \t1_reg_988[44]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \t1_reg_988[45]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \t1_reg_988[46]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \t1_reg_988[47]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \t1_reg_988[48]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \t1_reg_988[49]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \t1_reg_988[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t1_reg_988[50]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \t1_reg_988[51]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \t1_reg_988[52]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \t1_reg_988[53]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \t1_reg_988[54]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \t1_reg_988[55]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \t1_reg_988[56]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \t1_reg_988[57]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \t1_reg_988[58]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \t1_reg_988[59]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \t1_reg_988[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t1_reg_988[60]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \t1_reg_988[61]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \t1_reg_988[62]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t1_reg_988[63]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t1_reg_988[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t1_reg_988[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t1_reg_988[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \t1_reg_988[9]_i_1\ : label is "soft_lutpair124";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(32),
      Q => din0_buf1(32),
      R => '0'
    );
\din0_buf1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(33),
      Q => din0_buf1(33),
      R => '0'
    );
\din0_buf1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(34),
      Q => din0_buf1(34),
      R => '0'
    );
\din0_buf1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(35),
      Q => din0_buf1(35),
      R => '0'
    );
\din0_buf1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(36),
      Q => din0_buf1(36),
      R => '0'
    );
\din0_buf1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(37),
      Q => din0_buf1(37),
      R => '0'
    );
\din0_buf1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(38),
      Q => din0_buf1(38),
      R => '0'
    );
\din0_buf1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(39),
      Q => din0_buf1(39),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(40),
      Q => din0_buf1(40),
      R => '0'
    );
\din0_buf1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(41),
      Q => din0_buf1(41),
      R => '0'
    );
\din0_buf1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(42),
      Q => din0_buf1(42),
      R => '0'
    );
\din0_buf1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(43),
      Q => din0_buf1(43),
      R => '0'
    );
\din0_buf1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(44),
      Q => din0_buf1(44),
      R => '0'
    );
\din0_buf1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(45),
      Q => din0_buf1(45),
      R => '0'
    );
\din0_buf1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(46),
      Q => din0_buf1(46),
      R => '0'
    );
\din0_buf1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(47),
      Q => din0_buf1(47),
      R => '0'
    );
\din0_buf1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(48),
      Q => din0_buf1(48),
      R => '0'
    );
\din0_buf1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(49),
      Q => din0_buf1(49),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(50),
      Q => din0_buf1(50),
      R => '0'
    );
\din0_buf1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(51),
      Q => din0_buf1(51),
      R => '0'
    );
\din0_buf1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(52),
      Q => din0_buf1(52),
      R => '0'
    );
\din0_buf1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(53),
      Q => din0_buf1(53),
      R => '0'
    );
\din0_buf1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(54),
      Q => din0_buf1(54),
      R => '0'
    );
\din0_buf1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(55),
      Q => din0_buf1(55),
      R => '0'
    );
\din0_buf1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(56),
      Q => din0_buf1(56),
      R => '0'
    );
\din0_buf1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(57),
      Q => din0_buf1(57),
      R => '0'
    );
\din0_buf1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(58),
      Q => din0_buf1(58),
      R => '0'
    );
\din0_buf1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(59),
      Q => din0_buf1(59),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(60),
      Q => din0_buf1(60),
      R => '0'
    );
\din0_buf1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(61),
      Q => din0_buf1(61),
      R => '0'
    );
\din0_buf1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(62),
      Q => din0_buf1(62),
      R => '0'
    );
\din0_buf1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(63),
      Q => din0_buf1(63),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_dmul_4_max_dsp_64_u: entity work.filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64_49
     port map (
      Q(63 downto 0) => din0_buf1(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\t1_reg_988[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => ce_r,
      O => D(0)
    );
\t1_reg_988[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => ce_r,
      O => D(10)
    );
\t1_reg_988[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => ce_r,
      O => D(11)
    );
\t1_reg_988[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => ce_r,
      O => D(12)
    );
\t1_reg_988[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => ce_r,
      O => D(13)
    );
\t1_reg_988[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => ce_r,
      O => D(14)
    );
\t1_reg_988[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => ce_r,
      O => D(15)
    );
\t1_reg_988[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => ce_r,
      O => D(16)
    );
\t1_reg_988[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => ce_r,
      O => D(17)
    );
\t1_reg_988[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => ce_r,
      O => D(18)
    );
\t1_reg_988[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => ce_r,
      O => D(19)
    );
\t1_reg_988[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => ce_r,
      O => D(1)
    );
\t1_reg_988[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => ce_r,
      O => D(20)
    );
\t1_reg_988[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => ce_r,
      O => D(21)
    );
\t1_reg_988[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => ce_r,
      O => D(22)
    );
\t1_reg_988[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => ce_r,
      O => D(23)
    );
\t1_reg_988[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => ce_r,
      O => D(24)
    );
\t1_reg_988[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => ce_r,
      O => D(25)
    );
\t1_reg_988[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => ce_r,
      O => D(26)
    );
\t1_reg_988[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => ce_r,
      O => D(27)
    );
\t1_reg_988[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => ce_r,
      O => D(28)
    );
\t1_reg_988[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => ce_r,
      O => D(29)
    );
\t1_reg_988[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => ce_r,
      O => D(2)
    );
\t1_reg_988[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => ce_r,
      O => D(30)
    );
\t1_reg_988[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => ce_r,
      O => D(31)
    );
\t1_reg_988[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => ce_r,
      O => D(32)
    );
\t1_reg_988[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => ce_r,
      O => D(33)
    );
\t1_reg_988[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => ce_r,
      O => D(34)
    );
\t1_reg_988[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => ce_r,
      O => D(35)
    );
\t1_reg_988[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => ce_r,
      O => D(36)
    );
\t1_reg_988[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => ce_r,
      O => D(37)
    );
\t1_reg_988[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => ce_r,
      O => D(38)
    );
\t1_reg_988[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => ce_r,
      O => D(39)
    );
\t1_reg_988[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => ce_r,
      O => D(3)
    );
\t1_reg_988[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => ce_r,
      O => D(40)
    );
\t1_reg_988[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => ce_r,
      O => D(41)
    );
\t1_reg_988[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => ce_r,
      O => D(42)
    );
\t1_reg_988[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => ce_r,
      O => D(43)
    );
\t1_reg_988[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => ce_r,
      O => D(44)
    );
\t1_reg_988[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => ce_r,
      O => D(45)
    );
\t1_reg_988[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => ce_r,
      O => D(46)
    );
\t1_reg_988[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => ce_r,
      O => D(47)
    );
\t1_reg_988[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => ce_r,
      O => D(48)
    );
\t1_reg_988[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => ce_r,
      O => D(49)
    );
\t1_reg_988[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => ce_r,
      O => D(4)
    );
\t1_reg_988[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => ce_r,
      O => D(50)
    );
\t1_reg_988[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => ce_r,
      O => D(51)
    );
\t1_reg_988[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => ce_r,
      O => D(52)
    );
\t1_reg_988[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => ce_r,
      O => D(53)
    );
\t1_reg_988[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => ce_r,
      O => D(54)
    );
\t1_reg_988[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => ce_r,
      O => D(55)
    );
\t1_reg_988[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => ce_r,
      O => D(56)
    );
\t1_reg_988[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => ce_r,
      O => D(57)
    );
\t1_reg_988[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => ce_r,
      O => D(58)
    );
\t1_reg_988[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => ce_r,
      O => D(59)
    );
\t1_reg_988[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => ce_r,
      O => D(5)
    );
\t1_reg_988[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => ce_r,
      O => D(60)
    );
\t1_reg_988[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => ce_r,
      O => D(61)
    );
\t1_reg_988[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => ce_r,
      O => D(62)
    );
\t1_reg_988[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => ce_r,
      O => D(63)
    );
\t1_reg_988[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => ce_r,
      O => D(6)
    );
\t1_reg_988[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => ce_r,
      O => D(7)
    );
\t1_reg_988[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => ce_r,
      O => D(8)
    );
\t1_reg_988[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => ce_r,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_dmulsc4_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_dmulsc4_46 : entity is "image_filter_dmulsc4";
end filtro_image_filter_0_0_image_filter_dmulsc4_46;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_dmulsc4_46 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \t2_reg_993[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \t2_reg_993[10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t2_reg_993[11]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t2_reg_993[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t2_reg_993[13]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t2_reg_993[14]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \t2_reg_993[15]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \t2_reg_993[16]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \t2_reg_993[17]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \t2_reg_993[18]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t2_reg_993[19]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t2_reg_993[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \t2_reg_993[20]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \t2_reg_993[21]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \t2_reg_993[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t2_reg_993[23]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t2_reg_993[24]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \t2_reg_993[25]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \t2_reg_993[26]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t2_reg_993[27]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t2_reg_993[28]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t2_reg_993[29]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t2_reg_993[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \t2_reg_993[30]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \t2_reg_993[31]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \t2_reg_993[32]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \t2_reg_993[33]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \t2_reg_993[34]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \t2_reg_993[35]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \t2_reg_993[36]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \t2_reg_993[37]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \t2_reg_993[38]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \t2_reg_993[39]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \t2_reg_993[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \t2_reg_993[40]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \t2_reg_993[41]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \t2_reg_993[42]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t2_reg_993[43]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t2_reg_993[44]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t2_reg_993[45]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t2_reg_993[46]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \t2_reg_993[47]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \t2_reg_993[48]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \t2_reg_993[49]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \t2_reg_993[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \t2_reg_993[50]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \t2_reg_993[51]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \t2_reg_993[52]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \t2_reg_993[53]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \t2_reg_993[54]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \t2_reg_993[55]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \t2_reg_993[56]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \t2_reg_993[57]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \t2_reg_993[58]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \t2_reg_993[59]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \t2_reg_993[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \t2_reg_993[60]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \t2_reg_993[61]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \t2_reg_993[62]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \t2_reg_993[63]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \t2_reg_993[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \t2_reg_993[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \t2_reg_993[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \t2_reg_993[9]_i_1\ : label is "soft_lutpair156";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(32),
      Q => din0_buf1(32),
      R => '0'
    );
\din0_buf1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(33),
      Q => din0_buf1(33),
      R => '0'
    );
\din0_buf1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(34),
      Q => din0_buf1(34),
      R => '0'
    );
\din0_buf1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(35),
      Q => din0_buf1(35),
      R => '0'
    );
\din0_buf1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(36),
      Q => din0_buf1(36),
      R => '0'
    );
\din0_buf1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(37),
      Q => din0_buf1(37),
      R => '0'
    );
\din0_buf1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(38),
      Q => din0_buf1(38),
      R => '0'
    );
\din0_buf1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(39),
      Q => din0_buf1(39),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(40),
      Q => din0_buf1(40),
      R => '0'
    );
\din0_buf1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(41),
      Q => din0_buf1(41),
      R => '0'
    );
\din0_buf1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(42),
      Q => din0_buf1(42),
      R => '0'
    );
\din0_buf1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(43),
      Q => din0_buf1(43),
      R => '0'
    );
\din0_buf1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(44),
      Q => din0_buf1(44),
      R => '0'
    );
\din0_buf1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(45),
      Q => din0_buf1(45),
      R => '0'
    );
\din0_buf1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(46),
      Q => din0_buf1(46),
      R => '0'
    );
\din0_buf1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(47),
      Q => din0_buf1(47),
      R => '0'
    );
\din0_buf1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(48),
      Q => din0_buf1(48),
      R => '0'
    );
\din0_buf1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(49),
      Q => din0_buf1(49),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(50),
      Q => din0_buf1(50),
      R => '0'
    );
\din0_buf1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(51),
      Q => din0_buf1(51),
      R => '0'
    );
\din0_buf1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(52),
      Q => din0_buf1(52),
      R => '0'
    );
\din0_buf1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(53),
      Q => din0_buf1(53),
      R => '0'
    );
\din0_buf1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(54),
      Q => din0_buf1(54),
      R => '0'
    );
\din0_buf1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(55),
      Q => din0_buf1(55),
      R => '0'
    );
\din0_buf1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(56),
      Q => din0_buf1(56),
      R => '0'
    );
\din0_buf1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(57),
      Q => din0_buf1(57),
      R => '0'
    );
\din0_buf1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(58),
      Q => din0_buf1(58),
      R => '0'
    );
\din0_buf1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(59),
      Q => din0_buf1(59),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(60),
      Q => din0_buf1(60),
      R => '0'
    );
\din0_buf1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(61),
      Q => din0_buf1(61),
      R => '0'
    );
\din0_buf1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(62),
      Q => din0_buf1(62),
      R => '0'
    );
\din0_buf1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(63),
      Q => din0_buf1(63),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_dmul_4_max_dsp_64_u: entity work.filtro_image_filter_0_0_image_filter_ap_dmul_4_max_dsp_64
     port map (
      Q(63 downto 0) => din0_buf1(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\t2_reg_993[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => ce_r,
      O => D(0)
    );
\t2_reg_993[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => ce_r,
      O => D(10)
    );
\t2_reg_993[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => ce_r,
      O => D(11)
    );
\t2_reg_993[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => ce_r,
      O => D(12)
    );
\t2_reg_993[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => ce_r,
      O => D(13)
    );
\t2_reg_993[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => ce_r,
      O => D(14)
    );
\t2_reg_993[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => ce_r,
      O => D(15)
    );
\t2_reg_993[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => ce_r,
      O => D(16)
    );
\t2_reg_993[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => ce_r,
      O => D(17)
    );
\t2_reg_993[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => ce_r,
      O => D(18)
    );
\t2_reg_993[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => ce_r,
      O => D(19)
    );
\t2_reg_993[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => ce_r,
      O => D(1)
    );
\t2_reg_993[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => ce_r,
      O => D(20)
    );
\t2_reg_993[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => ce_r,
      O => D(21)
    );
\t2_reg_993[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => ce_r,
      O => D(22)
    );
\t2_reg_993[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => ce_r,
      O => D(23)
    );
\t2_reg_993[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => ce_r,
      O => D(24)
    );
\t2_reg_993[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => ce_r,
      O => D(25)
    );
\t2_reg_993[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => ce_r,
      O => D(26)
    );
\t2_reg_993[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => ce_r,
      O => D(27)
    );
\t2_reg_993[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => ce_r,
      O => D(28)
    );
\t2_reg_993[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => ce_r,
      O => D(29)
    );
\t2_reg_993[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => ce_r,
      O => D(2)
    );
\t2_reg_993[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => ce_r,
      O => D(30)
    );
\t2_reg_993[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => ce_r,
      O => D(31)
    );
\t2_reg_993[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => ce_r,
      O => D(32)
    );
\t2_reg_993[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => ce_r,
      O => D(33)
    );
\t2_reg_993[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => ce_r,
      O => D(34)
    );
\t2_reg_993[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => ce_r,
      O => D(35)
    );
\t2_reg_993[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => ce_r,
      O => D(36)
    );
\t2_reg_993[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => ce_r,
      O => D(37)
    );
\t2_reg_993[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => ce_r,
      O => D(38)
    );
\t2_reg_993[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => ce_r,
      O => D(39)
    );
\t2_reg_993[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => ce_r,
      O => D(3)
    );
\t2_reg_993[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => ce_r,
      O => D(40)
    );
\t2_reg_993[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => ce_r,
      O => D(41)
    );
\t2_reg_993[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => ce_r,
      O => D(42)
    );
\t2_reg_993[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => ce_r,
      O => D(43)
    );
\t2_reg_993[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => ce_r,
      O => D(44)
    );
\t2_reg_993[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => ce_r,
      O => D(45)
    );
\t2_reg_993[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => ce_r,
      O => D(46)
    );
\t2_reg_993[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => ce_r,
      O => D(47)
    );
\t2_reg_993[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => ce_r,
      O => D(48)
    );
\t2_reg_993[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => ce_r,
      O => D(49)
    );
\t2_reg_993[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => ce_r,
      O => D(4)
    );
\t2_reg_993[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => ce_r,
      O => D(50)
    );
\t2_reg_993[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => ce_r,
      O => D(51)
    );
\t2_reg_993[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => ce_r,
      O => D(52)
    );
\t2_reg_993[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => ce_r,
      O => D(53)
    );
\t2_reg_993[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => ce_r,
      O => D(54)
    );
\t2_reg_993[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => ce_r,
      O => D(55)
    );
\t2_reg_993[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => ce_r,
      O => D(56)
    );
\t2_reg_993[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => ce_r,
      O => D(57)
    );
\t2_reg_993[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => ce_r,
      O => D(58)
    );
\t2_reg_993[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => ce_r,
      O => D(59)
    );
\t2_reg_993[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => ce_r,
      O => D(5)
    );
\t2_reg_993[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => ce_r,
      O => D(60)
    );
\t2_reg_993[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => ce_r,
      O => D(61)
    );
\t2_reg_993[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => ce_r,
      O => D(62)
    );
\t2_reg_993[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => ce_r,
      O => D(63)
    );
\t2_reg_993[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => ce_r,
      O => D(6)
    );
\t2_reg_993[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => ce_r,
      O => D(7)
    );
\t2_reg_993[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => ce_r,
      O => D(8)
    );
\t2_reg_993[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => ce_r,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_sitotde is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end filtro_image_filter_0_0_image_filter_sitotde;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_sitotde is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[10]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[12]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[13]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[14]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[15]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[16]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[17]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[18]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[19]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[20]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[21]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[22]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[23]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[24]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[25]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[26]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[27]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[28]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[29]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[30]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[31]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[32]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[33]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[34]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[35]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[36]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[37]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[38]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[39]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[40]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[41]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[42]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[43]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[44]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[45]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[46]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[47]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[48]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[49]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[50]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[51]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[52]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[53]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[54]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[55]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[56]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[57]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[58]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[59]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[60]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[61]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[62]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[63]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_39_i_reg_978[9]_i_1\ : label is "soft_lutpair188";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_sitodp_4_no_dsp_32_u: entity work.filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32_48
     port map (
      Q(7 downto 0) => din0_buf1(7 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\tmp_39_i_reg_978[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => ce_r,
      O => D(0)
    );
\tmp_39_i_reg_978[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => ce_r,
      O => D(10)
    );
\tmp_39_i_reg_978[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => ce_r,
      O => D(11)
    );
\tmp_39_i_reg_978[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => ce_r,
      O => D(12)
    );
\tmp_39_i_reg_978[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => ce_r,
      O => D(13)
    );
\tmp_39_i_reg_978[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => ce_r,
      O => D(14)
    );
\tmp_39_i_reg_978[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => ce_r,
      O => D(15)
    );
\tmp_39_i_reg_978[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => ce_r,
      O => D(16)
    );
\tmp_39_i_reg_978[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => ce_r,
      O => D(17)
    );
\tmp_39_i_reg_978[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => ce_r,
      O => D(18)
    );
\tmp_39_i_reg_978[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => ce_r,
      O => D(19)
    );
\tmp_39_i_reg_978[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => ce_r,
      O => D(1)
    );
\tmp_39_i_reg_978[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => ce_r,
      O => D(20)
    );
\tmp_39_i_reg_978[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => ce_r,
      O => D(21)
    );
\tmp_39_i_reg_978[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => ce_r,
      O => D(22)
    );
\tmp_39_i_reg_978[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => ce_r,
      O => D(23)
    );
\tmp_39_i_reg_978[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => ce_r,
      O => D(24)
    );
\tmp_39_i_reg_978[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => ce_r,
      O => D(25)
    );
\tmp_39_i_reg_978[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => ce_r,
      O => D(26)
    );
\tmp_39_i_reg_978[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => ce_r,
      O => D(27)
    );
\tmp_39_i_reg_978[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => ce_r,
      O => D(28)
    );
\tmp_39_i_reg_978[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => ce_r,
      O => D(29)
    );
\tmp_39_i_reg_978[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => ce_r,
      O => D(2)
    );
\tmp_39_i_reg_978[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => ce_r,
      O => D(30)
    );
\tmp_39_i_reg_978[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => ce_r,
      O => D(31)
    );
\tmp_39_i_reg_978[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => ce_r,
      O => D(32)
    );
\tmp_39_i_reg_978[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => ce_r,
      O => D(33)
    );
\tmp_39_i_reg_978[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => ce_r,
      O => D(34)
    );
\tmp_39_i_reg_978[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => ce_r,
      O => D(35)
    );
\tmp_39_i_reg_978[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => ce_r,
      O => D(36)
    );
\tmp_39_i_reg_978[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => ce_r,
      O => D(37)
    );
\tmp_39_i_reg_978[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => ce_r,
      O => D(38)
    );
\tmp_39_i_reg_978[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => ce_r,
      O => D(39)
    );
\tmp_39_i_reg_978[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => ce_r,
      O => D(3)
    );
\tmp_39_i_reg_978[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => ce_r,
      O => D(40)
    );
\tmp_39_i_reg_978[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => ce_r,
      O => D(41)
    );
\tmp_39_i_reg_978[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => ce_r,
      O => D(42)
    );
\tmp_39_i_reg_978[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => ce_r,
      O => D(43)
    );
\tmp_39_i_reg_978[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => ce_r,
      O => D(44)
    );
\tmp_39_i_reg_978[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => ce_r,
      O => D(45)
    );
\tmp_39_i_reg_978[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => ce_r,
      O => D(46)
    );
\tmp_39_i_reg_978[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => ce_r,
      O => D(47)
    );
\tmp_39_i_reg_978[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => ce_r,
      O => D(48)
    );
\tmp_39_i_reg_978[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => ce_r,
      O => D(49)
    );
\tmp_39_i_reg_978[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => ce_r,
      O => D(4)
    );
\tmp_39_i_reg_978[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => ce_r,
      O => D(50)
    );
\tmp_39_i_reg_978[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => ce_r,
      O => D(51)
    );
\tmp_39_i_reg_978[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => ce_r,
      O => D(52)
    );
\tmp_39_i_reg_978[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => ce_r,
      O => D(53)
    );
\tmp_39_i_reg_978[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => ce_r,
      O => D(54)
    );
\tmp_39_i_reg_978[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => ce_r,
      O => D(55)
    );
\tmp_39_i_reg_978[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => ce_r,
      O => D(56)
    );
\tmp_39_i_reg_978[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => ce_r,
      O => D(57)
    );
\tmp_39_i_reg_978[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => ce_r,
      O => D(58)
    );
\tmp_39_i_reg_978[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => ce_r,
      O => D(59)
    );
\tmp_39_i_reg_978[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => ce_r,
      O => D(5)
    );
\tmp_39_i_reg_978[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => ce_r,
      O => D(60)
    );
\tmp_39_i_reg_978[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => ce_r,
      O => D(61)
    );
\tmp_39_i_reg_978[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => ce_r,
      O => D(62)
    );
\tmp_39_i_reg_978[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => ce_r,
      O => D(63)
    );
\tmp_39_i_reg_978[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => ce_r,
      O => D(6)
    );
\tmp_39_i_reg_978[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => ce_r,
      O => D(7)
    );
\tmp_39_i_reg_978[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => ce_r,
      O => D(8)
    );
\tmp_39_i_reg_978[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => ce_r,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter_sitotde_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ce_r : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of filtro_image_filter_0_0_image_filter_sitotde_47 : entity is "image_filter_sitotde";
end filtro_image_filter_0_0_image_filter_sitotde_47;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter_sitotde_47 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout_r : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[12]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[13]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[17]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[18]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[19]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[20]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[21]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[22]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[23]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[24]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[25]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[26]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[27]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[28]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[29]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[30]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[31]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[32]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[33]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[34]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[35]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[36]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[37]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[38]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[39]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[40]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[41]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[42]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[43]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[44]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[45]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[46]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[47]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[48]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[49]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[50]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[51]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[52]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[53]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[54]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[55]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[56]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[57]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[58]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[59]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[60]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[61]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[62]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[63]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[8]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_41_i_reg_983[9]_i_1\ : label is "soft_lutpair220";
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\dout_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(0),
      Q => dout_r(0),
      R => '0'
    );
\dout_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(10),
      Q => dout_r(10),
      R => '0'
    );
\dout_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(11),
      Q => dout_r(11),
      R => '0'
    );
\dout_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(12),
      Q => dout_r(12),
      R => '0'
    );
\dout_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(13),
      Q => dout_r(13),
      R => '0'
    );
\dout_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(14),
      Q => dout_r(14),
      R => '0'
    );
\dout_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(15),
      Q => dout_r(15),
      R => '0'
    );
\dout_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(16),
      Q => dout_r(16),
      R => '0'
    );
\dout_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(17),
      Q => dout_r(17),
      R => '0'
    );
\dout_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(18),
      Q => dout_r(18),
      R => '0'
    );
\dout_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(19),
      Q => dout_r(19),
      R => '0'
    );
\dout_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(1),
      Q => dout_r(1),
      R => '0'
    );
\dout_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(20),
      Q => dout_r(20),
      R => '0'
    );
\dout_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(21),
      Q => dout_r(21),
      R => '0'
    );
\dout_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(22),
      Q => dout_r(22),
      R => '0'
    );
\dout_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(23),
      Q => dout_r(23),
      R => '0'
    );
\dout_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(24),
      Q => dout_r(24),
      R => '0'
    );
\dout_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(25),
      Q => dout_r(25),
      R => '0'
    );
\dout_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(26),
      Q => dout_r(26),
      R => '0'
    );
\dout_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(27),
      Q => dout_r(27),
      R => '0'
    );
\dout_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(28),
      Q => dout_r(28),
      R => '0'
    );
\dout_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(29),
      Q => dout_r(29),
      R => '0'
    );
\dout_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(2),
      Q => dout_r(2),
      R => '0'
    );
\dout_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(30),
      Q => dout_r(30),
      R => '0'
    );
\dout_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(31),
      Q => dout_r(31),
      R => '0'
    );
\dout_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(32),
      Q => dout_r(32),
      R => '0'
    );
\dout_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(33),
      Q => dout_r(33),
      R => '0'
    );
\dout_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(34),
      Q => dout_r(34),
      R => '0'
    );
\dout_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(35),
      Q => dout_r(35),
      R => '0'
    );
\dout_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(36),
      Q => dout_r(36),
      R => '0'
    );
\dout_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(37),
      Q => dout_r(37),
      R => '0'
    );
\dout_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(38),
      Q => dout_r(38),
      R => '0'
    );
\dout_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(39),
      Q => dout_r(39),
      R => '0'
    );
\dout_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(3),
      Q => dout_r(3),
      R => '0'
    );
\dout_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(40),
      Q => dout_r(40),
      R => '0'
    );
\dout_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(41),
      Q => dout_r(41),
      R => '0'
    );
\dout_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(42),
      Q => dout_r(42),
      R => '0'
    );
\dout_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(43),
      Q => dout_r(43),
      R => '0'
    );
\dout_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(44),
      Q => dout_r(44),
      R => '0'
    );
\dout_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(45),
      Q => dout_r(45),
      R => '0'
    );
\dout_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(46),
      Q => dout_r(46),
      R => '0'
    );
\dout_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(47),
      Q => dout_r(47),
      R => '0'
    );
\dout_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(48),
      Q => dout_r(48),
      R => '0'
    );
\dout_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(49),
      Q => dout_r(49),
      R => '0'
    );
\dout_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(4),
      Q => dout_r(4),
      R => '0'
    );
\dout_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(50),
      Q => dout_r(50),
      R => '0'
    );
\dout_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(51),
      Q => dout_r(51),
      R => '0'
    );
\dout_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(52),
      Q => dout_r(52),
      R => '0'
    );
\dout_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(53),
      Q => dout_r(53),
      R => '0'
    );
\dout_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(54),
      Q => dout_r(54),
      R => '0'
    );
\dout_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(55),
      Q => dout_r(55),
      R => '0'
    );
\dout_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(56),
      Q => dout_r(56),
      R => '0'
    );
\dout_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(57),
      Q => dout_r(57),
      R => '0'
    );
\dout_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(58),
      Q => dout_r(58),
      R => '0'
    );
\dout_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(59),
      Q => dout_r(59),
      R => '0'
    );
\dout_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(5),
      Q => dout_r(5),
      R => '0'
    );
\dout_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(60),
      Q => dout_r(60),
      R => '0'
    );
\dout_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(61),
      Q => dout_r(61),
      R => '0'
    );
\dout_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(62),
      Q => dout_r(62),
      R => '0'
    );
\dout_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(63),
      Q => dout_r(63),
      R => '0'
    );
\dout_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(6),
      Q => dout_r(6),
      R => '0'
    );
\dout_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(7),
      Q => dout_r(7),
      R => '0'
    );
\dout_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(8),
      Q => dout_r(8),
      R => '0'
    );
\dout_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_r,
      D => r_tdata(9),
      Q => dout_r(9),
      R => '0'
    );
image_filter_ap_sitodp_4_no_dsp_32_u: entity work.filtro_image_filter_0_0_image_filter_ap_sitodp_4_no_dsp_32
     port map (
      Q(7 downto 0) => din0_buf1(7 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      m_axis_result_tdata(63 downto 0) => r_tdata(63 downto 0)
    );
\tmp_41_i_reg_983[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(0),
      I1 => dout_r(0),
      I2 => ce_r,
      O => D(0)
    );
\tmp_41_i_reg_983[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(10),
      I1 => dout_r(10),
      I2 => ce_r,
      O => D(10)
    );
\tmp_41_i_reg_983[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(11),
      I1 => dout_r(11),
      I2 => ce_r,
      O => D(11)
    );
\tmp_41_i_reg_983[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(12),
      I1 => dout_r(12),
      I2 => ce_r,
      O => D(12)
    );
\tmp_41_i_reg_983[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(13),
      I1 => dout_r(13),
      I2 => ce_r,
      O => D(13)
    );
\tmp_41_i_reg_983[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(14),
      I1 => dout_r(14),
      I2 => ce_r,
      O => D(14)
    );
\tmp_41_i_reg_983[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(15),
      I1 => dout_r(15),
      I2 => ce_r,
      O => D(15)
    );
\tmp_41_i_reg_983[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(16),
      I1 => dout_r(16),
      I2 => ce_r,
      O => D(16)
    );
\tmp_41_i_reg_983[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(17),
      I1 => dout_r(17),
      I2 => ce_r,
      O => D(17)
    );
\tmp_41_i_reg_983[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(18),
      I1 => dout_r(18),
      I2 => ce_r,
      O => D(18)
    );
\tmp_41_i_reg_983[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(19),
      I1 => dout_r(19),
      I2 => ce_r,
      O => D(19)
    );
\tmp_41_i_reg_983[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(1),
      I1 => dout_r(1),
      I2 => ce_r,
      O => D(1)
    );
\tmp_41_i_reg_983[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(20),
      I1 => dout_r(20),
      I2 => ce_r,
      O => D(20)
    );
\tmp_41_i_reg_983[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(21),
      I1 => dout_r(21),
      I2 => ce_r,
      O => D(21)
    );
\tmp_41_i_reg_983[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(22),
      I1 => dout_r(22),
      I2 => ce_r,
      O => D(22)
    );
\tmp_41_i_reg_983[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(23),
      I1 => dout_r(23),
      I2 => ce_r,
      O => D(23)
    );
\tmp_41_i_reg_983[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(24),
      I1 => dout_r(24),
      I2 => ce_r,
      O => D(24)
    );
\tmp_41_i_reg_983[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(25),
      I1 => dout_r(25),
      I2 => ce_r,
      O => D(25)
    );
\tmp_41_i_reg_983[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(26),
      I1 => dout_r(26),
      I2 => ce_r,
      O => D(26)
    );
\tmp_41_i_reg_983[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(27),
      I1 => dout_r(27),
      I2 => ce_r,
      O => D(27)
    );
\tmp_41_i_reg_983[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(28),
      I1 => dout_r(28),
      I2 => ce_r,
      O => D(28)
    );
\tmp_41_i_reg_983[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(29),
      I1 => dout_r(29),
      I2 => ce_r,
      O => D(29)
    );
\tmp_41_i_reg_983[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(2),
      I1 => dout_r(2),
      I2 => ce_r,
      O => D(2)
    );
\tmp_41_i_reg_983[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(30),
      I1 => dout_r(30),
      I2 => ce_r,
      O => D(30)
    );
\tmp_41_i_reg_983[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(31),
      I1 => dout_r(31),
      I2 => ce_r,
      O => D(31)
    );
\tmp_41_i_reg_983[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(32),
      I1 => dout_r(32),
      I2 => ce_r,
      O => D(32)
    );
\tmp_41_i_reg_983[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(33),
      I1 => dout_r(33),
      I2 => ce_r,
      O => D(33)
    );
\tmp_41_i_reg_983[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(34),
      I1 => dout_r(34),
      I2 => ce_r,
      O => D(34)
    );
\tmp_41_i_reg_983[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(35),
      I1 => dout_r(35),
      I2 => ce_r,
      O => D(35)
    );
\tmp_41_i_reg_983[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(36),
      I1 => dout_r(36),
      I2 => ce_r,
      O => D(36)
    );
\tmp_41_i_reg_983[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(37),
      I1 => dout_r(37),
      I2 => ce_r,
      O => D(37)
    );
\tmp_41_i_reg_983[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(38),
      I1 => dout_r(38),
      I2 => ce_r,
      O => D(38)
    );
\tmp_41_i_reg_983[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(39),
      I1 => dout_r(39),
      I2 => ce_r,
      O => D(39)
    );
\tmp_41_i_reg_983[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(3),
      I1 => dout_r(3),
      I2 => ce_r,
      O => D(3)
    );
\tmp_41_i_reg_983[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(40),
      I1 => dout_r(40),
      I2 => ce_r,
      O => D(40)
    );
\tmp_41_i_reg_983[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(41),
      I1 => dout_r(41),
      I2 => ce_r,
      O => D(41)
    );
\tmp_41_i_reg_983[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(42),
      I1 => dout_r(42),
      I2 => ce_r,
      O => D(42)
    );
\tmp_41_i_reg_983[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(43),
      I1 => dout_r(43),
      I2 => ce_r,
      O => D(43)
    );
\tmp_41_i_reg_983[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(44),
      I1 => dout_r(44),
      I2 => ce_r,
      O => D(44)
    );
\tmp_41_i_reg_983[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(45),
      I1 => dout_r(45),
      I2 => ce_r,
      O => D(45)
    );
\tmp_41_i_reg_983[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(46),
      I1 => dout_r(46),
      I2 => ce_r,
      O => D(46)
    );
\tmp_41_i_reg_983[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(47),
      I1 => dout_r(47),
      I2 => ce_r,
      O => D(47)
    );
\tmp_41_i_reg_983[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(48),
      I1 => dout_r(48),
      I2 => ce_r,
      O => D(48)
    );
\tmp_41_i_reg_983[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(49),
      I1 => dout_r(49),
      I2 => ce_r,
      O => D(49)
    );
\tmp_41_i_reg_983[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(4),
      I1 => dout_r(4),
      I2 => ce_r,
      O => D(4)
    );
\tmp_41_i_reg_983[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(50),
      I1 => dout_r(50),
      I2 => ce_r,
      O => D(50)
    );
\tmp_41_i_reg_983[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(51),
      I1 => dout_r(51),
      I2 => ce_r,
      O => D(51)
    );
\tmp_41_i_reg_983[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(52),
      I1 => dout_r(52),
      I2 => ce_r,
      O => D(52)
    );
\tmp_41_i_reg_983[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(53),
      I1 => dout_r(53),
      I2 => ce_r,
      O => D(53)
    );
\tmp_41_i_reg_983[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(54),
      I1 => dout_r(54),
      I2 => ce_r,
      O => D(54)
    );
\tmp_41_i_reg_983[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(55),
      I1 => dout_r(55),
      I2 => ce_r,
      O => D(55)
    );
\tmp_41_i_reg_983[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(56),
      I1 => dout_r(56),
      I2 => ce_r,
      O => D(56)
    );
\tmp_41_i_reg_983[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(57),
      I1 => dout_r(57),
      I2 => ce_r,
      O => D(57)
    );
\tmp_41_i_reg_983[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(58),
      I1 => dout_r(58),
      I2 => ce_r,
      O => D(58)
    );
\tmp_41_i_reg_983[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(59),
      I1 => dout_r(59),
      I2 => ce_r,
      O => D(59)
    );
\tmp_41_i_reg_983[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(5),
      I1 => dout_r(5),
      I2 => ce_r,
      O => D(5)
    );
\tmp_41_i_reg_983[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(60),
      I1 => dout_r(60),
      I2 => ce_r,
      O => D(60)
    );
\tmp_41_i_reg_983[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(61),
      I1 => dout_r(61),
      I2 => ce_r,
      O => D(61)
    );
\tmp_41_i_reg_983[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(62),
      I1 => dout_r(62),
      I2 => ce_r,
      O => D(62)
    );
\tmp_41_i_reg_983[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(63),
      I1 => dout_r(63),
      I2 => ce_r,
      O => D(63)
    );
\tmp_41_i_reg_983[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(6),
      I1 => dout_r(6),
      I2 => ce_r,
      O => D(6)
    );
\tmp_41_i_reg_983[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(7),
      I1 => dout_r(7),
      I2 => ce_r,
      O => D(7)
    );
\tmp_41_i_reg_983[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(8),
      I1 => dout_r(8),
      I2 => ce_r,
      O => D(8)
    );
\tmp_41_i_reg_983[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => r_tdata(9),
      I1 => dout_r(9),
      I2 => ce_r,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_AddWeighted is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out_1 : out STD_LOGIC;
    \ap_reg_pp0_iter26_exitcond_i_reg_949_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    internal_empty_n_reg_3 : out STD_LOGIC;
    AddWeighted_U0_ap_ready : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    AddWeighted_U0_ap_idle : out STD_LOGIC;
    AddWeighted_U0_src1_data_stream_V_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    img_3_data_stream_0_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    img_4_data_stream_0_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    img_5_data_stream_0_full_n : in STD_LOGIC;
    CvtColor_U0_p_dst_data_stream_2_V_write : in STD_LOGIC;
    img_5_data_stream_0_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src1_data_stream_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    src2_data_stream_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AddWeighted_U0_ap_start : in STD_LOGIC;
    start_for_CvtColor_U0_full_n : in STD_LOGIC
  );
end filtro_image_filter_0_0_AddWeighted;

architecture STRUCTURE of filtro_image_filter_0_0_AddWeighted is
  signal \^addweighted_u0_ap_ready\ : STD_LOGIC;
  signal F2_2_reg_1060 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal F2_2_reg_10600 : STD_LOGIC;
  signal \F2_2_reg_1060[11]_i_3_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[11]_i_4_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[11]_i_5_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[1]_i_1_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[2]_i_1_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[4]_i_3_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[4]_i_4_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[4]_i_5_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[7]_i_2_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[8]_i_2_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[8]_i_4_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[8]_i_5_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[8]_i_6_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060[8]_i_7_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \F2_2_reg_1060_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal F2_fu_327_p2 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal F2_reg_1046 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \F2_reg_1046[0]_i_1_n_2\ : STD_LOGIC;
  signal \F2_reg_1046[11]_i_2_n_2\ : STD_LOGIC;
  signal \F2_reg_1046[1]_i_1_n_2\ : STD_LOGIC;
  signal \F2_reg_1046[8]_i_2_n_2\ : STD_LOGIC;
  signal Range1_all_ones_1_fu_542_p2 : STD_LOGIC;
  signal Range1_all_ones_1_reg_1122 : STD_LOGIC;
  signal Range1_all_ones_1_reg_11220 : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_16_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_17_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_18_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_19_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_20_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_21_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_22_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_23_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_24_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_25_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_26_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_27_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_28_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_29_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_2_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_30_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_31_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122[0]_i_3_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \Range1_all_ones_1_reg_1122_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal Range1_all_ones_2_i_s_fu_767_p3 : STD_LOGIC;
  signal \Range1_all_zeros_1_reg_1151[0]_i_1_n_2\ : STD_LOGIC;
  signal \Range1_all_zeros_1_reg_1151_reg_n_2_[0]\ : STD_LOGIC;
  signal Range2_V_1_fu_566_p2 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal Range2_V_1_reg_1145 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \Range2_V_1_reg_1145[0]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[0]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[0]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[0]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[0]_i_6_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[10]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[10]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[10]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[10]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[11]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[11]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[11]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[12]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[12]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[12]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[12]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[13]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[13]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[13]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[13]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[14]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[14]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[14]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[15]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[15]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[15]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[16]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[16]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[16]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[17]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[17]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[17]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[18]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[18]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[18]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[19]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[19]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[19]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_6_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_7_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[1]_i_8_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[20]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[20]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[20]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[21]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[21]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[21]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[22]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[22]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[22]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[23]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[23]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[23]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[23]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[24]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[24]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[24]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[25]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[25]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[25]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[25]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[26]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[26]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[26]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[27]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[27]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[27]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[27]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[28]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[28]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[28]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[29]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[29]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[29]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[29]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[2]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[2]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[30]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[30]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[30]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[31]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[31]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[31]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[32]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[32]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[32]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[33]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[33]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[33]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[34]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[34]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[34]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[35]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[35]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[35]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[36]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[36]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[36]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[37]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[37]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[37]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[37]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[38]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[38]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[38]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[39]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[39]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[39]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[39]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[39]_i_6_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[3]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[3]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[3]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[40]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[40]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[40]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[41]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[41]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[41]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[41]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[42]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[42]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[42]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[43]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[43]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[44]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[44]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[44]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[45]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[45]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[46]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[46]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[46]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[46]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[47]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[47]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[47]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[48]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[48]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[49]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[49]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[49]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[49]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[4]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[4]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[50]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[50]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[50]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[51]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[51]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[51]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[51]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[51]_i_6_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[52]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[52]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[53]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[53]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[5]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[5]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[5]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[5]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[6]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[6]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[6]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[7]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[7]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[7]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[7]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[8]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[8]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[8]_i_4_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[8]_i_5_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[9]_i_2_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[9]_i_3_n_2\ : STD_LOGIC;
  signal \Range2_V_1_reg_1145[9]_i_4_n_2\ : STD_LOGIC;
  signal Range2_all_ones_fu_720_p2 : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__4_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone8_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter18 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter19 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter20 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter21 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter22 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter23 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter24 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter25 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter26 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter27_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter27_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal \ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter12_exitcond_i_reg_949 : STD_LOGIC;
  signal \ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter17_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond_i_reg_949 : STD_LOGIC;
  signal \ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter22_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter23_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter24_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter25_F2_2_reg_1060 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter25_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter25_icmp_reg_1074 : STD_LOGIC;
  signal ap_reg_pp0_iter25_isneg_reg_1020 : STD_LOGIC;
  signal ap_reg_pp0_iter25_tmp_2_i_reg_1040 : STD_LOGIC;
  signal ap_reg_pp0_iter25_tmp_4_i_reg_1054 : STD_LOGIC;
  signal ap_reg_pp0_iter25_tmp_6_i3_reg_1067 : STD_LOGIC;
  signal ap_reg_pp0_iter25_tmp_i_i_i_106_reg_1014 : STD_LOGIC;
  signal ap_reg_pp0_iter25_tmp_i_i_i_reg_1008 : STD_LOGIC;
  signal ap_reg_pp0_iter26_exitcond_i_reg_949 : STD_LOGIC;
  signal ap_reg_pp0_iter26_isneg_reg_1020 : STD_LOGIC;
  signal ap_reg_pp0_iter26_tmp_2_i_reg_1040 : STD_LOGIC;
  signal ap_reg_pp0_iter26_tmp_i_i_i_106_reg_1014 : STD_LOGIC;
  signal ap_reg_pp0_iter26_tmp_i_i_i_reg_1008 : STD_LOGIC;
  signal \ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal ap_reg_pp0_iter6_exitcond_i_reg_949 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ce_r : STD_LOGIC;
  signal deleted_zeros_fu_790_p3 : STD_LOGIC;
  signal deleted_zeros_reg_1168 : STD_LOGIC;
  signal deleted_zeros_reg_11680 : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_10_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_11_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_12_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_13_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_14_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_15_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_16_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_17_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_18_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_19_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_20_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_21_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_22_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_2_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_5_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_6_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_7_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_8_n_2\ : STD_LOGIC;
  signal \deleted_zeros_reg_1168[0]_i_9_n_2\ : STD_LOGIC;
  signal exitcond_i_fu_238_p2 : STD_LOGIC;
  signal \exitcond_i_reg_949[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond_i_reg_949[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond_i_reg_949_reg_n_2_[0]\ : STD_LOGIC;
  signal grp_fu_201_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_fu_205_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_fu_210_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_fu_215_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_fu_220_p1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_fu_223_p1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal i_V_fu_232_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_944 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_944[9]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_reg_1074[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_reg_1074[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_reg_1074[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_reg_1074_reg_n_2_[0]\ : STD_LOGIC;
  signal isneg_reg_1020 : STD_LOGIC;
  signal j_V_fu_244_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal man_V_1_reg_1035 : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal \man_V_1_reg_1035[11]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[11]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[11]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[11]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[15]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[15]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[15]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[15]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[19]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[19]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[19]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[19]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[23]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[23]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[23]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[23]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[27]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[27]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[27]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[27]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[31]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[31]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[31]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[31]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[35]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[35]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[35]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[35]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[39]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[39]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[39]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[39]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[3]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[3]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[3]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[43]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[43]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[43]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[43]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[47]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[47]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[47]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[47]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[51]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[51]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[51]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[51]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[7]_i_2_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[7]_i_3_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[7]_i_4_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035[7]_i_5_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[35]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[39]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[43]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[47]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[51]_i_1_n_9\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \man_V_1_reg_1035_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal newsignbit_fu_697_p3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_out : STD_LOGIC;
  signal p_122_i_i_fu_752_p2 : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_2_in13_out : STD_LOGIC;
  signal p_2_in21_out : STD_LOGIC;
  signal \p_Result_s_reg_1030_reg__1\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_Val2_13_fu_462_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_13_reg_1091[2]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_11_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_13_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_14_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_15_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_16_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_17_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_18_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_19_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_20_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_21_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_22_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_23_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_24_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_25_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_26_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_27_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_28_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_29_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_32_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_33_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_34_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_35_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_36_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_37_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_38_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_39_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_40_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_41_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_42_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_43_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_44_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_45_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_46_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_47_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_48_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_49_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_50_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_51_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_52_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_53_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_54_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_55_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_56_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_57_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_58_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_59_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_60_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_61_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_62_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_63_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_64_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_65_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_66_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_67_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_68_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_69_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_70_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_71_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_72_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_73_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_74_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_75_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_76_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_77_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[2]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_11_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_13_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_14_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_15_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_16_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_17_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_18_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_19_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_20_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_21_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_22_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_23_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_24_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_26_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_27_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_28_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_29_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_30_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_31_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_32_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_33_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_34_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_35_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_36_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_37_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_38_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_39_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_40_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_41_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_42_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_43_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_44_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_45_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_46_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_47_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_48_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_49_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_50_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_51_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_54_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_55_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_56_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_57_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091[7]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_31_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_7_n_4\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[7]_i_25_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[7]_i_52_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg[7]_i_53_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[0]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[1]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[2]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[3]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[4]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[5]\ : STD_LOGIC;
  signal \p_Val2_13_reg_1091_reg_n_2_[6]\ : STD_LOGIC;
  signal p_Val2_14_reg_1162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_14_reg_1162[0]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[1]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[1]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[2]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[2]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[2]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[2]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[3]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[3]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[4]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[4]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[5]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[5]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[5]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[6]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[6]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_1162[7]_i_8_n_2\ : STD_LOGIC;
  signal pos2_cast_i_fu_498_p1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal rev_fu_516_p2 : STD_LOGIC;
  signal rev_reg_1115 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sel_tmp2_i_fu_473_p2 : STD_LOGIC;
  signal sel_tmp2_i_reg_1098 : STD_LOGIC;
  signal sel_tmp34_i_fu_596_p2 : STD_LOGIC;
  signal sel_tmp34_i_reg_1156 : STD_LOGIC;
  signal \sel_tmp34_i_reg_1156[0]_i_2_n_2\ : STD_LOGIC;
  signal sel_tmp3_i_fu_478_p2 : STD_LOGIC;
  signal sel_tmp3_i_reg_1103 : STD_LOGIC;
  signal sel_tmp41_i_fu_810_p2 : STD_LOGIC;
  signal sel_tmp41_i_reg_1173 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__4_n_2\ : STD_LOGIC;
  signal sum_reg_10030 : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[52]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[53]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[54]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[55]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[56]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[57]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[58]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[59]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[60]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[61]\ : STD_LOGIC;
  signal \sum_reg_1003_reg_n_2_[62]\ : STD_LOGIC;
  signal t1_reg_988 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal t1_reg_9880 : STD_LOGIC;
  signal t2_reg_993 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal t_V_4_reg_190 : STD_LOGIC;
  signal t_V_4_reg_1900 : STD_LOGIC;
  signal \t_V_4_reg_190[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_4_reg_190_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_179 : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_179_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_100_fu_450_p3 : STD_LOGIC;
  signal tmp_100_reg_1086 : STD_LOGIC;
  signal tmp_101_fu_610_p3 : STD_LOGIC;
  signal tmp_103_fu_508_p3 : STD_LOGIC;
  signal tmp_105_reg_1129 : STD_LOGIC;
  signal \tmp_105_reg_1129_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_105_reg_1129_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal tmp_106_reg_958 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_106_reg_9580 : STD_LOGIC;
  signal tmp_107_reg_963 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_15_i_fu_426_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_18_i_fu_502_p2 : STD_LOGIC;
  signal tmp_18_i_reg_1109 : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_6\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_7\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_8\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_14_n_9\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_6\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_7\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_8\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_15_n_9\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_18_i_reg_1109_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal tmp_1_i_fu_303_p3 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal tmp_23_i_fu_556_p2 : STD_LOGIC;
  signal tmp_23_i_reg_1134 : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_23_i_reg_1134_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_24_i_reg_1140_reg_n_2_[9]\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_2_i_reg_1040_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_39_i_reg_978 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_39_i_reg_9780 : STD_LOGIC;
  signal tmp_41_i_reg_983 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_42_i_reg_998 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tmp_42_i_reg_9980 : STD_LOGIC;
  signal tmp_4_i_reg_1054 : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_4_i_reg_1054_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_5_i2_fu_339_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp_6_i3_reg_1067[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_i3_reg_1067[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_6_i3_reg_1067_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_96_reg_1080 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_96_reg_1080[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[1]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_1080[7]_i_1_n_2\ : STD_LOGIC;
  signal tmp_demorgan_i_fu_838_p2 : STD_LOGIC;
  signal tmp_i_i_i_106_fu_281_p2 : STD_LOGIC;
  signal tmp_i_i_i_106_reg_1014 : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_106_reg_1014[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_reg_1008[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_reg_1008[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_reg_1008[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_i_i_reg_1008_reg_n_2_[0]\ : STD_LOGIC;
  signal underflow_fu_830_p3 : STD_LOGIC;
  signal underflow_reg_1178 : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_10_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_11_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_12_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_13_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_14_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_15_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_16_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_17_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_18_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_20_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_21_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_22_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_23_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_24_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_25_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_26_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_27_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_28_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_29_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_30_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_31_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_32_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_33_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_35_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_36_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_37_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_38_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_39_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_3_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_40_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_41_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_42_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_43_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_44_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_45_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_46_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_47_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_48_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_49_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_50_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_51_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_52_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_53_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_54_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_55_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_56_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_57_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_58_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_59_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_60_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_61_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_62_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_63_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_64_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_65_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_66_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_67_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_68_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_69_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_70_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_71_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_7_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178[0]_i_8_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_34_n_4\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_34_n_5\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \underflow_reg_1178_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \NLW_F2_2_reg_1060_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_F2_2_reg_1060_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_man_V_1_reg_1035_reg[52]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_man_V_1_reg_1035_reg[52]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_13_reg_1091_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_13_reg_1091_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_13_reg_1091_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_105_reg_1129_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_105_reg_1129_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_18_i_reg_1109_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_18_i_reg_1109_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_i_reg_1109_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_i_reg_1109_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_18_i_reg_1109_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_i_reg_1134_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_23_i_reg_1134_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_23_i_reg_1134_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_i_reg_1054_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_4_i_reg_1054_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_i_reg_1054_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_underflow_reg_1178_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_underflow_reg_1178_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_underflow_reg_1178_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_underflow_reg_1178_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_underflow_reg_1178_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_underflow_reg_1178_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \F2_2_reg_1060[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \F2_2_reg_1060[2]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \F2_2_reg_1060[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \F2_2_reg_1060[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \F2_2_reg_1060[8]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \F2_2_reg_1060[9]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \F2_reg_1046[10]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \F2_reg_1046[11]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \F2_reg_1046[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \F2_reg_1046[3]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \F2_reg_1046[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \F2_reg_1046[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \F2_reg_1046[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \F2_reg_1046[8]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \F2_reg_1046[9]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \Range1_all_ones_1_reg_1122[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[0]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[10]_i_4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[10]_i_5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[11]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[12]_i_4\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[12]_i_5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[13]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[13]_i_5\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[14]_i_4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[15]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[16]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[17]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[18]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[19]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[1]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[20]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[21]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[23]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[25]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[27]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[27]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[29]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[30]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[30]_i_4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[31]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[32]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[32]_i_4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[33]_i_4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[34]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[34]_i_4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[35]_i_4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[36]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[36]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[37]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[37]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[38]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[38]_i_4\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[39]_i_5\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[39]_i_6\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[3]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[40]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[40]_i_4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[41]_i_5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[42]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[43]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[44]_i_4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[45]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[46]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[46]_i_5\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[47]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[47]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[48]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[48]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[49]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[49]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[49]_i_5\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[50]_i_3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[50]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[51]_i_6\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[52]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[53]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[5]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[5]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[6]_i_4\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[7]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[7]_i_5\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[8]_i_4\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[8]_i_5\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Range2_V_1_reg_1145[9]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_5__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair309";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_7 : label is "soft_lutpair267";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter11_exitcond_i_reg_949_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5 ";
  attribute srl_bus_name of \ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter16_exitcond_i_reg_949_reg ";
  attribute srl_name of \ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter21_exitcond_i_reg_949_reg ";
  attribute srl_name of \ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4 ";
  attribute srl_bus_name of \ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter5_exitcond_i_reg_949_reg ";
  attribute srl_name of \ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4\ : label is "inst/\AddWeighted_U0/ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4 ";
  attribute SOFT_HLUTNM of \deleted_zeros_reg_1168[0]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \exitcond_i_reg_949[0]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \exitcond_i_reg_949[0]_i_3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_V_reg_944[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_V_reg_944[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_V_reg_944[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_V_reg_944[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \i_V_reg_944[6]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \i_V_reg_944[7]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \i_V_reg_944[8]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i_V_reg_944[9]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_56\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_57\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_58\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_59\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_61\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_65\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_67\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_69\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_73\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_74\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_75\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_76\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[2]_i_77\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[4]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[6]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_35\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_37\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_40\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_41\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_43\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_1091[7]_i_48\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[3]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[4]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[5]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[6]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[7]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[7]_i_4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_1162[7]_i_8\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rev_reg_1115[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \sel_tmp2_i_reg_1098[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sel_tmp3_i_reg_1103[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sel_tmp41_i_reg_1173[0]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[1]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[7]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[8]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \t_V_4_reg_190[9]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tmp_24_i_reg_1140[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_6_i3_reg_1067[0]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[6]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tmp_96_reg_1080[7]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_15\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_18\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_25\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_27\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_29\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_30\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_33\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_40\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_42\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_44\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_45\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_46\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_48\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_54\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_56\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_58\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_60\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_62\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_63\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_65\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_67\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_69\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_70\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \underflow_reg_1178[0]_i_71\ : label is "soft_lutpair276";
begin
  AddWeighted_U0_ap_ready <= \^addweighted_u0_ap_ready\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg <= \^start_once_reg\;
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\F2_2_reg_1060[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[60]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      I4 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I5 => tmp_5_i2_fu_339_p2(10),
      O => sel0(7)
    );
\F2_2_reg_1060[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AFFFFAA8A0000"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[62]\,
      I1 => \sum_reg_1003_reg_n_2_[61]\,
      I2 => \F2_reg_1046[11]_i_2_n_2\,
      I3 => \sum_reg_1003_reg_n_2_[60]\,
      I4 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I5 => tmp_5_i2_fu_339_p2(11),
      O => sel0(8)
    );
\F2_2_reg_1060[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5575"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[62]\,
      I1 => \sum_reg_1003_reg_n_2_[61]\,
      I2 => \F2_reg_1046[11]_i_2_n_2\,
      I3 => \sum_reg_1003_reg_n_2_[60]\,
      O => \F2_2_reg_1060[11]_i_3_n_2\
    );
\F2_2_reg_1060[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[60]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      O => \F2_2_reg_1060[11]_i_4_n_2\
    );
\F2_2_reg_1060[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \sum_reg_1003_reg_n_2_[60]\,
      I2 => \F2_reg_1046[11]_i_2_n_2\,
      O => \F2_2_reg_1060[11]_i_5_n_2\
    );
\F2_2_reg_1060[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[53]\,
      I1 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I2 => tmp_5_i2_fu_339_p2(1),
      O => \F2_2_reg_1060[1]_i_1_n_2\
    );
\F2_2_reg_1060[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      I1 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I2 => tmp_5_i2_fu_339_p2(2),
      O => \F2_2_reg_1060[2]_i_1_n_2\
    );
\F2_2_reg_1060[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      I2 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I3 => tmp_5_i2_fu_339_p2(3),
      O => sel0(0)
    );
\F2_2_reg_1060[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I4 => tmp_5_i2_fu_339_p2(4),
      O => sel0(1)
    );
\F2_2_reg_1060[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[55]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[56]\,
      O => \F2_2_reg_1060[4]_i_3_n_2\
    );
\F2_2_reg_1060[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[55]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      O => \F2_2_reg_1060[4]_i_4_n_2\
    );
\F2_2_reg_1060[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      O => \F2_2_reg_1060[4]_i_5_n_2\
    );
\F2_2_reg_1060[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A955FFFFA9550000"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[57]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      I2 => \sum_reg_1003_reg_n_2_[54]\,
      I3 => \sum_reg_1003_reg_n_2_[56]\,
      I4 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I5 => tmp_5_i2_fu_339_p2(5),
      O => sel0(2)
    );
\F2_2_reg_1060[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAFFFF9AAA0000"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[58]\,
      I1 => \F2_reg_1046[8]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[57]\,
      I3 => \sum_reg_1003_reg_n_2_[56]\,
      I4 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I5 => tmp_5_i2_fu_339_p2(6),
      O => sel0(3)
    );
\F2_2_reg_1060[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \F2_2_reg_1060[7]_i_2_n_2\,
      I1 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I2 => tmp_5_i2_fu_339_p2(7),
      O => sel0(4)
    );
\F2_2_reg_1060[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95959555"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[59]\,
      I1 => \sum_reg_1003_reg_n_2_[56]\,
      I2 => \sum_reg_1003_reg_n_2_[57]\,
      I3 => \sum_reg_1003_reg_n_2_[55]\,
      I4 => \sum_reg_1003_reg_n_2_[54]\,
      I5 => \sum_reg_1003_reg_n_2_[58]\,
      O => \F2_2_reg_1060[7]_i_2_n_2\
    );
\F2_2_reg_1060[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \F2_2_reg_1060[8]_i_2_n_2\,
      I1 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I2 => tmp_5_i2_fu_339_p2(8),
      O => sel0(5)
    );
\F2_2_reg_1060[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9A9A9A9"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[60]\,
      I1 => \sum_reg_1003_reg_n_2_[59]\,
      I2 => \sum_reg_1003_reg_n_2_[58]\,
      I3 => \F2_reg_1046[8]_i_2_n_2\,
      I4 => \sum_reg_1003_reg_n_2_[57]\,
      I5 => \sum_reg_1003_reg_n_2_[56]\,
      O => \F2_2_reg_1060[8]_i_2_n_2\
    );
\F2_2_reg_1060[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA9A9A9A9A9A9"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[60]\,
      I1 => \sum_reg_1003_reg_n_2_[59]\,
      I2 => \sum_reg_1003_reg_n_2_[58]\,
      I3 => \F2_reg_1046[8]_i_2_n_2\,
      I4 => \sum_reg_1003_reg_n_2_[57]\,
      I5 => \sum_reg_1003_reg_n_2_[56]\,
      O => \F2_2_reg_1060[8]_i_4_n_2\
    );
\F2_2_reg_1060[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95959555"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[59]\,
      I1 => \sum_reg_1003_reg_n_2_[56]\,
      I2 => \sum_reg_1003_reg_n_2_[57]\,
      I3 => \sum_reg_1003_reg_n_2_[55]\,
      I4 => \sum_reg_1003_reg_n_2_[54]\,
      I5 => \sum_reg_1003_reg_n_2_[58]\,
      O => \F2_2_reg_1060[8]_i_5_n_2\
    );
\F2_2_reg_1060[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880777F"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[57]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[54]\,
      I4 => \sum_reg_1003_reg_n_2_[58]\,
      O => \F2_2_reg_1060[8]_i_6_n_2\
    );
\F2_2_reg_1060[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[57]\,
      O => \F2_2_reg_1060[8]_i_7_n_2\
    );
\F2_2_reg_1060[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65FF6500"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \sum_reg_1003_reg_n_2_[60]\,
      I2 => \F2_reg_1046[11]_i_2_n_2\,
      I3 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I4 => tmp_5_i2_fu_339_p2(9),
      O => sel0(6)
    );
\F2_2_reg_1060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(7),
      Q => F2_2_reg_1060(10),
      R => '0'
    );
\F2_2_reg_1060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(8),
      Q => F2_2_reg_1060(11),
      R => '0'
    );
\F2_2_reg_1060_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \F2_2_reg_1060_reg[8]_i_3_n_2\,
      CO(3 downto 2) => \NLW_F2_2_reg_1060_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \F2_2_reg_1060_reg[11]_i_2_n_4\,
      CO(0) => \F2_2_reg_1060_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_F2_2_reg_1060_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_5_i2_fu_339_p2(11 downto 9),
      S(3) => '0',
      S(2) => \F2_2_reg_1060[11]_i_3_n_2\,
      S(1) => \F2_2_reg_1060[11]_i_4_n_2\,
      S(0) => \F2_2_reg_1060[11]_i_5_n_2\
    );
\F2_2_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \F2_2_reg_1060[1]_i_1_n_2\,
      Q => F2_2_reg_1060(1),
      R => '0'
    );
\F2_2_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \F2_2_reg_1060[2]_i_1_n_2\,
      Q => F2_2_reg_1060(2),
      R => '0'
    );
\F2_2_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(0),
      Q => F2_2_reg_1060(3),
      R => '0'
    );
\F2_2_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(1),
      Q => F2_2_reg_1060(4),
      R => '0'
    );
\F2_2_reg_1060_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \F2_2_reg_1060_reg[4]_i_2_n_2\,
      CO(2) => \F2_2_reg_1060_reg[4]_i_2_n_3\,
      CO(1) => \F2_2_reg_1060_reg[4]_i_2_n_4\,
      CO(0) => \F2_2_reg_1060_reg[4]_i_2_n_5\,
      CYINIT => \sum_reg_1003_reg_n_2_[52]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_5_i2_fu_339_p2(4 downto 1),
      S(3) => \F2_2_reg_1060[4]_i_3_n_2\,
      S(2) => \F2_2_reg_1060[4]_i_4_n_2\,
      S(1) => \F2_2_reg_1060[4]_i_5_n_2\,
      S(0) => \sum_reg_1003_reg_n_2_[53]\
    );
\F2_2_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(2),
      Q => F2_2_reg_1060(5),
      R => '0'
    );
\F2_2_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(3),
      Q => F2_2_reg_1060(6),
      R => '0'
    );
\F2_2_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(4),
      Q => F2_2_reg_1060(7),
      R => '0'
    );
\F2_2_reg_1060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(5),
      Q => F2_2_reg_1060(8),
      R => '0'
    );
\F2_2_reg_1060_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \F2_2_reg_1060_reg[4]_i_2_n_2\,
      CO(3) => \F2_2_reg_1060_reg[8]_i_3_n_2\,
      CO(2) => \F2_2_reg_1060_reg[8]_i_3_n_3\,
      CO(1) => \F2_2_reg_1060_reg[8]_i_3_n_4\,
      CO(0) => \F2_2_reg_1060_reg[8]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_5_i2_fu_339_p2(8 downto 5),
      S(3) => \F2_2_reg_1060[8]_i_4_n_2\,
      S(2) => \F2_2_reg_1060[8]_i_5_n_2\,
      S(1) => \F2_2_reg_1060[8]_i_6_n_2\,
      S(0) => \F2_2_reg_1060[8]_i_7_n_2\
    );
\F2_2_reg_1060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => sel0(6),
      Q => F2_2_reg_1060(9),
      R => '0'
    );
\F2_reg_1046[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[52]\,
      O => \F2_reg_1046[0]_i_1_n_2\
    );
\F2_reg_1046[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[60]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      O => F2_fu_327_p2(10)
    );
\F2_reg_1046[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[62]\,
      I1 => \sum_reg_1003_reg_n_2_[61]\,
      I2 => \F2_reg_1046[11]_i_2_n_2\,
      I3 => \sum_reg_1003_reg_n_2_[60]\,
      O => F2_fu_327_p2(11)
    );
\F2_reg_1046[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000777F"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[57]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[54]\,
      I4 => \sum_reg_1003_reg_n_2_[58]\,
      I5 => \sum_reg_1003_reg_n_2_[59]\,
      O => \F2_reg_1046[11]_i_2_n_2\
    );
\F2_reg_1046[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[53]\,
      O => \F2_reg_1046[1]_i_1_n_2\
    );
\F2_reg_1046[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      O => F2_fu_327_p2(3)
    );
\F2_reg_1046[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      O => F2_fu_327_p2(4)
    );
\F2_reg_1046[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[57]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      I2 => \sum_reg_1003_reg_n_2_[54]\,
      I3 => \sum_reg_1003_reg_n_2_[56]\,
      O => F2_fu_327_p2(5)
    );
\F2_reg_1046[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56AAAAAA"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[58]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[57]\,
      I4 => \sum_reg_1003_reg_n_2_[56]\,
      O => F2_fu_327_p2(6)
    );
\F2_reg_1046[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01555555FEAAAAAA"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[58]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[57]\,
      I4 => \sum_reg_1003_reg_n_2_[56]\,
      I5 => \sum_reg_1003_reg_n_2_[59]\,
      O => F2_fu_327_p2(7)
    );
\F2_reg_1046[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F7FFFFFF08"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[57]\,
      I2 => \F2_reg_1046[8]_i_2_n_2\,
      I3 => \sum_reg_1003_reg_n_2_[58]\,
      I4 => \sum_reg_1003_reg_n_2_[59]\,
      I5 => \sum_reg_1003_reg_n_2_[60]\,
      O => F2_fu_327_p2(8)
    );
\F2_reg_1046[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      O => \F2_reg_1046[8]_i_2_n_2\
    );
\F2_reg_1046[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \F2_reg_1046[11]_i_2_n_2\,
      I1 => \sum_reg_1003_reg_n_2_[60]\,
      I2 => \sum_reg_1003_reg_n_2_[61]\,
      O => F2_fu_327_p2(9)
    );
\F2_reg_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \F2_reg_1046[0]_i_1_n_2\,
      Q => F2_reg_1046(0),
      R => '0'
    );
\F2_reg_1046_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(10),
      Q => F2_reg_1046(10),
      R => '0'
    );
\F2_reg_1046_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(11),
      Q => F2_reg_1046(11),
      R => '0'
    );
\F2_reg_1046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \F2_reg_1046[1]_i_1_n_2\,
      Q => F2_reg_1046(1),
      R => '0'
    );
\F2_reg_1046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \sum_reg_1003_reg_n_2_[54]\,
      Q => F2_reg_1046(2),
      R => '0'
    );
\F2_reg_1046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(3),
      Q => F2_reg_1046(3),
      R => '0'
    );
\F2_reg_1046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(4),
      Q => F2_reg_1046(4),
      R => '0'
    );
\F2_reg_1046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(5),
      Q => F2_reg_1046(5),
      R => '0'
    );
\F2_reg_1046_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(6),
      Q => F2_reg_1046(6),
      R => '0'
    );
\F2_reg_1046_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(7),
      Q => F2_reg_1046(7),
      R => '0'
    );
\F2_reg_1046_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(8),
      Q => F2_reg_1046(8),
      R => '0'
    );
\F2_reg_1046_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => F2_fu_327_p2(9),
      Q => F2_reg_1046(9),
      R => '0'
    );
\Range1_all_ones_1_reg_1122[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202220"
    )
        port map (
      I0 => tmp_18_i_fu_502_p2,
      I1 => tmp_103_fu_508_p3,
      I2 => isneg_reg_1020,
      I3 => \Range1_all_ones_1_reg_1122[0]_i_2_n_2\,
      I4 => \Range1_all_ones_1_reg_1122[0]_i_3_n_2\,
      O => Range1_all_ones_1_fu_542_p2
    );
\Range1_all_ones_1_reg_1122[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[18]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[2]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_16_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[10]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \Range2_V_1_reg_1145[10]_i_5_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_17_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[6]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[6]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_18_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[30]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \Range2_V_1_reg_1145[14]_i_4_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_19_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_103_fu_508_p3,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_4_n_9\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_14_n_6\,
      I3 => \tmp_18_i_reg_1109_reg[0]_i_14_n_7\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_14_n_8\,
      I5 => \tmp_18_i_reg_1109_reg[0]_i_14_n_9\,
      O => \Range1_all_ones_1_reg_1122[0]_i_2_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[16]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[0]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_20_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[8]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \Range2_V_1_reg_1145[8]_i_5_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_21_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[4]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_22_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[12]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \Range2_V_1_reg_1145[12]_i_5_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_23_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_76_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[3]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_24_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[2]_i_77_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \p_Val2_13_reg_1091[2]_i_57_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_25_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[7]_i_5_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[7]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_26_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[31]_i_4_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \p_Val2_13_reg_1091[2]_i_59_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_27_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_74_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[1]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_28_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[2]_i_75_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \p_Val2_13_reg_1091[2]_i_56_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_29_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Range1_all_ones_1_reg_1122_reg[0]_i_4_n_2\,
      I1 => \Range1_all_ones_1_reg_1122_reg[0]_i_5_n_2\,
      I2 => \Range1_all_ones_1_reg_1122_reg[0]_i_6_n_2\,
      I3 => F2_reg_1046(0),
      I4 => F2_reg_1046(1),
      I5 => \Range1_all_ones_1_reg_1122_reg[0]_i_7_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_3_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[5]_i_5_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \tmp_96_reg_1080[5]_i_1_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_30_n_2\
    );
\Range1_all_ones_1_reg_1122[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[13]_i_5_n_2\,
      I2 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I3 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I4 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I5 => \p_Val2_13_reg_1091[2]_i_58_n_2\,
      O => \Range1_all_ones_1_reg_1122[0]_i_31_n_2\
    );
\Range1_all_ones_1_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range1_all_ones_1_fu_542_p2,
      Q => Range1_all_ones_1_reg_1122,
      R => '0'
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_20_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_21_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_10_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_22_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_23_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_11_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_24_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_25_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_12_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_26_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_27_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_13_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_28_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_29_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_14_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_30_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_31_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_15_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \Range1_all_ones_1_reg_1122_reg[0]_i_8_n_2\,
      I1 => \Range1_all_ones_1_reg_1122_reg[0]_i_9_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_4_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \Range1_all_ones_1_reg_1122_reg[0]_i_10_n_2\,
      I1 => \Range1_all_ones_1_reg_1122_reg[0]_i_11_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_5_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \Range1_all_ones_1_reg_1122_reg[0]_i_12_n_2\,
      I1 => \Range1_all_ones_1_reg_1122_reg[0]_i_13_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_6_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \Range1_all_ones_1_reg_1122_reg[0]_i_14_n_2\,
      I1 => \Range1_all_ones_1_reg_1122_reg[0]_i_15_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_7_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_16_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_17_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_8_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_ones_1_reg_1122_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Range1_all_ones_1_reg_1122[0]_i_18_n_2\,
      I1 => \Range1_all_ones_1_reg_1122[0]_i_19_n_2\,
      O => \Range1_all_ones_1_reg_1122_reg[0]_i_9_n_2\,
      S => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\
    );
\Range1_all_zeros_1_reg_1151[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter24_exitcond_i_reg_949,
      I2 => \Range1_all_zeros_1_reg_1151_reg_n_2_[0]\,
      O => \Range1_all_zeros_1_reg_1151[0]_i_1_n_2\
    );
\Range1_all_zeros_1_reg_1151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \Range1_all_zeros_1_reg_1151[0]_i_1_n_2\,
      Q => \Range1_all_zeros_1_reg_1151_reg_n_2_[0]\,
      R => '0'
    );
\Range2_V_1_reg_1145[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[1]_i_2_n_2\,
      I1 => F2_reg_1046(0),
      I2 => \Range2_V_1_reg_1145[0]_i_2_n_2\,
      I3 => pos2_cast_i_fu_498_p1(1),
      I4 => \Range2_V_1_reg_1145[2]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(0)
    );
\Range2_V_1_reg_1145[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[0]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[8]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(3),
      I4 => \Range2_V_1_reg_1145[0]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[0]_i_2_n_2\
    );
\Range2_V_1_reg_1145[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[0]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[0]_i_6_n_2\,
      O => \Range2_V_1_reg_1145[0]_i_3_n_2\
    );
\Range2_V_1_reg_1145[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[16]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \tmp_96_reg_1080[0]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[0]_i_4_n_2\
    );
\Range2_V_1_reg_1145[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => man_V_1_reg_1035(52),
      I1 => pos2_cast_i_fu_498_p1(5),
      I2 => man_V_1_reg_1035(20),
      I3 => isneg_reg_1020,
      I4 => \p_Result_s_reg_1030_reg__1\(20),
      O => \Range2_V_1_reg_1145[0]_i_5_n_2\
    );
\Range2_V_1_reg_1145[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(36),
      I1 => \p_Result_s_reg_1030_reg__1\(36),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(4),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(4),
      O => \Range2_V_1_reg_1145[0]_i_6_n_2\
    );
\Range2_V_1_reg_1145[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[10]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[11]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(10)
    );
\Range2_V_1_reg_1145[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[22]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[14]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[18]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[10]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[10]_i_2_n_2\
    );
\Range2_V_1_reg_1145[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[10]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[10]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[10]_i_3_n_2\
    );
\Range2_V_1_reg_1145[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(26),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(26),
      O => \Range2_V_1_reg_1145[10]_i_4_n_2\
    );
\Range2_V_1_reg_1145[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(10),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(10),
      O => \Range2_V_1_reg_1145[10]_i_5_n_2\
    );
\Range2_V_1_reg_1145[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[14]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[12]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[11]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(11)
    );
\Range2_V_1_reg_1145[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[13]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[11]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[11]_i_2_n_2\
    );
\Range2_V_1_reg_1145[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[23]_i_5_n_2\,
      I1 => \Range2_V_1_reg_1145[15]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[19]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[11]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[11]_i_3_n_2\
    );
\Range2_V_1_reg_1145[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_77_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_57_n_2\,
      O => \Range2_V_1_reg_1145[11]_i_4_n_2\
    );
\Range2_V_1_reg_1145[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[14]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[12]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[13]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(12)
    );
\Range2_V_1_reg_1145[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[24]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[16]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[20]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[12]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[12]_i_2_n_2\
    );
\Range2_V_1_reg_1145[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[12]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[12]_i_3_n_2\
    );
\Range2_V_1_reg_1145[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(28),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(28),
      O => \Range2_V_1_reg_1145[12]_i_4_n_2\
    );
\Range2_V_1_reg_1145[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(12),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(12),
      O => \Range2_V_1_reg_1145[12]_i_5_n_2\
    );
\Range2_V_1_reg_1145[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[16]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[14]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[13]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(13)
    );
\Range2_V_1_reg_1145[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[15]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[13]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[13]_i_2_n_2\
    );
\Range2_V_1_reg_1145[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[25]_i_5_n_2\,
      I1 => \Range2_V_1_reg_1145[17]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[21]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[13]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[13]_i_3_n_2\
    );
\Range2_V_1_reg_1145[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[13]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_58_n_2\,
      O => \Range2_V_1_reg_1145[13]_i_4_n_2\
    );
\Range2_V_1_reg_1145[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(29),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(29),
      O => \Range2_V_1_reg_1145[13]_i_5_n_2\
    );
\Range2_V_1_reg_1145[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[16]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[14]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[15]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(14)
    );
\Range2_V_1_reg_1145[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[26]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[18]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[22]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[14]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[14]_i_2_n_2\
    );
\Range2_V_1_reg_1145[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[30]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[14]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[14]_i_3_n_2\
    );
\Range2_V_1_reg_1145[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(14),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(14),
      O => \Range2_V_1_reg_1145[14]_i_4_n_2\
    );
\Range2_V_1_reg_1145[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[18]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[16]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[15]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(15)
    );
\Range2_V_1_reg_1145[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[17]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[15]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[15]_i_2_n_2\
    );
\Range2_V_1_reg_1145[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[27]_i_5_n_2\,
      I1 => \Range2_V_1_reg_1145[19]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[23]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[15]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[15]_i_3_n_2\
    );
\Range2_V_1_reg_1145[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[31]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_59_n_2\,
      O => \Range2_V_1_reg_1145[15]_i_4_n_2\
    );
\Range2_V_1_reg_1145[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[18]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[16]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[17]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(16)
    );
\Range2_V_1_reg_1145[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[28]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[20]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[24]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[16]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[16]_i_2_n_2\
    );
\Range2_V_1_reg_1145[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[16]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[16]_i_3_n_2\
    );
\Range2_V_1_reg_1145[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(16),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(16),
      O => \Range2_V_1_reg_1145[16]_i_4_n_2\
    );
\Range2_V_1_reg_1145[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[20]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[18]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[17]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(17)
    );
\Range2_V_1_reg_1145[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[19]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[17]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[17]_i_2_n_2\
    );
\Range2_V_1_reg_1145[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[29]_i_5_n_2\,
      I1 => \Range2_V_1_reg_1145[21]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[25]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[17]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[17]_i_3_n_2\
    );
\Range2_V_1_reg_1145[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_74_n_2\,
      O => \Range2_V_1_reg_1145[17]_i_4_n_2\
    );
\Range2_V_1_reg_1145[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[20]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[18]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[19]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(18)
    );
\Range2_V_1_reg_1145[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[22]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[22]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[26]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[18]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[18]_i_2_n_2\
    );
\Range2_V_1_reg_1145[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[18]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[18]_i_3_n_2\
    );
\Range2_V_1_reg_1145[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(18),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(18),
      O => \Range2_V_1_reg_1145[18]_i_4_n_2\
    );
\Range2_V_1_reg_1145[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[22]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[20]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[19]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(19)
    );
\Range2_V_1_reg_1145[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[21]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[19]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[19]_i_2_n_2\
    );
\Range2_V_1_reg_1145[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[23]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[23]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[27]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[19]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[19]_i_3_n_2\
    );
\Range2_V_1_reg_1145[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_76_n_2\,
      O => \Range2_V_1_reg_1145[19]_i_4_n_2\
    );
\Range2_V_1_reg_1145[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[4]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[2]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I4 => \Range2_V_1_reg_1145[1]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(1)
    );
\Range2_V_1_reg_1145[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[3]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[1]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(2),
      I4 => \Range2_V_1_reg_1145[1]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[1]_i_2_n_2\
    );
\Range2_V_1_reg_1145[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[13]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[1]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[1]_i_6_n_2\,
      O => \Range2_V_1_reg_1145[1]_i_3_n_2\
    );
\Range2_V_1_reg_1145[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[9]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[1]_i_7_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[1]_i_8_n_2\,
      O => \Range2_V_1_reg_1145[1]_i_4_n_2\
    );
\Range2_V_1_reg_1145[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(5),
      I1 => man_V_1_reg_1035(21),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(21),
      O => \Range2_V_1_reg_1145[1]_i_5_n_2\
    );
\Range2_V_1_reg_1145[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(37),
      I1 => \p_Result_s_reg_1030_reg__1\(37),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(5),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(5),
      O => \Range2_V_1_reg_1145[1]_i_6_n_2\
    );
\Range2_V_1_reg_1145[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(49),
      I1 => \p_Result_s_reg_1030_reg__1\(49),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(17),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(17),
      O => \Range2_V_1_reg_1145[1]_i_7_n_2\
    );
\Range2_V_1_reg_1145[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(33),
      I1 => \p_Result_s_reg_1030_reg__1\(33),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(1),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(1),
      O => \Range2_V_1_reg_1145[1]_i_8_n_2\
    );
\Range2_V_1_reg_1145[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[22]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[20]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[21]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(20)
    );
\Range2_V_1_reg_1145[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[24]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[24]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[28]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[20]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[20]_i_2_n_2\
    );
\Range2_V_1_reg_1145[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033BBBB30338888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => man_V_1_reg_1035(52),
      I3 => isneg_reg_1020,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[20]_i_3_n_2\
    );
\Range2_V_1_reg_1145[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(20),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(20),
      O => \Range2_V_1_reg_1145[20]_i_4_n_2\
    );
\Range2_V_1_reg_1145[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF740074007400"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[24]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[22]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[21]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(21)
    );
\Range2_V_1_reg_1145[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[23]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[21]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[21]_i_2_n_2\
    );
\Range2_V_1_reg_1145[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[25]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[25]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[29]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[21]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[21]_i_3_n_2\
    );
\Range2_V_1_reg_1145[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B380B0B3B380808"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(21),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(21),
      O => \Range2_V_1_reg_1145[21]_i_4_n_2\
    );
\Range2_V_1_reg_1145[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF747400FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[24]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[22]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[23]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(22)
    );
\Range2_V_1_reg_1145[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[26]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[26]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[22]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[22]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[22]_i_2_n_2\
    );
\Range2_V_1_reg_1145[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(30),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(30),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[22]_i_3_n_2\
    );
\Range2_V_1_reg_1145[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(22),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(22),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[22]_i_4_n_2\
    );
\Range2_V_1_reg_1145[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[26]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[24]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[23]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(23)
    );
\Range2_V_1_reg_1145[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[25]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[23]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[23]_i_2_n_2\
    );
\Range2_V_1_reg_1145[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[27]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[27]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[23]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[23]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[23]_i_3_n_2\
    );
\Range2_V_1_reg_1145[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(31),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(31),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[23]_i_4_n_2\
    );
\Range2_V_1_reg_1145[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(23),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(23),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[23]_i_5_n_2\
    );
\Range2_V_1_reg_1145[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[26]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[24]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[25]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(24)
    );
\Range2_V_1_reg_1145[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[28]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[28]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[24]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[24]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[24]_i_2_n_2\
    );
\Range2_V_1_reg_1145[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => \p_Result_s_reg_1030_reg__1\(48),
      I1 => isneg_reg_1020,
      I2 => man_V_1_reg_1035(48),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[24]_i_3_n_2\
    );
\Range2_V_1_reg_1145[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(24),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(24),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[24]_i_4_n_2\
    );
\Range2_V_1_reg_1145[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[28]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[26]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[25]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(25)
    );
\Range2_V_1_reg_1145[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[27]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[25]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[25]_i_2_n_2\
    );
\Range2_V_1_reg_1145[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF3030A0AF3F3F"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[29]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[29]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[25]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[25]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[25]_i_3_n_2\
    );
\Range2_V_1_reg_1145[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => \p_Result_s_reg_1030_reg__1\(49),
      I1 => isneg_reg_1020,
      I2 => man_V_1_reg_1035(49),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[25]_i_4_n_2\
    );
\Range2_V_1_reg_1145[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(25),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(25),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[25]_i_5_n_2\
    );
\Range2_V_1_reg_1145[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[28]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[26]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[27]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(26)
    );
\Range2_V_1_reg_1145[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[30]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[26]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(3),
      I4 => \Range2_V_1_reg_1145[26]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[26]_i_2_n_2\
    );
\Range2_V_1_reg_1145[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => \p_Result_s_reg_1030_reg__1\(50),
      I1 => isneg_reg_1020,
      I2 => man_V_1_reg_1035(50),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[26]_i_3_n_2\
    );
\Range2_V_1_reg_1145[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(26),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(26),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[26]_i_4_n_2\
    );
\Range2_V_1_reg_1145[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[30]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[28]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[27]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(27)
    );
\Range2_V_1_reg_1145[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[29]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[27]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[27]_i_2_n_2\
    );
\Range2_V_1_reg_1145[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888BBB"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[31]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[27]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(3),
      I4 => \Range2_V_1_reg_1145[27]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[27]_i_3_n_2\
    );
\Range2_V_1_reg_1145[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => \p_Result_s_reg_1030_reg__1\(51),
      I1 => isneg_reg_1020,
      I2 => man_V_1_reg_1035(51),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[27]_i_4_n_2\
    );
\Range2_V_1_reg_1145[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(27),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(27),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[27]_i_5_n_2\
    );
\Range2_V_1_reg_1145[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[30]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[28]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[29]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(28)
    );
\Range2_V_1_reg_1145[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[32]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[28]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(3),
      I4 => \Range2_V_1_reg_1145[28]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[28]_i_2_n_2\
    );
\Range2_V_1_reg_1145[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44037703"
    )
        port map (
      I0 => man_V_1_reg_1035(52),
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(36),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(36),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[28]_i_3_n_2\
    );
\Range2_V_1_reg_1145[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(28),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(28),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[28]_i_4_n_2\
    );
\Range2_V_1_reg_1145[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[32]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[30]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[29]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(29)
    );
\Range2_V_1_reg_1145[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[35]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[31]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(1),
      I4 => \Range2_V_1_reg_1145[29]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[29]_i_2_n_2\
    );
\Range2_V_1_reg_1145[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[33]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[29]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(3),
      I4 => \Range2_V_1_reg_1145[29]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[29]_i_3_n_2\
    );
\Range2_V_1_reg_1145[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0B5B"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => \p_Result_s_reg_1030_reg__1\(37),
      I2 => isneg_reg_1020,
      I3 => man_V_1_reg_1035(37),
      I4 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[29]_i_4_n_2\
    );
\Range2_V_1_reg_1145[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \p_Result_s_reg_1030_reg__1\(29),
      I3 => isneg_reg_1020,
      I4 => man_V_1_reg_1035(29),
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[29]_i_5_n_2\
    );
\Range2_V_1_reg_1145[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[4]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[2]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[3]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(2)
    );
\Range2_V_1_reg_1145[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[14]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[6]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[10]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[2]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[2]_i_2_n_2\
    );
\Range2_V_1_reg_1145[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[18]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \tmp_96_reg_1080[2]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[2]_i_3_n_2\
    );
\Range2_V_1_reg_1145[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[32]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[30]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[31]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(30)
    );
\Range2_V_1_reg_1145[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[34]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[30]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[30]_i_2_n_2\
    );
\Range2_V_1_reg_1145[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[30]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[30]_i_3_n_2\
    );
\Range2_V_1_reg_1145[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(30),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(30),
      O => \Range2_V_1_reg_1145[30]_i_4_n_2\
    );
\Range2_V_1_reg_1145[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[34]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[32]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[31]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(31)
    );
\Range2_V_1_reg_1145[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[35]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[31]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[37]_i_3_n_2\,
      I4 => \Range2_V_1_reg_1145[33]_i_3_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[31]_i_2_n_2\
    );
\Range2_V_1_reg_1145[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[31]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[31]_i_3_n_2\
    );
\Range2_V_1_reg_1145[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(31),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(31),
      O => \Range2_V_1_reg_1145[31]_i_4_n_2\
    );
\Range2_V_1_reg_1145[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[34]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[32]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[33]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(32)
    );
\Range2_V_1_reg_1145[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[32]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[32]_i_2_n_2\
    );
\Range2_V_1_reg_1145[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[32]_i_3_n_2\
    );
\Range2_V_1_reg_1145[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(32),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(32),
      O => \Range2_V_1_reg_1145[32]_i_4_n_2\
    );
\Range2_V_1_reg_1145[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[34]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[33]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(33)
    );
\Range2_V_1_reg_1145[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[35]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[37]_i_3_n_2\,
      I4 => \Range2_V_1_reg_1145[33]_i_3_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[33]_i_2_n_2\
    );
\Range2_V_1_reg_1145[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[33]_i_3_n_2\
    );
\Range2_V_1_reg_1145[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(33),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(33),
      O => \Range2_V_1_reg_1145[33]_i_4_n_2\
    );
\Range2_V_1_reg_1145[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[34]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[35]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(34)
    );
\Range2_V_1_reg_1145[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[34]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[34]_i_2_n_2\
    );
\Range2_V_1_reg_1145[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[34]_i_3_n_2\
    );
\Range2_V_1_reg_1145[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(34),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(34),
      O => \Range2_V_1_reg_1145[34]_i_4_n_2\
    );
\Range2_V_1_reg_1145[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[36]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[35]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(35)
    );
\Range2_V_1_reg_1145[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[35]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[41]_i_4_n_2\,
      I4 => \Range2_V_1_reg_1145[37]_i_3_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[35]_i_2_n_2\
    );
\Range2_V_1_reg_1145[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[35]_i_3_n_2\
    );
\Range2_V_1_reg_1145[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(35),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(35),
      O => \Range2_V_1_reg_1145[35]_i_4_n_2\
    );
\Range2_V_1_reg_1145[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[36]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[37]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(36)
    );
\Range2_V_1_reg_1145[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[36]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[36]_i_2_n_2\
    );
\Range2_V_1_reg_1145[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[36]_i_3_n_2\
    );
\Range2_V_1_reg_1145[36]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(36),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(36),
      O => \Range2_V_1_reg_1145[36]_i_4_n_2\
    );
\Range2_V_1_reg_1145[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[38]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[37]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(37)
    );
\Range2_V_1_reg_1145[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[39]_i_4_n_2\,
      I3 => \Range2_V_1_reg_1145[41]_i_4_n_2\,
      I4 => \Range2_V_1_reg_1145[37]_i_3_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[37]_i_2_n_2\
    );
\Range2_V_1_reg_1145[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => isneg_reg_1020,
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I5 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[37]_i_3_n_2\
    );
\Range2_V_1_reg_1145[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(45),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(45),
      O => \Range2_V_1_reg_1145[37]_i_4_n_2\
    );
\Range2_V_1_reg_1145[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(37),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(37),
      O => \Range2_V_1_reg_1145[37]_i_5_n_2\
    );
\Range2_V_1_reg_1145[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[38]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[39]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(38)
    );
\Range2_V_1_reg_1145[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[42]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[38]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[38]_i_2_n_2\
    );
\Range2_V_1_reg_1145[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[38]_i_3_n_2\
    );
\Range2_V_1_reg_1145[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(38),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(38),
      O => \Range2_V_1_reg_1145[38]_i_4_n_2\
    );
\Range2_V_1_reg_1145[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[42]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[40]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[39]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(39)
    );
\Range2_V_1_reg_1145[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[39]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[39]_i_4_n_2\,
      I3 => \Range2_V_1_reg_1145[41]_i_3_n_2\,
      I4 => \Range2_V_1_reg_1145[41]_i_4_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[39]_i_2_n_2\
    );
\Range2_V_1_reg_1145[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[39]_i_3_n_2\
    );
\Range2_V_1_reg_1145[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      O => \Range2_V_1_reg_1145[39]_i_4_n_2\
    );
\Range2_V_1_reg_1145[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(43),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(43),
      O => \Range2_V_1_reg_1145[39]_i_5_n_2\
    );
\Range2_V_1_reg_1145[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(39),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(39),
      O => \Range2_V_1_reg_1145[39]_i_6_n_2\
    );
\Range2_V_1_reg_1145[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[6]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[4]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[3]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(3)
    );
\Range2_V_1_reg_1145[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[5]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[3]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[3]_i_2_n_2\
    );
\Range2_V_1_reg_1145[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[15]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[7]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[11]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[3]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[3]_i_3_n_2\
    );
\Range2_V_1_reg_1145[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_76_n_2\,
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \tmp_96_reg_1080[3]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[3]_i_4_n_2\
    );
\Range2_V_1_reg_1145[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[42]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[40]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[41]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(40)
    );
\Range2_V_1_reg_1145[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[40]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[40]_i_2_n_2\
    );
\Range2_V_1_reg_1145[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[40]_i_3_n_2\
    );
\Range2_V_1_reg_1145[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(40),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(40),
      O => \Range2_V_1_reg_1145[40]_i_4_n_2\
    );
\Range2_V_1_reg_1145[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[42]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[41]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(41)
    );
\Range2_V_1_reg_1145[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[41]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => \Range2_V_1_reg_1145[41]_i_4_n_2\,
      I3 => \Range2_V_1_reg_1145[43]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(1),
      O => \Range2_V_1_reg_1145[41]_i_2_n_2\
    );
\Range2_V_1_reg_1145[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFDFEFEFCFDFFFF"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(3),
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => man_V_1_reg_1035(45),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(45),
      O => \Range2_V_1_reg_1145[41]_i_3_n_2\
    );
\Range2_V_1_reg_1145[41]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[41]_i_4_n_2\
    );
\Range2_V_1_reg_1145[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(41),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(41),
      O => \Range2_V_1_reg_1145[41]_i_5_n_2\
    );
\Range2_V_1_reg_1145[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[42]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[43]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(42)
    );
\Range2_V_1_reg_1145[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(3),
      I1 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(2),
      I5 => \Range2_V_1_reg_1145[42]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[42]_i_2_n_2\
    );
\Range2_V_1_reg_1145[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[42]_i_3_n_2\
    );
\Range2_V_1_reg_1145[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(42),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(42),
      O => \Range2_V_1_reg_1145[42]_i_4_n_2\
    );
\Range2_V_1_reg_1145[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[44]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[43]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(43)
    );
\Range2_V_1_reg_1145[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[45]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[43]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[43]_i_2_n_2\
    );
\Range2_V_1_reg_1145[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(3),
      I1 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(2),
      I5 => \Range2_V_1_reg_1145[39]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[43]_i_3_n_2\
    );
\Range2_V_1_reg_1145[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[44]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[45]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(44)
    );
\Range2_V_1_reg_1145[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(3),
      I1 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(2),
      I5 => \Range2_V_1_reg_1145[44]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[44]_i_2_n_2\
    );
\Range2_V_1_reg_1145[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FFFFFF4F"
    )
        port map (
      I0 => man_V_1_reg_1035(52),
      I1 => isneg_reg_1020,
      I2 => pos2_cast_i_fu_498_p1(3),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[44]_i_3_n_2\
    );
\Range2_V_1_reg_1145[44]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(44),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(44),
      O => \Range2_V_1_reg_1145[44]_i_4_n_2\
    );
\Range2_V_1_reg_1145[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[46]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[45]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(45)
    );
\Range2_V_1_reg_1145[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[47]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[45]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[45]_i_2_n_2\
    );
\Range2_V_1_reg_1145[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFB0000"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(3),
      I1 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(5),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(2),
      I5 => \Range2_V_1_reg_1145[41]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[45]_i_3_n_2\
    );
\Range2_V_1_reg_1145[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF474700FF0000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[46]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[47]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(46)
    );
\Range2_V_1_reg_1145[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => pos2_cast_i_fu_498_p1(3),
      I3 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => pos2_cast_i_fu_498_p1(4),
      O => \Range2_V_1_reg_1145[46]_i_2_n_2\
    );
\Range2_V_1_reg_1145[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => pos2_cast_i_fu_498_p1(3),
      I3 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => pos2_cast_i_fu_498_p1(4),
      O => \Range2_V_1_reg_1145[46]_i_3_n_2\
    );
\Range2_V_1_reg_1145[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(48),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(48),
      O => \Range2_V_1_reg_1145[46]_i_4_n_2\
    );
\Range2_V_1_reg_1145[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(46),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(46),
      O => \Range2_V_1_reg_1145[46]_i_5_n_2\
    );
\Range2_V_1_reg_1145[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[48]_i_2_n_2\,
      I1 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I2 => \Range2_V_1_reg_1145[47]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(47)
    );
\Range2_V_1_reg_1145[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[47]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[47]_i_2_n_2\
    );
\Range2_V_1_reg_1145[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => pos2_cast_i_fu_498_p1(3),
      I3 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => pos2_cast_i_fu_498_p1(4),
      O => \Range2_V_1_reg_1145[47]_i_3_n_2\
    );
\Range2_V_1_reg_1145[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(47),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(47),
      O => \Range2_V_1_reg_1145[47]_i_4_n_2\
    );
\Range2_V_1_reg_1145[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_2_n_2\,
      I1 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I2 => \Range2_V_1_reg_1145[48]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(48)
    );
\Range2_V_1_reg_1145[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[48]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => pos2_cast_i_fu_498_p1(1),
      I4 => \Range2_V_1_reg_1145[46]_i_2_n_2\,
      O => \Range2_V_1_reg_1145[48]_i_2_n_2\
    );
\Range2_V_1_reg_1145[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => pos2_cast_i_fu_498_p1(5),
      I2 => man_V_1_reg_1035(50),
      I3 => isneg_reg_1020,
      I4 => \p_Result_s_reg_1030_reg__1\(50),
      O => \Range2_V_1_reg_1145[48]_i_3_n_2\
    );
\Range2_V_1_reg_1145[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_2_n_2\,
      I1 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I2 => \Range2_V_1_reg_1145[49]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(49)
    );
\Range2_V_1_reg_1145[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(3),
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => pos2_cast_i_fu_498_p1(1),
      I4 => \Range2_V_1_reg_1145[49]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[49]_i_2_n_2\
    );
\Range2_V_1_reg_1145[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => pos2_cast_i_fu_498_p1(5),
      I2 => man_V_1_reg_1035(51),
      I3 => isneg_reg_1020,
      I4 => \p_Result_s_reg_1030_reg__1\(51),
      O => \Range2_V_1_reg_1145[49]_i_3_n_2\
    );
\Range2_V_1_reg_1145[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => pos2_cast_i_fu_498_p1(2),
      I2 => pos2_cast_i_fu_498_p1(3),
      I3 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => pos2_cast_i_fu_498_p1(4),
      O => \Range2_V_1_reg_1145[49]_i_4_n_2\
    );
\Range2_V_1_reg_1145[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(49),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(49),
      O => \Range2_V_1_reg_1145[49]_i_5_n_2\
    );
\Range2_V_1_reg_1145[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[6]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[4]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[5]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(4)
    );
\Range2_V_1_reg_1145[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[16]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[8]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[12]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[4]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[4]_i_2_n_2\
    );
\Range2_V_1_reg_1145[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \tmp_96_reg_1080[4]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[4]_i_3_n_2\
    );
\Range2_V_1_reg_1145[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I2 => \Range2_V_1_reg_1145[50]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(50)
    );
\Range2_V_1_reg_1145[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF47FFFFFFFF"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => pos2_cast_i_fu_498_p1(4),
      I5 => \Range2_V_1_reg_1145[52]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[50]_i_2_n_2\
    );
\Range2_V_1_reg_1145[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => man_V_1_reg_1035(52),
      I1 => isneg_reg_1020,
      O => \Range2_V_1_reg_1145[50]_i_3_n_2\
    );
\Range2_V_1_reg_1145[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(50),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(50),
      O => \Range2_V_1_reg_1145[50]_i_4_n_2\
    );
\Range2_V_1_reg_1145[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[51]_i_3_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_4_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(51)
    );
\Range2_V_1_reg_1145[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      O => \Range2_V_1_reg_1145[51]_i_2_n_2\
    );
\Range2_V_1_reg_1145[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(5),
      I1 => isneg_reg_1020,
      I2 => man_V_1_reg_1035(52),
      I3 => pos2_cast_i_fu_498_p1(4),
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => pos2_cast_i_fu_498_p1(2),
      O => \Range2_V_1_reg_1145[51]_i_3_n_2\
    );
\Range2_V_1_reg_1145[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF47FFFFFFFF"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => pos2_cast_i_fu_498_p1(4),
      I5 => \Range2_V_1_reg_1145[52]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[51]_i_4_n_2\
    );
\Range2_V_1_reg_1145[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      O => \Range2_V_1_reg_1145[51]_i_5_n_2\
    );
\Range2_V_1_reg_1145[51]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(51),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(51),
      O => \Range2_V_1_reg_1145[51]_i_6_n_2\
    );
\Range2_V_1_reg_1145[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000700"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[52]_i_2_n_2\,
      I1 => F2_reg_1046(0),
      I2 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[52]_i_3_n_2\,
      I4 => \Range2_V_1_reg_1145[53]_i_3_n_2\,
      I5 => pos2_cast_i_fu_498_p1(1),
      O => Range2_V_1_fu_566_p2(52)
    );
\Range2_V_1_reg_1145[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => man_V_1_reg_1035(52),
      I2 => isneg_reg_1020,
      I3 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[52]_i_2_n_2\
    );
\Range2_V_1_reg_1145[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(2),
      I1 => pos2_cast_i_fu_498_p1(3),
      O => \Range2_V_1_reg_1145[52]_i_3_n_2\
    );
\Range2_V_1_reg_1145[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[53]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => pos2_cast_i_fu_498_p1(2),
      O => Range2_V_1_fu_566_p2(53)
    );
\Range2_V_1_reg_1145[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(11),
      I1 => pos2_cast_i_fu_498_p1(10),
      I2 => pos2_cast_i_fu_498_p1(7),
      I3 => pos2_cast_i_fu_498_p1(6),
      I4 => pos2_cast_i_fu_498_p1(8),
      I5 => pos2_cast_i_fu_498_p1(9),
      O => \Range2_V_1_reg_1145[53]_i_2_n_2\
    );
\Range2_V_1_reg_1145[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => isneg_reg_1020,
      I2 => pos2_cast_i_fu_498_p1(5),
      O => \Range2_V_1_reg_1145[53]_i_3_n_2\
    );
\Range2_V_1_reg_1145[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[8]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[6]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[5]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(5)
    );
\Range2_V_1_reg_1145[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[7]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[5]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[5]_i_2_n_2\
    );
\Range2_V_1_reg_1145[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[17]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[9]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[13]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[5]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[5]_i_3_n_2\
    );
\Range2_V_1_reg_1145[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[5]_i_5_n_2\,
      I2 => pos2_cast_i_fu_498_p1(4),
      I3 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I4 => pos2_cast_i_fu_498_p1(5),
      I5 => \tmp_96_reg_1080[5]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[5]_i_4_n_2\
    );
\Range2_V_1_reg_1145[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(21),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(21),
      O => \Range2_V_1_reg_1145[5]_i_5_n_2\
    );
\Range2_V_1_reg_1145[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[8]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[6]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[7]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(6)
    );
\Range2_V_1_reg_1145[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[18]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[10]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[14]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[6]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[6]_i_2_n_2\
    );
\Range2_V_1_reg_1145[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[6]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \tmp_96_reg_1080[6]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[6]_i_3_n_2\
    );
\Range2_V_1_reg_1145[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(22),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(22),
      O => \Range2_V_1_reg_1145[6]_i_4_n_2\
    );
\Range2_V_1_reg_1145[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[10]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[8]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[7]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(7)
    );
\Range2_V_1_reg_1145[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[9]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[7]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[7]_i_2_n_2\
    );
\Range2_V_1_reg_1145[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[19]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[11]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[15]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[7]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[7]_i_3_n_2\
    );
\Range2_V_1_reg_1145[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[7]_i_5_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \tmp_96_reg_1080[7]_i_1_n_2\,
      O => \Range2_V_1_reg_1145[7]_i_4_n_2\
    );
\Range2_V_1_reg_1145[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(23),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(23),
      O => \Range2_V_1_reg_1145[7]_i_5_n_2\
    );
\Range2_V_1_reg_1145[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[10]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[8]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[9]_i_2_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      O => Range2_V_1_fu_566_p2(8)
    );
\Range2_V_1_reg_1145[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[20]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[12]_i_3_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[16]_i_3_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[8]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[8]_i_2_n_2\
    );
\Range2_V_1_reg_1145[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[8]_i_4_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \Range2_V_1_reg_1145[8]_i_5_n_2\,
      O => \Range2_V_1_reg_1145[8]_i_3_n_2\
    );
\Range2_V_1_reg_1145[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(24),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(24),
      O => \Range2_V_1_reg_1145[8]_i_4_n_2\
    );
\Range2_V_1_reg_1145[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(8),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(8),
      O => \Range2_V_1_reg_1145[8]_i_5_n_2\
    );
\Range2_V_1_reg_1145[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_2_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[10]_i_2_n_2\,
      I3 => \Range2_V_1_reg_1145[51]_i_2_n_2\,
      I4 => \Range2_V_1_reg_1145[51]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[9]_i_2_n_2\,
      O => Range2_V_1_fu_566_p2(9)
    );
\Range2_V_1_reg_1145[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[11]_i_3_n_2\,
      I1 => pos2_cast_i_fu_498_p1(1),
      I2 => \Range2_V_1_reg_1145[9]_i_3_n_2\,
      O => \Range2_V_1_reg_1145[9]_i_2_n_2\
    );
\Range2_V_1_reg_1145[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[21]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[13]_i_4_n_2\,
      I2 => pos2_cast_i_fu_498_p1(2),
      I3 => \Range2_V_1_reg_1145[17]_i_4_n_2\,
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => \Range2_V_1_reg_1145[9]_i_4_n_2\,
      O => \Range2_V_1_reg_1145[9]_i_3_n_2\
    );
\Range2_V_1_reg_1145[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_75_n_2\,
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I3 => pos2_cast_i_fu_498_p1(5),
      I4 => \p_Val2_13_reg_1091[2]_i_56_n_2\,
      O => \Range2_V_1_reg_1145[9]_i_4_n_2\
    );
\Range2_V_1_reg_1145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(0),
      Q => Range2_V_1_reg_1145(0),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(10),
      Q => Range2_V_1_reg_1145(10),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(11),
      Q => Range2_V_1_reg_1145(11),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(12),
      Q => Range2_V_1_reg_1145(12),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(13),
      Q => Range2_V_1_reg_1145(13),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(14),
      Q => Range2_V_1_reg_1145(14),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(15),
      Q => Range2_V_1_reg_1145(15),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(16),
      Q => Range2_V_1_reg_1145(16),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(17),
      Q => Range2_V_1_reg_1145(17),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(18),
      Q => Range2_V_1_reg_1145(18),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(19),
      Q => Range2_V_1_reg_1145(19),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(1),
      Q => Range2_V_1_reg_1145(1),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(20),
      Q => Range2_V_1_reg_1145(20),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(21),
      Q => Range2_V_1_reg_1145(21),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(22),
      Q => Range2_V_1_reg_1145(22),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(23),
      Q => Range2_V_1_reg_1145(23),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(24),
      Q => Range2_V_1_reg_1145(24),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(25),
      Q => Range2_V_1_reg_1145(25),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(26),
      Q => Range2_V_1_reg_1145(26),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(27),
      Q => Range2_V_1_reg_1145(27),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(28),
      Q => Range2_V_1_reg_1145(28),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(29),
      Q => Range2_V_1_reg_1145(29),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(2),
      Q => Range2_V_1_reg_1145(2),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(30),
      Q => Range2_V_1_reg_1145(30),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(31),
      Q => Range2_V_1_reg_1145(31),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(32),
      Q => Range2_V_1_reg_1145(32),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(33),
      Q => Range2_V_1_reg_1145(33),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(34),
      Q => Range2_V_1_reg_1145(34),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(35),
      Q => Range2_V_1_reg_1145(35),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(36),
      Q => Range2_V_1_reg_1145(36),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(37),
      Q => Range2_V_1_reg_1145(37),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(38),
      Q => Range2_V_1_reg_1145(38),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(39),
      Q => Range2_V_1_reg_1145(39),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(3),
      Q => Range2_V_1_reg_1145(3),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(40),
      Q => Range2_V_1_reg_1145(40),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(41),
      Q => Range2_V_1_reg_1145(41),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(42),
      Q => Range2_V_1_reg_1145(42),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(43),
      Q => Range2_V_1_reg_1145(43),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(44),
      Q => Range2_V_1_reg_1145(44),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(45),
      Q => Range2_V_1_reg_1145(45),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(46),
      Q => Range2_V_1_reg_1145(46),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(47),
      Q => Range2_V_1_reg_1145(47),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(48),
      Q => Range2_V_1_reg_1145(48),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(49),
      Q => Range2_V_1_reg_1145(49),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(4),
      Q => Range2_V_1_reg_1145(4),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(50),
      Q => Range2_V_1_reg_1145(50),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(51),
      Q => Range2_V_1_reg_1145(51),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(52),
      Q => Range2_V_1_reg_1145(52),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(53),
      Q => Range2_V_1_reg_1145(53),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(5),
      Q => Range2_V_1_reg_1145(5),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(6),
      Q => Range2_V_1_reg_1145(6),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(7),
      Q => Range2_V_1_reg_1145(7),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(8),
      Q => Range2_V_1_reg_1145(8),
      R => '0'
    );
\Range2_V_1_reg_1145_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => Range2_V_1_fu_566_p2(9),
      Q => Range2_V_1_reg_1145(9),
      R => '0'
    );
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(0),
      I3 => p_0_in1_out,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(1),
      I3 => p_0_in1_out,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(2),
      I3 => p_0_in1_out,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(3),
      I3 => p_0_in1_out,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(4),
      I3 => p_0_in1_out,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(5),
      I3 => p_0_in1_out,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(6),
      I3 => p_0_in1_out,
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => img_5_data_stream_0_full_n,
      I1 => ap_block_pp0_stage0_subdone8_in,
      I2 => ap_enable_reg_pp0_iter27_reg_n_2,
      I3 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4F4"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3__1_n_2\,
      I1 => p_2_in21_out,
      I2 => p_Val2_14_reg_1162(7),
      I3 => p_0_in1_out,
      O => D(7)
    );
\SRL_SIG[0][7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => deleted_zeros_reg_1168,
      I1 => ap_reg_pp0_iter26_isneg_reg_1020,
      I2 => sel_tmp41_i_reg_1173,
      I3 => underflow_reg_1178,
      O => \SRL_SIG[0][7]_i_3__1_n_2\
    );
\SRL_SIG[0][7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FF"
    )
        port map (
      I0 => sel_tmp41_i_reg_1173,
      I1 => ap_reg_pp0_iter26_isneg_reg_1020,
      I2 => deleted_zeros_reg_1168,
      I3 => underflow_reg_1178,
      I4 => ap_reg_pp0_iter26_tmp_2_i_reg_1040,
      I5 => tmp_demorgan_i_fu_838_p2,
      O => p_2_in21_out
    );
\SRL_SIG[0][7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => underflow_reg_1178,
      I1 => ap_reg_pp0_iter26_tmp_2_i_reg_1040,
      I2 => ap_reg_pp0_iter26_tmp_i_i_i_reg_1008,
      I3 => ap_reg_pp0_iter26_tmp_i_i_i_106_reg_1014,
      O => p_0_in1_out
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_pp0_iter26_tmp_i_i_i_106_reg_1014,
      I1 => ap_reg_pp0_iter26_tmp_i_i_i_reg_1008,
      O => tmp_demorgan_i_fu_838_p2
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \^addweighted_u0_ap_ready\,
      I1 => AddWeighted_U0_ap_start,
      I2 => start_for_CvtColor_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_reg_179_reg_n_2_[9]\,
      I2 => \t_V_reg_179_reg_n_2_[4]\,
      I3 => \t_V_reg_179_reg_n_2_[8]\,
      I4 => \t_V_reg_179_reg_n_2_[3]\,
      I5 => \ap_CS_fsm[2]_i_3__4_n_2\,
      O => \^addweighted_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state31,
      I1 => AddWeighted_U0_ap_start,
      I2 => start_for_CvtColor_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => \ap_CS_fsm[3]_i_2__4_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_reg_179_reg_n_2_[9]\,
      I2 => \t_V_reg_179_reg_n_2_[4]\,
      I3 => \t_V_reg_179_reg_n_2_[8]\,
      I4 => \t_V_reg_179_reg_n_2_[3]\,
      I5 => \ap_CS_fsm[2]_i_3__4_n_2\,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[1]\,
      I1 => \t_V_reg_179_reg_n_2_[0]\,
      I2 => \t_V_reg_179_reg_n_2_[5]\,
      I3 => \t_V_reg_179_reg_n_2_[6]\,
      I4 => \t_V_reg_179_reg_n_2_[2]\,
      I5 => \t_V_reg_179_reg_n_2_[7]\,
      O => \ap_CS_fsm[2]_i_3__4_n_2\
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__4_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBBBBBFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter26,
      I1 => ap_enable_reg_pp0_iter27_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond_i_fu_238_p2,
      I5 => ap_block_pp0_stage0_subdone8_in,
      O => \ap_CS_fsm[3]_i_2__4_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state31,
      R => \^ap_rst_n_inv\
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_i_fu_238_p2,
      I4 => p_16_in,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter12,
      Q => ap_enable_reg_pp0_iter13,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter13,
      Q => ap_enable_reg_pp0_iter14,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter14,
      Q => ap_enable_reg_pp0_iter15,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter15,
      Q => ap_enable_reg_pp0_iter16,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter16,
      Q => ap_enable_reg_pp0_iter17,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter17,
      Q => ap_enable_reg_pp0_iter18,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter18,
      Q => ap_enable_reg_pp0_iter19,
      R => \^ap_rst_n_inv\
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_block_pp0_stage0_subdone8_in,
      I4 => exitcond_i_fu_238_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter19,
      Q => ap_enable_reg_pp0_iter20,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter20,
      Q => ap_enable_reg_pp0_iter21,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter22_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter21,
      Q => ap_enable_reg_pp0_iter22,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter22,
      Q => ap_enable_reg_pp0_iter23,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter24_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter23,
      Q => ap_enable_reg_pp0_iter24,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter25_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter24,
      Q => ap_enable_reg_pp0_iter25,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter26_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter25,
      Q => ap_enable_reg_pp0_iter26,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter27_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter26,
      I2 => ap_block_pp0_stage0_subdone8_in,
      I3 => ap_enable_reg_pp0_iter27_reg_n_2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter27_i_1_n_2
    );
ap_enable_reg_pp0_iter27_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter27_i_1_n_2,
      Q => ap_enable_reg_pp0_iter27_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter1_reg_n_2,
      Q => ap_enable_reg_pp0_iter2,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_inv\
    );
ap_idle_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_CvtColor_U0_full_n,
      I3 => AddWeighted_U0_ap_start,
      O => AddWeighted_U0_ap_idle
    );
\ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone8_in,
      CLK => ap_clk,
      D => ap_reg_pp0_iter6_exitcond_i_reg_949,
      Q => \ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5_n_2\
    );
\ap_reg_pp0_iter12_exitcond_i_reg_949_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \ap_reg_pp0_iter11_exitcond_i_reg_949_reg[0]_srl5_n_2\,
      Q => ap_reg_pp0_iter12_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone8_in,
      CLK => ap_clk,
      D => ap_reg_pp0_iter12_exitcond_i_reg_949,
      Q => \ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4_n_2\
    );
\ap_reg_pp0_iter17_exitcond_i_reg_949_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \ap_reg_pp0_iter16_exitcond_i_reg_949_reg[0]_srl4_n_2\,
      Q => ap_reg_pp0_iter17_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \exitcond_i_reg_949_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter1_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone8_in,
      CLK => ap_clk,
      D => ap_reg_pp0_iter17_exitcond_i_reg_949,
      Q => \ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4_n_2\
    );
\ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \ap_reg_pp0_iter21_exitcond_i_reg_949_reg[0]_srl4_n_2\,
      Q => ap_reg_pp0_iter22_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter23_exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter22_exitcond_i_reg_949,
      Q => ap_reg_pp0_iter23_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter24_exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter23_exitcond_i_reg_949,
      Q => ap_reg_pp0_iter24_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_reg_1046(0),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(0),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(1),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(2),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(3),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(3),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(4),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(4),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(5),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(5),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(6),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(6),
      R => '0'
    );
\ap_reg_pp0_iter25_F2_2_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => F2_2_reg_1060(7),
      Q => ap_reg_pp0_iter25_F2_2_reg_1060(7),
      R => '0'
    );
\ap_reg_pp0_iter25_exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter24_exitcond_i_reg_949,
      Q => ap_reg_pp0_iter25_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter25_icmp_reg_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \icmp_reg_1074_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter25_icmp_reg_1074,
      R => '0'
    );
\ap_reg_pp0_iter25_isneg_reg_1020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => isneg_reg_1020,
      Q => ap_reg_pp0_iter25_isneg_reg_1020,
      R => '0'
    );
\ap_reg_pp0_iter25_tmp_2_i_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \tmp_2_i_reg_1040_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter25_tmp_2_i_reg_1040,
      R => '0'
    );
\ap_reg_pp0_iter25_tmp_4_i_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => tmp_4_i_reg_1054,
      Q => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      R => '0'
    );
\ap_reg_pp0_iter25_tmp_6_i3_reg_1067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \tmp_6_i3_reg_1067_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      R => '0'
    );
\ap_reg_pp0_iter25_tmp_i_i_i_106_reg_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => tmp_i_i_i_106_reg_1014,
      Q => ap_reg_pp0_iter25_tmp_i_i_i_106_reg_1014,
      R => '0'
    );
\ap_reg_pp0_iter25_tmp_i_i_i_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \tmp_i_i_i_reg_1008_reg_n_2_[0]\,
      Q => ap_reg_pp0_iter25_tmp_i_i_i_reg_1008,
      R => '0'
    );
\ap_reg_pp0_iter26_exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter25_exitcond_i_reg_949,
      Q => ap_reg_pp0_iter26_exitcond_i_reg_949,
      R => '0'
    );
\ap_reg_pp0_iter26_isneg_reg_1020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter25_isneg_reg_1020,
      Q => ap_reg_pp0_iter26_isneg_reg_1020,
      R => '0'
    );
\ap_reg_pp0_iter26_tmp_2_i_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter25_tmp_2_i_reg_1040,
      Q => ap_reg_pp0_iter26_tmp_2_i_reg_1040,
      R => '0'
    );
\ap_reg_pp0_iter26_tmp_i_i_i_106_reg_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter25_tmp_i_i_i_106_reg_1014,
      Q => ap_reg_pp0_iter26_tmp_i_i_i_106_reg_1014,
      R => '0'
    );
\ap_reg_pp0_iter26_tmp_i_i_i_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => ap_reg_pp0_iter25_tmp_i_i_i_reg_1008,
      Q => ap_reg_pp0_iter26_tmp_i_i_i_reg_1008,
      R => '0'
    );
\ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone8_in,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_exitcond_i_reg_949,
      Q => \ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4_n_2\
    );
\ap_reg_pp0_iter6_exitcond_i_reg_949_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone8_in,
      D => \ap_reg_pp0_iter5_exitcond_i_reg_949_reg[0]_srl4_n_2\,
      Q => ap_reg_pp0_iter6_exitcond_i_reg_949,
      R => '0'
    );
\deleted_zeros_reg_1168[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FDDDDDDD"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_3_n_2\,
      I1 => \deleted_zeros_reg_1168[0]_i_2_n_2\,
      I2 => p_122_i_i_fu_752_p2,
      I3 => tmp_23_i_reg_1134,
      I4 => rev_reg_1115,
      I5 => p_2_in13_out,
      O => deleted_zeros_fu_790_p3
    );
\deleted_zeros_reg_1168[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \deleted_zeros_reg_1168[0]_i_18_n_2\,
      I1 => Range1_all_ones_1_reg_1122,
      I2 => Range2_V_1_reg_1145(37),
      I3 => Range2_V_1_reg_1145(38),
      I4 => \deleted_zeros_reg_1168[0]_i_19_n_2\,
      I5 => \deleted_zeros_reg_1168[0]_i_20_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_10_n_2\
    );
\deleted_zeros_reg_1168[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(49),
      I1 => Range2_V_1_reg_1145(50),
      I2 => Range2_V_1_reg_1145(48),
      I3 => Range2_V_1_reg_1145(46),
      I4 => Range2_V_1_reg_1145(47),
      I5 => Range2_V_1_reg_1145(45),
      O => \deleted_zeros_reg_1168[0]_i_11_n_2\
    );
\deleted_zeros_reg_1168[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(7),
      I1 => Range2_V_1_reg_1145(8),
      I2 => Range2_V_1_reg_1145(6),
      I3 => Range2_V_1_reg_1145(4),
      I4 => Range2_V_1_reg_1145(5),
      I5 => Range2_V_1_reg_1145(3),
      O => \deleted_zeros_reg_1168[0]_i_12_n_2\
    );
\deleted_zeros_reg_1168[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Range2_V_1_reg_1145(8),
      I1 => Range2_V_1_reg_1145(7),
      I2 => Range2_V_1_reg_1145(5),
      I3 => Range2_V_1_reg_1145(4),
      O => \deleted_zeros_reg_1168[0]_i_13_n_2\
    );
\deleted_zeros_reg_1168[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Range2_V_1_reg_1145(10),
      I1 => Range2_V_1_reg_1145(11),
      I2 => Range2_V_1_reg_1145(13),
      I3 => Range2_V_1_reg_1145(14),
      I4 => Range2_V_1_reg_1145(17),
      I5 => Range2_V_1_reg_1145(16),
      O => \deleted_zeros_reg_1168[0]_i_14_n_2\
    );
\deleted_zeros_reg_1168[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Range2_V_1_reg_1145(31),
      I1 => Range2_V_1_reg_1145(32),
      I2 => Range2_V_1_reg_1145(34),
      I3 => Range2_V_1_reg_1145(35),
      I4 => \deleted_zeros_reg_1168[0]_i_21_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_15_n_2\
    );
\deleted_zeros_reg_1168[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Range2_V_1_reg_1145(20),
      I1 => Range2_V_1_reg_1145(19),
      I2 => Range2_V_1_reg_1145(23),
      I3 => Range2_V_1_reg_1145(22),
      I4 => Range2_V_1_reg_1145(21),
      I5 => \deleted_zeros_reg_1168[0]_i_22_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_16_n_2\
    );
\deleted_zeros_reg_1168[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(34),
      I1 => Range2_V_1_reg_1145(35),
      I2 => Range2_V_1_reg_1145(33),
      I3 => Range2_V_1_reg_1145(31),
      I4 => Range2_V_1_reg_1145(32),
      I5 => Range2_V_1_reg_1145(30),
      O => \deleted_zeros_reg_1168[0]_i_17_n_2\
    );
\deleted_zeros_reg_1168[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(43),
      I1 => Range2_V_1_reg_1145(44),
      I2 => Range2_V_1_reg_1145(42),
      I3 => Range2_V_1_reg_1145(40),
      I4 => Range2_V_1_reg_1145(41),
      I5 => Range2_V_1_reg_1145(39),
      O => \deleted_zeros_reg_1168[0]_i_18_n_2\
    );
\deleted_zeros_reg_1168[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Range2_V_1_reg_1145(44),
      I1 => Range2_V_1_reg_1145(43),
      I2 => Range2_V_1_reg_1145(41),
      I3 => Range2_V_1_reg_1145(40),
      O => \deleted_zeros_reg_1168[0]_i_19_n_2\
    );
\deleted_zeros_reg_1168[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00777272"
    )
        port map (
      I0 => sel_tmp34_i_reg_1156,
      I1 => Range1_all_ones_1_reg_1122,
      I2 => \Range1_all_zeros_1_reg_1151_reg_n_2_[0]\,
      I3 => tmp_23_i_reg_1134,
      I4 => rev_reg_1115,
      O => \deleted_zeros_reg_1168[0]_i_2_n_2\
    );
\deleted_zeros_reg_1168[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Range2_V_1_reg_1145(46),
      I1 => Range2_V_1_reg_1145(47),
      I2 => Range2_V_1_reg_1145(49),
      I3 => Range2_V_1_reg_1145(50),
      I4 => Range2_V_1_reg_1145(53),
      I5 => Range2_V_1_reg_1145(52),
      O => \deleted_zeros_reg_1168[0]_i_20_n_2\
    );
\deleted_zeros_reg_1168[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Range2_V_1_reg_1145(29),
      I1 => Range2_V_1_reg_1145(28),
      I2 => Range2_V_1_reg_1145(26),
      I3 => Range2_V_1_reg_1145(25),
      O => \deleted_zeros_reg_1168[0]_i_21_n_2\
    );
\deleted_zeros_reg_1168[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(28),
      I1 => Range2_V_1_reg_1145(29),
      I2 => Range2_V_1_reg_1145(27),
      I3 => Range2_V_1_reg_1145(25),
      I4 => Range2_V_1_reg_1145(26),
      I5 => Range2_V_1_reg_1145(24),
      O => \deleted_zeros_reg_1168[0]_i_22_n_2\
    );
\deleted_zeros_reg_1168[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \deleted_zeros_reg_1168[0]_i_5_n_2\,
      I1 => \deleted_zeros_reg_1168[0]_i_6_n_2\,
      I2 => \deleted_zeros_reg_1168[0]_i_7_n_2\,
      I3 => \deleted_zeros_reg_1168[0]_i_8_n_2\,
      I4 => \deleted_zeros_reg_1168[0]_i_9_n_2\,
      O => p_122_i_i_fu_752_p2
    );
\deleted_zeros_reg_1168[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => tmp_101_fu_610_p3,
      I1 => sel_tmp3_i_reg_1103,
      I2 => ap_reg_pp0_iter25_icmp_reg_1074,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      O => p_2_in13_out
    );
\deleted_zeros_reg_1168[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A020000"
    )
        port map (
      I0 => \deleted_zeros_reg_1168[0]_i_10_n_2\,
      I1 => Range2_V_1_reg_1145(51),
      I2 => Range2_V_1_reg_1145(53),
      I3 => Range2_V_1_reg_1145(52),
      I4 => \deleted_zeros_reg_1168[0]_i_11_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_5_n_2\
    );
\deleted_zeros_reg_1168[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \deleted_zeros_reg_1168[0]_i_12_n_2\,
      I1 => Range2_V_1_reg_1145(0),
      I2 => Range2_V_1_reg_1145(1),
      I3 => Range2_V_1_reg_1145(2),
      I4 => \deleted_zeros_reg_1168[0]_i_13_n_2\,
      I5 => \deleted_zeros_reg_1168[0]_i_14_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_6_n_2\
    );
\deleted_zeros_reg_1168[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(13),
      I1 => Range2_V_1_reg_1145(14),
      I2 => Range2_V_1_reg_1145(12),
      I3 => Range2_V_1_reg_1145(10),
      I4 => Range2_V_1_reg_1145(11),
      I5 => Range2_V_1_reg_1145(9),
      O => \deleted_zeros_reg_1168[0]_i_7_n_2\
    );
\deleted_zeros_reg_1168[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => Range2_V_1_reg_1145(19),
      I1 => Range2_V_1_reg_1145(20),
      I2 => Range2_V_1_reg_1145(18),
      I3 => Range2_V_1_reg_1145(16),
      I4 => Range2_V_1_reg_1145(17),
      I5 => Range2_V_1_reg_1145(15),
      O => \deleted_zeros_reg_1168[0]_i_8_n_2\
    );
\deleted_zeros_reg_1168[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000800000000"
    )
        port map (
      I0 => \deleted_zeros_reg_1168[0]_i_15_n_2\,
      I1 => \deleted_zeros_reg_1168[0]_i_16_n_2\,
      I2 => Range2_V_1_reg_1145(36),
      I3 => Range2_V_1_reg_1145(38),
      I4 => Range2_V_1_reg_1145(37),
      I5 => \deleted_zeros_reg_1168[0]_i_17_n_2\,
      O => \deleted_zeros_reg_1168[0]_i_9_n_2\
    );
\deleted_zeros_reg_1168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => deleted_zeros_fu_790_p3,
      Q => deleted_zeros_reg_1168,
      R => '0'
    );
\exitcond_i_reg_949[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(1),
      I1 => \t_V_4_reg_190_reg__0\(8),
      I2 => \t_V_4_reg_190_reg__0\(2),
      I3 => \exitcond_i_reg_949[0]_i_2_n_2\,
      I4 => \exitcond_i_reg_949[0]_i_3_n_2\,
      O => exitcond_i_fu_238_p2
    );
\exitcond_i_reg_949[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(9),
      I1 => \t_V_4_reg_190_reg__0\(0),
      I2 => \t_V_4_reg_190_reg__0\(4),
      I3 => \t_V_4_reg_190_reg__0\(3),
      O => \exitcond_i_reg_949[0]_i_2_n_2\
    );
\exitcond_i_reg_949[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(7),
      I1 => \t_V_4_reg_190_reg__0\(6),
      I2 => \t_V_4_reg_190_reg__0\(10),
      I3 => \t_V_4_reg_190_reg__0\(5),
      O => \exitcond_i_reg_949[0]_i_3_n_2\
    );
\exitcond_i_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => exitcond_i_fu_238_p2,
      Q => \exitcond_i_reg_949_reg_n_2_[0]\,
      R => '0'
    );
\i_V_reg_944[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[0]\,
      O => i_V_fu_232_p2(0)
    );
\i_V_reg_944[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[0]\,
      I1 => \t_V_reg_179_reg_n_2_[1]\,
      O => i_V_fu_232_p2(1)
    );
\i_V_reg_944[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[2]\,
      I1 => \t_V_reg_179_reg_n_2_[1]\,
      I2 => \t_V_reg_179_reg_n_2_[0]\,
      O => i_V_fu_232_p2(2)
    );
\i_V_reg_944[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[3]\,
      I1 => \t_V_reg_179_reg_n_2_[0]\,
      I2 => \t_V_reg_179_reg_n_2_[1]\,
      I3 => \t_V_reg_179_reg_n_2_[2]\,
      O => i_V_fu_232_p2(3)
    );
\i_V_reg_944[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[4]\,
      I1 => \t_V_reg_179_reg_n_2_[2]\,
      I2 => \t_V_reg_179_reg_n_2_[1]\,
      I3 => \t_V_reg_179_reg_n_2_[0]\,
      I4 => \t_V_reg_179_reg_n_2_[3]\,
      O => i_V_fu_232_p2(4)
    );
\i_V_reg_944[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[5]\,
      I1 => \t_V_reg_179_reg_n_2_[3]\,
      I2 => \t_V_reg_179_reg_n_2_[0]\,
      I3 => \t_V_reg_179_reg_n_2_[1]\,
      I4 => \t_V_reg_179_reg_n_2_[2]\,
      I5 => \t_V_reg_179_reg_n_2_[4]\,
      O => i_V_fu_232_p2(5)
    );
\i_V_reg_944[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[6]\,
      I1 => \i_V_reg_944[9]_i_2_n_2\,
      O => i_V_fu_232_p2(6)
    );
\i_V_reg_944[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[7]\,
      I1 => \i_V_reg_944[9]_i_2_n_2\,
      I2 => \t_V_reg_179_reg_n_2_[6]\,
      O => i_V_fu_232_p2(7)
    );
\i_V_reg_944[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[8]\,
      I1 => \t_V_reg_179_reg_n_2_[6]\,
      I2 => \i_V_reg_944[9]_i_2_n_2\,
      I3 => \t_V_reg_179_reg_n_2_[7]\,
      O => i_V_fu_232_p2(8)
    );
\i_V_reg_944[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[9]\,
      I1 => \t_V_reg_179_reg_n_2_[7]\,
      I2 => \i_V_reg_944[9]_i_2_n_2\,
      I3 => \t_V_reg_179_reg_n_2_[6]\,
      I4 => \t_V_reg_179_reg_n_2_[8]\,
      O => i_V_fu_232_p2(9)
    );
\i_V_reg_944[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_179_reg_n_2_[5]\,
      I1 => \t_V_reg_179_reg_n_2_[3]\,
      I2 => \t_V_reg_179_reg_n_2_[0]\,
      I3 => \t_V_reg_179_reg_n_2_[1]\,
      I4 => \t_V_reg_179_reg_n_2_[2]\,
      I5 => \t_V_reg_179_reg_n_2_[4]\,
      O => \i_V_reg_944[9]_i_2_n_2\
    );
\i_V_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(0),
      Q => i_V_reg_944(0),
      R => '0'
    );
\i_V_reg_944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(1),
      Q => i_V_reg_944(1),
      R => '0'
    );
\i_V_reg_944_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(2),
      Q => i_V_reg_944(2),
      R => '0'
    );
\i_V_reg_944_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(3),
      Q => i_V_reg_944(3),
      R => '0'
    );
\i_V_reg_944_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(4),
      Q => i_V_reg_944(4),
      R => '0'
    );
\i_V_reg_944_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(5),
      Q => i_V_reg_944(5),
      R => '0'
    );
\i_V_reg_944_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(6),
      Q => i_V_reg_944(6),
      R => '0'
    );
\i_V_reg_944_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(7),
      Q => i_V_reg_944(7),
      R => '0'
    );
\i_V_reg_944_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(8),
      Q => i_V_reg_944(8),
      R => '0'
    );
\i_V_reg_944_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_232_p2(9),
      Q => i_V_reg_944(9),
      R => '0'
    );
\icmp_reg_1074[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => F2_2_reg_10600,
      I1 => \icmp_reg_1074_reg_n_2_[0]\,
      I2 => sel0(6),
      I3 => sel0(8),
      I4 => \icmp_reg_1074[0]_i_2_n_2\,
      I5 => sel0(5),
      O => \icmp_reg_1074[0]_i_1_n_2\
    );
\icmp_reg_1074[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFFFFFF3FAFA"
    )
        port map (
      I0 => tmp_5_i2_fu_339_p2(7),
      I1 => \F2_2_reg_1060[7]_i_2_n_2\,
      I2 => \icmp_reg_1074[0]_i_3_n_2\,
      I3 => F2_fu_327_p2(6),
      I4 => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      I5 => tmp_5_i2_fu_339_p2(6),
      O => \icmp_reg_1074[0]_i_2_n_2\
    );
\icmp_reg_1074[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => sel0(7),
      I3 => sel0(0),
      I4 => F2_2_reg_10600,
      O => \icmp_reg_1074[0]_i_3_n_2\
    );
\icmp_reg_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1074[0]_i_1_n_2\,
      Q => \icmp_reg_1074_reg_n_2_[0]\,
      R => '0'
    );
image_filter_daddrcU_U74: entity work.filtro_image_filter_0_0_image_filter_daddrcU
     port map (
      D(63 downto 0) => grp_fu_201_p2(63 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone8_in => ap_block_pp0_stage0_subdone8_in,
      ap_clk => ap_clk,
      \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0\ => ap_enable_reg_pp0_iter27_reg_n_2,
      \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_0\ => ap_enable_reg_pp0_iter1_reg_n_2,
      \ap_reg_pp0_iter22_exitcond_i_reg_949_reg[0]__0_1\ => \exitcond_i_reg_949_reg_n_2_[0]\,
      ap_reg_pp0_iter26_exitcond_i_reg_949 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      ce_r => ce_r,
      \din0_buf1_reg[63]_0\(63 downto 0) => t1_reg_988(63 downto 0),
      \din1_buf1_reg[63]_0\(63 downto 0) => t2_reg_993(63 downto 0),
      img_3_data_stream_0_empty_n => img_3_data_stream_0_empty_n,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_5_data_stream_0_full_n => img_5_data_stream_0_full_n,
      p_16_in => p_16_in
    );
image_filter_daddrcU_U75: entity work.filtro_image_filter_0_0_image_filter_daddrcU_45
     port map (
      D(63 downto 0) => grp_fu_205_p2(63 downto 0),
      Q(63 downto 0) => tmp_42_i_reg_998(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      p_16_in => p_16_in
    );
image_filter_dmulsc4_U76: entity work.filtro_image_filter_0_0_image_filter_dmulsc4
     port map (
      D(63 downto 0) => grp_fu_210_p2(63 downto 0),
      Q(63 downto 0) => tmp_39_i_reg_978(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      p_16_in => p_16_in
    );
image_filter_dmulsc4_U77: entity work.filtro_image_filter_0_0_image_filter_dmulsc4_46
     port map (
      D(63 downto 0) => grp_fu_215_p2(63 downto 0),
      Q(63 downto 0) => tmp_41_i_reg_983(63 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      p_16_in => p_16_in
    );
image_filter_sitotde_U78: entity work.filtro_image_filter_0_0_image_filter_sitotde
     port map (
      D(63 downto 0) => grp_fu_220_p1(63 downto 0),
      Q(7 downto 0) => tmp_106_reg_958(7 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      p_16_in => p_16_in
    );
image_filter_sitotde_U79: entity work.filtro_image_filter_0_0_image_filter_sitotde_47
     port map (
      D(63 downto 0) => grp_fu_223_p1(63 downto 0),
      Q(7 downto 0) => tmp_107_reg_963(7 downto 0),
      ap_clk => ap_clk,
      ce_r => ce_r,
      p_16_in => p_16_in
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
        port map (
      I0 => img_4_data_stream_0_empty_n,
      I1 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => p_16_in,
      I4 => \mOutPtr_reg[0]_1\,
      O => internal_empty_n_reg_2
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => img_5_data_stream_0_empty_n,
      I1 => CvtColor_U0_p_dst_data_stream_2_V_write,
      I2 => img_5_data_stream_0_full_n,
      I3 => ap_block_pp0_stage0_subdone8_in,
      I4 => ap_enable_reg_pp0_iter27_reg_n_2,
      I5 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      O => internal_empty_n_reg_3
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
        port map (
      I0 => img_3_data_stream_0_empty_n,
      I1 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => p_16_in,
      I4 => \mOutPtr_reg[0]\,
      O => internal_empty_n_reg_1
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_16_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I3 => img_3_data_stream_0_empty_n,
      I4 => \mOutPtr_reg[0]\,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_16_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I3 => img_4_data_stream_0_empty_n,
      I4 => \mOutPtr_reg[0]_1\,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => CvtColor_U0_p_dst_data_stream_2_V_write,
      I1 => img_5_data_stream_0_empty_n,
      I2 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      I3 => ap_enable_reg_pp0_iter27_reg_n_2,
      I4 => ap_block_pp0_stage0_subdone8_in,
      I5 => img_5_data_stream_0_full_n,
      O => mOutPtr110_out_1
    );
\isneg_reg_1020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => p_0_in,
      Q => isneg_reg_1020,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF20002000DFFF"
    )
        port map (
      I0 => img_3_data_stream_0_empty_n,
      I1 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => p_16_in,
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[0]_0\,
      O => internal_empty_n_reg
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF20002000DFFF"
    )
        port map (
      I0 => img_4_data_stream_0_empty_n,
      I1 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => p_16_in,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg[0]_2\,
      O => internal_empty_n_reg_0
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => ap_reg_pp0_iter26_exitcond_i_reg_949,
      I1 => ap_enable_reg_pp0_iter27_reg_n_2,
      I2 => ap_block_pp0_stage0_subdone8_in,
      I3 => img_5_data_stream_0_full_n,
      O => \ap_reg_pp0_iter26_exitcond_i_reg_949_reg[0]_0\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_reg_949_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => p_16_in,
      O => AddWeighted_U0_src1_data_stream_V_read
    );
\man_V_1_reg_1035[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(11),
      O => \man_V_1_reg_1035[11]_i_2_n_2\
    );
\man_V_1_reg_1035[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(10),
      O => \man_V_1_reg_1035[11]_i_3_n_2\
    );
\man_V_1_reg_1035[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(9),
      O => \man_V_1_reg_1035[11]_i_4_n_2\
    );
\man_V_1_reg_1035[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(8),
      O => \man_V_1_reg_1035[11]_i_5_n_2\
    );
\man_V_1_reg_1035[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(15),
      O => \man_V_1_reg_1035[15]_i_2_n_2\
    );
\man_V_1_reg_1035[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(14),
      O => \man_V_1_reg_1035[15]_i_3_n_2\
    );
\man_V_1_reg_1035[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(13),
      O => \man_V_1_reg_1035[15]_i_4_n_2\
    );
\man_V_1_reg_1035[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(12),
      O => \man_V_1_reg_1035[15]_i_5_n_2\
    );
\man_V_1_reg_1035[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(19),
      O => \man_V_1_reg_1035[19]_i_2_n_2\
    );
\man_V_1_reg_1035[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(18),
      O => \man_V_1_reg_1035[19]_i_3_n_2\
    );
\man_V_1_reg_1035[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(17),
      O => \man_V_1_reg_1035[19]_i_4_n_2\
    );
\man_V_1_reg_1035[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(16),
      O => \man_V_1_reg_1035[19]_i_5_n_2\
    );
\man_V_1_reg_1035[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(23),
      O => \man_V_1_reg_1035[23]_i_2_n_2\
    );
\man_V_1_reg_1035[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(22),
      O => \man_V_1_reg_1035[23]_i_3_n_2\
    );
\man_V_1_reg_1035[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(21),
      O => \man_V_1_reg_1035[23]_i_4_n_2\
    );
\man_V_1_reg_1035[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(20),
      O => \man_V_1_reg_1035[23]_i_5_n_2\
    );
\man_V_1_reg_1035[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(27),
      O => \man_V_1_reg_1035[27]_i_2_n_2\
    );
\man_V_1_reg_1035[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(26),
      O => \man_V_1_reg_1035[27]_i_3_n_2\
    );
\man_V_1_reg_1035[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(25),
      O => \man_V_1_reg_1035[27]_i_4_n_2\
    );
\man_V_1_reg_1035[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(24),
      O => \man_V_1_reg_1035[27]_i_5_n_2\
    );
\man_V_1_reg_1035[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(31),
      O => \man_V_1_reg_1035[31]_i_2_n_2\
    );
\man_V_1_reg_1035[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(30),
      O => \man_V_1_reg_1035[31]_i_3_n_2\
    );
\man_V_1_reg_1035[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(29),
      O => \man_V_1_reg_1035[31]_i_4_n_2\
    );
\man_V_1_reg_1035[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(28),
      O => \man_V_1_reg_1035[31]_i_5_n_2\
    );
\man_V_1_reg_1035[35]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(35),
      O => \man_V_1_reg_1035[35]_i_2_n_2\
    );
\man_V_1_reg_1035[35]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(34),
      O => \man_V_1_reg_1035[35]_i_3_n_2\
    );
\man_V_1_reg_1035[35]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(33),
      O => \man_V_1_reg_1035[35]_i_4_n_2\
    );
\man_V_1_reg_1035[35]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(32),
      O => \man_V_1_reg_1035[35]_i_5_n_2\
    );
\man_V_1_reg_1035[39]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(39),
      O => \man_V_1_reg_1035[39]_i_2_n_2\
    );
\man_V_1_reg_1035[39]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(38),
      O => \man_V_1_reg_1035[39]_i_3_n_2\
    );
\man_V_1_reg_1035[39]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(37),
      O => \man_V_1_reg_1035[39]_i_4_n_2\
    );
\man_V_1_reg_1035[39]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(36),
      O => \man_V_1_reg_1035[39]_i_5_n_2\
    );
\man_V_1_reg_1035[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(3),
      O => \man_V_1_reg_1035[3]_i_2_n_2\
    );
\man_V_1_reg_1035[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(2),
      O => \man_V_1_reg_1035[3]_i_3_n_2\
    );
\man_V_1_reg_1035[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(1),
      O => \man_V_1_reg_1035[3]_i_4_n_2\
    );
\man_V_1_reg_1035[43]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(43),
      O => \man_V_1_reg_1035[43]_i_2_n_2\
    );
\man_V_1_reg_1035[43]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(42),
      O => \man_V_1_reg_1035[43]_i_3_n_2\
    );
\man_V_1_reg_1035[43]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(41),
      O => \man_V_1_reg_1035[43]_i_4_n_2\
    );
\man_V_1_reg_1035[43]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(40),
      O => \man_V_1_reg_1035[43]_i_5_n_2\
    );
\man_V_1_reg_1035[47]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(47),
      O => \man_V_1_reg_1035[47]_i_2_n_2\
    );
\man_V_1_reg_1035[47]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(46),
      O => \man_V_1_reg_1035[47]_i_3_n_2\
    );
\man_V_1_reg_1035[47]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(45),
      O => \man_V_1_reg_1035[47]_i_4_n_2\
    );
\man_V_1_reg_1035[47]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(44),
      O => \man_V_1_reg_1035[47]_i_5_n_2\
    );
\man_V_1_reg_1035[51]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(51),
      O => \man_V_1_reg_1035[51]_i_2_n_2\
    );
\man_V_1_reg_1035[51]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(50),
      O => \man_V_1_reg_1035[51]_i_3_n_2\
    );
\man_V_1_reg_1035[51]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(49),
      O => \man_V_1_reg_1035[51]_i_4_n_2\
    );
\man_V_1_reg_1035[51]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(48),
      O => \man_V_1_reg_1035[51]_i_5_n_2\
    );
\man_V_1_reg_1035[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(7),
      O => \man_V_1_reg_1035[7]_i_2_n_2\
    );
\man_V_1_reg_1035[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(6),
      O => \man_V_1_reg_1035[7]_i_3_n_2\
    );
\man_V_1_reg_1035[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(5),
      O => \man_V_1_reg_1035[7]_i_4_n_2\
    );
\man_V_1_reg_1035[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(4),
      O => \man_V_1_reg_1035[7]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[3]_i_1_n_9\,
      Q => man_V_1_reg_1035(0),
      R => '0'
    );
\man_V_1_reg_1035_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[11]_i_1_n_7\,
      Q => man_V_1_reg_1035(10),
      R => '0'
    );
\man_V_1_reg_1035_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[11]_i_1_n_6\,
      Q => man_V_1_reg_1035(11),
      R => '0'
    );
\man_V_1_reg_1035_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[7]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[11]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[11]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[11]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[11]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[11]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[11]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[11]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[11]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[11]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[11]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[11]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[15]_i_1_n_9\,
      Q => man_V_1_reg_1035(12),
      R => '0'
    );
\man_V_1_reg_1035_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[15]_i_1_n_8\,
      Q => man_V_1_reg_1035(13),
      R => '0'
    );
\man_V_1_reg_1035_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[15]_i_1_n_7\,
      Q => man_V_1_reg_1035(14),
      R => '0'
    );
\man_V_1_reg_1035_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[15]_i_1_n_6\,
      Q => man_V_1_reg_1035(15),
      R => '0'
    );
\man_V_1_reg_1035_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[11]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[15]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[15]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[15]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[15]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[15]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[15]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[15]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[15]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[15]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[15]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[15]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[19]_i_1_n_9\,
      Q => man_V_1_reg_1035(16),
      R => '0'
    );
\man_V_1_reg_1035_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[19]_i_1_n_8\,
      Q => man_V_1_reg_1035(17),
      R => '0'
    );
\man_V_1_reg_1035_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[19]_i_1_n_7\,
      Q => man_V_1_reg_1035(18),
      R => '0'
    );
\man_V_1_reg_1035_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[19]_i_1_n_6\,
      Q => man_V_1_reg_1035(19),
      R => '0'
    );
\man_V_1_reg_1035_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[15]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[19]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[19]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[19]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[19]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[19]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[19]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[19]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[19]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[19]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[19]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[19]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[3]_i_1_n_8\,
      Q => man_V_1_reg_1035(1),
      R => '0'
    );
\man_V_1_reg_1035_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[23]_i_1_n_9\,
      Q => man_V_1_reg_1035(20),
      R => '0'
    );
\man_V_1_reg_1035_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[23]_i_1_n_8\,
      Q => man_V_1_reg_1035(21),
      R => '0'
    );
\man_V_1_reg_1035_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[23]_i_1_n_7\,
      Q => man_V_1_reg_1035(22),
      R => '0'
    );
\man_V_1_reg_1035_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[23]_i_1_n_6\,
      Q => man_V_1_reg_1035(23),
      R => '0'
    );
\man_V_1_reg_1035_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[19]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[23]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[23]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[23]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[23]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[23]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[23]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[23]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[23]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[23]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[23]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[23]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[27]_i_1_n_9\,
      Q => man_V_1_reg_1035(24),
      R => '0'
    );
\man_V_1_reg_1035_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[27]_i_1_n_8\,
      Q => man_V_1_reg_1035(25),
      R => '0'
    );
\man_V_1_reg_1035_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[27]_i_1_n_7\,
      Q => man_V_1_reg_1035(26),
      R => '0'
    );
\man_V_1_reg_1035_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[27]_i_1_n_6\,
      Q => man_V_1_reg_1035(27),
      R => '0'
    );
\man_V_1_reg_1035_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[23]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[27]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[27]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[27]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[27]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[27]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[27]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[27]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[27]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[27]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[27]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[27]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[31]_i_1_n_9\,
      Q => man_V_1_reg_1035(28),
      R => '0'
    );
\man_V_1_reg_1035_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[31]_i_1_n_8\,
      Q => man_V_1_reg_1035(29),
      R => '0'
    );
\man_V_1_reg_1035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[3]_i_1_n_7\,
      Q => man_V_1_reg_1035(2),
      R => '0'
    );
\man_V_1_reg_1035_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[31]_i_1_n_7\,
      Q => man_V_1_reg_1035(30),
      R => '0'
    );
\man_V_1_reg_1035_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[31]_i_1_n_6\,
      Q => man_V_1_reg_1035(31),
      R => '0'
    );
\man_V_1_reg_1035_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[27]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[31]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[31]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[31]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[31]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[31]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[31]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[31]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[31]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[31]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[31]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[31]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[35]_i_1_n_9\,
      Q => man_V_1_reg_1035(32),
      R => '0'
    );
\man_V_1_reg_1035_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[35]_i_1_n_8\,
      Q => man_V_1_reg_1035(33),
      R => '0'
    );
\man_V_1_reg_1035_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[35]_i_1_n_7\,
      Q => man_V_1_reg_1035(34),
      R => '0'
    );
\man_V_1_reg_1035_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[35]_i_1_n_6\,
      Q => man_V_1_reg_1035(35),
      R => '0'
    );
\man_V_1_reg_1035_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[31]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[35]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[35]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[35]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[35]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[35]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[35]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[35]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[35]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[35]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[35]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[35]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[35]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[39]_i_1_n_9\,
      Q => man_V_1_reg_1035(36),
      R => '0'
    );
\man_V_1_reg_1035_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[39]_i_1_n_8\,
      Q => man_V_1_reg_1035(37),
      R => '0'
    );
\man_V_1_reg_1035_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[39]_i_1_n_7\,
      Q => man_V_1_reg_1035(38),
      R => '0'
    );
\man_V_1_reg_1035_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[39]_i_1_n_6\,
      Q => man_V_1_reg_1035(39),
      R => '0'
    );
\man_V_1_reg_1035_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[35]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[39]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[39]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[39]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[39]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[39]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[39]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[39]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[39]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[39]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[39]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[39]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[39]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[3]_i_1_n_6\,
      Q => man_V_1_reg_1035(3),
      R => '0'
    );
\man_V_1_reg_1035_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \man_V_1_reg_1035_reg[3]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[3]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[3]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \man_V_1_reg_1035_reg[3]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[3]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[3]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[3]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[3]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[3]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[3]_i_4_n_2\,
      S(0) => tmp_1_i_fu_303_p3(0)
    );
\man_V_1_reg_1035_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[43]_i_1_n_9\,
      Q => man_V_1_reg_1035(40),
      R => '0'
    );
\man_V_1_reg_1035_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[43]_i_1_n_8\,
      Q => man_V_1_reg_1035(41),
      R => '0'
    );
\man_V_1_reg_1035_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[43]_i_1_n_7\,
      Q => man_V_1_reg_1035(42),
      R => '0'
    );
\man_V_1_reg_1035_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[43]_i_1_n_6\,
      Q => man_V_1_reg_1035(43),
      R => '0'
    );
\man_V_1_reg_1035_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[39]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[43]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[43]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[43]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[43]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[43]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[43]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[43]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[43]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[43]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[43]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[43]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[43]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[47]_i_1_n_9\,
      Q => man_V_1_reg_1035(44),
      R => '0'
    );
\man_V_1_reg_1035_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[47]_i_1_n_8\,
      Q => man_V_1_reg_1035(45),
      R => '0'
    );
\man_V_1_reg_1035_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[47]_i_1_n_7\,
      Q => man_V_1_reg_1035(46),
      R => '0'
    );
\man_V_1_reg_1035_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[47]_i_1_n_6\,
      Q => man_V_1_reg_1035(47),
      R => '0'
    );
\man_V_1_reg_1035_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[43]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[47]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[47]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[47]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[47]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[47]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[47]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[47]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[47]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[47]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[47]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[47]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[47]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[51]_i_1_n_9\,
      Q => man_V_1_reg_1035(48),
      R => '0'
    );
\man_V_1_reg_1035_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[51]_i_1_n_8\,
      Q => man_V_1_reg_1035(49),
      R => '0'
    );
\man_V_1_reg_1035_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[7]_i_1_n_9\,
      Q => man_V_1_reg_1035(4),
      R => '0'
    );
\man_V_1_reg_1035_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[51]_i_1_n_7\,
      Q => man_V_1_reg_1035(50),
      R => '0'
    );
\man_V_1_reg_1035_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[51]_i_1_n_6\,
      Q => man_V_1_reg_1035(51),
      R => '0'
    );
\man_V_1_reg_1035_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[47]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[51]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[51]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[51]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[51]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[51]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[51]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[51]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[51]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[51]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[51]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[51]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[51]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[52]_i_1_n_5\,
      Q => man_V_1_reg_1035(52),
      R => '0'
    );
\man_V_1_reg_1035_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[51]_i_1_n_2\,
      CO(3 downto 1) => \NLW_man_V_1_reg_1035_reg[52]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \man_V_1_reg_1035_reg[52]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_man_V_1_reg_1035_reg[52]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\man_V_1_reg_1035_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[7]_i_1_n_8\,
      Q => man_V_1_reg_1035(5),
      R => '0'
    );
\man_V_1_reg_1035_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[7]_i_1_n_7\,
      Q => man_V_1_reg_1035(6),
      R => '0'
    );
\man_V_1_reg_1035_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[7]_i_1_n_6\,
      Q => man_V_1_reg_1035(7),
      R => '0'
    );
\man_V_1_reg_1035_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \man_V_1_reg_1035_reg[3]_i_1_n_2\,
      CO(3) => \man_V_1_reg_1035_reg[7]_i_1_n_2\,
      CO(2) => \man_V_1_reg_1035_reg[7]_i_1_n_3\,
      CO(1) => \man_V_1_reg_1035_reg[7]_i_1_n_4\,
      CO(0) => \man_V_1_reg_1035_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \man_V_1_reg_1035_reg[7]_i_1_n_6\,
      O(2) => \man_V_1_reg_1035_reg[7]_i_1_n_7\,
      O(1) => \man_V_1_reg_1035_reg[7]_i_1_n_8\,
      O(0) => \man_V_1_reg_1035_reg[7]_i_1_n_9\,
      S(3) => \man_V_1_reg_1035[7]_i_2_n_2\,
      S(2) => \man_V_1_reg_1035[7]_i_3_n_2\,
      S(1) => \man_V_1_reg_1035[7]_i_4_n_2\,
      S(0) => \man_V_1_reg_1035[7]_i_5_n_2\
    );
\man_V_1_reg_1035_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[11]_i_1_n_9\,
      Q => man_V_1_reg_1035(8),
      R => '0'
    );
\man_V_1_reg_1035_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \man_V_1_reg_1035_reg[11]_i_1_n_8\,
      Q => man_V_1_reg_1035(9),
      R => '0'
    );
\p_Result_s_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(0),
      Q => \p_Result_s_reg_1030_reg__1\(0),
      R => '0'
    );
\p_Result_s_reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(10),
      Q => \p_Result_s_reg_1030_reg__1\(10),
      R => '0'
    );
\p_Result_s_reg_1030_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(11),
      Q => \p_Result_s_reg_1030_reg__1\(11),
      R => '0'
    );
\p_Result_s_reg_1030_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(12),
      Q => \p_Result_s_reg_1030_reg__1\(12),
      R => '0'
    );
\p_Result_s_reg_1030_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(13),
      Q => \p_Result_s_reg_1030_reg__1\(13),
      R => '0'
    );
\p_Result_s_reg_1030_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(14),
      Q => \p_Result_s_reg_1030_reg__1\(14),
      R => '0'
    );
\p_Result_s_reg_1030_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(15),
      Q => \p_Result_s_reg_1030_reg__1\(15),
      R => '0'
    );
\p_Result_s_reg_1030_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(16),
      Q => \p_Result_s_reg_1030_reg__1\(16),
      R => '0'
    );
\p_Result_s_reg_1030_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(17),
      Q => \p_Result_s_reg_1030_reg__1\(17),
      R => '0'
    );
\p_Result_s_reg_1030_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(18),
      Q => \p_Result_s_reg_1030_reg__1\(18),
      R => '0'
    );
\p_Result_s_reg_1030_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(19),
      Q => \p_Result_s_reg_1030_reg__1\(19),
      R => '0'
    );
\p_Result_s_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(1),
      Q => \p_Result_s_reg_1030_reg__1\(1),
      R => '0'
    );
\p_Result_s_reg_1030_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(20),
      Q => \p_Result_s_reg_1030_reg__1\(20),
      R => '0'
    );
\p_Result_s_reg_1030_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(21),
      Q => \p_Result_s_reg_1030_reg__1\(21),
      R => '0'
    );
\p_Result_s_reg_1030_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(22),
      Q => \p_Result_s_reg_1030_reg__1\(22),
      R => '0'
    );
\p_Result_s_reg_1030_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(23),
      Q => \p_Result_s_reg_1030_reg__1\(23),
      R => '0'
    );
\p_Result_s_reg_1030_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(24),
      Q => \p_Result_s_reg_1030_reg__1\(24),
      R => '0'
    );
\p_Result_s_reg_1030_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(25),
      Q => \p_Result_s_reg_1030_reg__1\(25),
      R => '0'
    );
\p_Result_s_reg_1030_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(26),
      Q => \p_Result_s_reg_1030_reg__1\(26),
      R => '0'
    );
\p_Result_s_reg_1030_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(27),
      Q => \p_Result_s_reg_1030_reg__1\(27),
      R => '0'
    );
\p_Result_s_reg_1030_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(28),
      Q => \p_Result_s_reg_1030_reg__1\(28),
      R => '0'
    );
\p_Result_s_reg_1030_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(29),
      Q => \p_Result_s_reg_1030_reg__1\(29),
      R => '0'
    );
\p_Result_s_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(2),
      Q => \p_Result_s_reg_1030_reg__1\(2),
      R => '0'
    );
\p_Result_s_reg_1030_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(30),
      Q => \p_Result_s_reg_1030_reg__1\(30),
      R => '0'
    );
\p_Result_s_reg_1030_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(31),
      Q => \p_Result_s_reg_1030_reg__1\(31),
      R => '0'
    );
\p_Result_s_reg_1030_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(32),
      Q => \p_Result_s_reg_1030_reg__1\(32),
      R => '0'
    );
\p_Result_s_reg_1030_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(33),
      Q => \p_Result_s_reg_1030_reg__1\(33),
      R => '0'
    );
\p_Result_s_reg_1030_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(34),
      Q => \p_Result_s_reg_1030_reg__1\(34),
      R => '0'
    );
\p_Result_s_reg_1030_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(35),
      Q => \p_Result_s_reg_1030_reg__1\(35),
      R => '0'
    );
\p_Result_s_reg_1030_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(36),
      Q => \p_Result_s_reg_1030_reg__1\(36),
      R => '0'
    );
\p_Result_s_reg_1030_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(37),
      Q => \p_Result_s_reg_1030_reg__1\(37),
      R => '0'
    );
\p_Result_s_reg_1030_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(38),
      Q => \p_Result_s_reg_1030_reg__1\(38),
      R => '0'
    );
\p_Result_s_reg_1030_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(39),
      Q => \p_Result_s_reg_1030_reg__1\(39),
      R => '0'
    );
\p_Result_s_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(3),
      Q => \p_Result_s_reg_1030_reg__1\(3),
      R => '0'
    );
\p_Result_s_reg_1030_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(40),
      Q => \p_Result_s_reg_1030_reg__1\(40),
      R => '0'
    );
\p_Result_s_reg_1030_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(41),
      Q => \p_Result_s_reg_1030_reg__1\(41),
      R => '0'
    );
\p_Result_s_reg_1030_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(42),
      Q => \p_Result_s_reg_1030_reg__1\(42),
      R => '0'
    );
\p_Result_s_reg_1030_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(43),
      Q => \p_Result_s_reg_1030_reg__1\(43),
      R => '0'
    );
\p_Result_s_reg_1030_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(44),
      Q => \p_Result_s_reg_1030_reg__1\(44),
      R => '0'
    );
\p_Result_s_reg_1030_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(45),
      Q => \p_Result_s_reg_1030_reg__1\(45),
      R => '0'
    );
\p_Result_s_reg_1030_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(46),
      Q => \p_Result_s_reg_1030_reg__1\(46),
      R => '0'
    );
\p_Result_s_reg_1030_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(47),
      Q => \p_Result_s_reg_1030_reg__1\(47),
      R => '0'
    );
\p_Result_s_reg_1030_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(48),
      Q => \p_Result_s_reg_1030_reg__1\(48),
      R => '0'
    );
\p_Result_s_reg_1030_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(49),
      Q => \p_Result_s_reg_1030_reg__1\(49),
      R => '0'
    );
\p_Result_s_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(4),
      Q => \p_Result_s_reg_1030_reg__1\(4),
      R => '0'
    );
\p_Result_s_reg_1030_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(50),
      Q => \p_Result_s_reg_1030_reg__1\(50),
      R => '0'
    );
\p_Result_s_reg_1030_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(51),
      Q => \p_Result_s_reg_1030_reg__1\(51),
      R => '0'
    );
\p_Result_s_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(5),
      Q => \p_Result_s_reg_1030_reg__1\(5),
      R => '0'
    );
\p_Result_s_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(6),
      Q => \p_Result_s_reg_1030_reg__1\(6),
      R => '0'
    );
\p_Result_s_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(7),
      Q => \p_Result_s_reg_1030_reg__1\(7),
      R => '0'
    );
\p_Result_s_reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(8),
      Q => \p_Result_s_reg_1030_reg__1\(8),
      R => '0'
    );
\p_Result_s_reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_1_i_fu_303_p3(9),
      Q => \p_Result_s_reg_1030_reg__1\(9),
      R => '0'
    );
\p_Val2_13_reg_1091[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091_reg[2]_i_2_n_4\,
      I2 => \p_Val2_13_reg_1091[2]_i_3_n_2\,
      I3 => \p_Val2_13_reg_1091[2]_i_4_n_2\,
      O => p_Val2_13_fu_462_p2(0)
    );
\p_Val2_13_reg_1091[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80857F7"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_4_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_3_n_2\,
      I2 => \p_Val2_13_reg_1091_reg[2]_i_2_n_4\,
      I3 => isneg_reg_1020,
      I4 => \p_Val2_13_reg_1091[2]_i_5_n_2\,
      O => p_Val2_13_fu_462_p2(1)
    );
\p_Val2_13_reg_1091[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800FFFF47FF"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091_reg[2]_i_2_n_4\,
      I2 => \p_Val2_13_reg_1091[2]_i_3_n_2\,
      I3 => \p_Val2_13_reg_1091[2]_i_4_n_2\,
      I4 => \p_Val2_13_reg_1091[2]_i_5_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_6_n_2\,
      O => p_Val2_13_fu_462_p2(2)
    );
\p_Val2_13_reg_1091[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(10),
      I1 => F2_reg_1046(11),
      O => \p_Val2_13_reg_1091[2]_i_10_n_2\
    );
\p_Val2_13_reg_1091[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(8),
      I1 => F2_reg_1046(9),
      O => \p_Val2_13_reg_1091[2]_i_11_n_2\
    );
\p_Val2_13_reg_1091[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_32_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_33_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_29_n_2\,
      I3 => \p_Val2_13_reg_1091[2]_i_34_n_2\,
      I4 => \p_Val2_13_reg_1091[2]_i_35_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_36_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_13_n_2\
    );
\p_Val2_13_reg_1091[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => F2_reg_1046(5),
      I1 => F2_reg_1046(1),
      I2 => F2_reg_1046(0),
      I3 => F2_reg_1046(2),
      I4 => F2_reg_1046(3),
      I5 => F2_reg_1046(4),
      O => \p_Val2_13_reg_1091[2]_i_14_n_2\
    );
\p_Val2_13_reg_1091[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEB2E2BE2E8E2E8"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_37_n_2\,
      I1 => F2_reg_1046(2),
      I2 => F2_reg_1046(0),
      I3 => F2_reg_1046(1),
      I4 => man_V_1_reg_1035(52),
      I5 => isneg_reg_1020,
      O => \p_Val2_13_reg_1091[2]_i_15_n_2\
    );
\p_Val2_13_reg_1091[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => F2_reg_1046(4),
      I1 => F2_reg_1046(3),
      I2 => F2_reg_1046(2),
      I3 => F2_reg_1046(0),
      I4 => F2_reg_1046(1),
      O => \p_Val2_13_reg_1091[2]_i_16_n_2\
    );
\p_Val2_13_reg_1091[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_38_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_39_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_29_n_2\,
      I3 => \p_Val2_13_reg_1091[2]_i_40_n_2\,
      I4 => \p_Val2_13_reg_1091[2]_i_35_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_41_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_17_n_2\
    );
\p_Val2_13_reg_1091[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091_reg[7]_i_25_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_24_n_2\,
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[7]_i_22_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091[2]_i_42_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_18_n_2\
    );
\p_Val2_13_reg_1091[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_20_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_43_n_2\,
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[2]_i_44_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091[2]_i_45_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_19_n_2\
    );
\p_Val2_13_reg_1091[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0CFAFAFC0CF"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_46_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_47_n_2\,
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[2]_i_43_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091[7]_i_20_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_20_n_2\
    );
\p_Val2_13_reg_1091[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => F2_2_reg_1060(1),
      I1 => \p_Val2_13_reg_1091[2]_i_48_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_49_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091[7]_i_22_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_21_n_2\
    );
\p_Val2_13_reg_1091[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => F2_2_reg_1060(1),
      I1 => \p_Val2_13_reg_1091[2]_i_50_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_51_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091_reg[7]_i_25_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_22_n_2\
    );
\p_Val2_13_reg_1091[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => F2_reg_1046(7),
      I1 => F2_reg_1046(6),
      O => \p_Val2_13_reg_1091[2]_i_23_n_2\
    );
\p_Val2_13_reg_1091[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => F2_reg_1046(1),
      O => \p_Val2_13_reg_1091[2]_i_24_n_2\
    );
\p_Val2_13_reg_1091[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(6),
      I1 => F2_reg_1046(7),
      O => \p_Val2_13_reg_1091[2]_i_25_n_2\
    );
\p_Val2_13_reg_1091[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F2_reg_1046(5),
      I1 => F2_reg_1046(4),
      O => \p_Val2_13_reg_1091[2]_i_26_n_2\
    );
\p_Val2_13_reg_1091[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => F2_reg_1046(2),
      I1 => F2_reg_1046(3),
      O => \p_Val2_13_reg_1091[2]_i_27_n_2\
    );
\p_Val2_13_reg_1091[2]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => F2_reg_1046(1),
      I1 => F2_reg_1046(0),
      O => \p_Val2_13_reg_1091[2]_i_28_n_2\
    );
\p_Val2_13_reg_1091[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => F2_reg_1046(3),
      I1 => F2_reg_1046(1),
      I2 => F2_reg_1046(0),
      I3 => F2_reg_1046(2),
      O => \p_Val2_13_reg_1091[2]_i_29_n_2\
    );
\p_Val2_13_reg_1091[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091_reg[2]_i_12_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_13_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_14_n_2\,
      I3 => \p_Val2_13_reg_1091[2]_i_15_n_2\,
      I4 => \p_Val2_13_reg_1091[2]_i_16_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_17_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_3_n_2\
    );
\p_Val2_13_reg_1091[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \tmp_96_reg_1080[0]_i_1_n_2\,
      I1 => \tmp_96_reg_1080[1]_i_1_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \tmp_96_reg_1080[2]_i_1_n_2\,
      I5 => \tmp_96_reg_1080[3]_i_1_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_32_n_2\
    );
\p_Val2_13_reg_1091[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \tmp_96_reg_1080[4]_i_1_n_2\,
      I1 => \tmp_96_reg_1080[5]_i_1_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \tmp_96_reg_1080[6]_i_1_n_2\,
      I5 => \tmp_96_reg_1080[7]_i_1_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_33_n_2\
    );
\p_Val2_13_reg_1091[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[8]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_56_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[10]_i_5_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_57_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_34_n_2\
    );
\p_Val2_13_reg_1091[2]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => F2_reg_1046(2),
      I1 => F2_reg_1046(0),
      I2 => F2_reg_1046(1),
      O => \p_Val2_13_reg_1091[2]_i_35_n_2\
    );
\p_Val2_13_reg_1091[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_58_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[14]_i_4_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_59_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_36_n_2\
    );
\p_Val2_13_reg_1091[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[46]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[50]_i_4_n_2\,
      I5 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_37_n_2\
    );
\p_Val2_13_reg_1091[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[32]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[34]_i_4_n_2\,
      I5 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_38_n_2\
    );
\p_Val2_13_reg_1091[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I5 => \Range2_V_1_reg_1145[39]_i_6_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_39_n_2\
    );
\p_Val2_13_reg_1091[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_18_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[2]_i_19_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_4_n_2\
    );
\p_Val2_13_reg_1091[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[40]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I5 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_40_n_2\
    );
\p_Val2_13_reg_1091[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I5 => \Range2_V_1_reg_1145[47]_i_4_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_41_n_2\
    );
\p_Val2_13_reg_1091[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_41_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_42_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[7]_i_39_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[2]_i_60_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_42_n_2\
    );
\p_Val2_13_reg_1091[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_61_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_62_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_63_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[2]_i_64_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_43_n_2\
    );
\p_Val2_13_reg_1091[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_65_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_66_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_67_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[2]_i_68_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_44_n_2\
    );
\p_Val2_13_reg_1091[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_69_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_70_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_71_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[2]_i_72_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_45_n_2\
    );
\p_Val2_13_reg_1091[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_71_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_73_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[2]_i_69_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[2]_i_70_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_46_n_2\
    );
\p_Val2_13_reg_1091[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_67_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_68_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_65_n_2\,
      I3 => F2_2_reg_1060(4),
      I4 => \p_Val2_13_reg_1091[2]_i_66_n_2\,
      I5 => F2_2_reg_1060(3),
      O => \p_Val2_13_reg_1091[2]_i_47_n_2\
    );
\p_Val2_13_reg_1091[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[49]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_74_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[33]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \tmp_96_reg_1080[1]_i_1_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_48_n_2\
    );
\p_Val2_13_reg_1091[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[2]_i_75_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[41]_i_5_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \p_Val2_13_reg_1091[2]_i_56_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_49_n_2\
    );
\p_Val2_13_reg_1091[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747774777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_20_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[2]_i_21_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_22_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_5_n_2\
    );
\p_Val2_13_reg_1091[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[51]_i_6_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_76_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[35]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \tmp_96_reg_1080[3]_i_1_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_50_n_2\
    );
\p_Val2_13_reg_1091[2]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[2]_i_77_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[39]_i_5_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \p_Val2_13_reg_1091[2]_i_57_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_51_n_2\
    );
\p_Val2_13_reg_1091[2]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[12]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[13]_i_5_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[30]_i_4_n_2\,
      I5 => \Range2_V_1_reg_1145[31]_i_4_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_52_n_2\
    );
\p_Val2_13_reg_1091[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[8]_i_4_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_75_n_2\,
      I2 => F2_reg_1046(1),
      I3 => F2_reg_1046(0),
      I4 => \Range2_V_1_reg_1145[10]_i_4_n_2\,
      I5 => \p_Val2_13_reg_1091[2]_i_77_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_53_n_2\
    );
\p_Val2_13_reg_1091[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[6]_i_4_n_2\,
      I1 => \Range2_V_1_reg_1145[7]_i_5_n_2\,
      I2 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      I3 => F2_reg_1046(0),
      I4 => F2_reg_1046(1),
      I5 => \Range2_V_1_reg_1145[5]_i_5_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_54_n_2\
    );
\p_Val2_13_reg_1091[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFF0AACC00F0AA"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_76_n_2\,
      I1 => \Range2_V_1_reg_1145[18]_i_4_n_2\,
      I2 => \Range2_V_1_reg_1145[16]_i_4_n_2\,
      I3 => F2_reg_1046(0),
      I4 => F2_reg_1046(1),
      I5 => \p_Val2_13_reg_1091[2]_i_74_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_55_n_2\
    );
\p_Val2_13_reg_1091[2]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(9),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(9),
      O => \p_Val2_13_reg_1091[2]_i_56_n_2\
    );
\p_Val2_13_reg_1091[2]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(11),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(11),
      O => \p_Val2_13_reg_1091[2]_i_57_n_2\
    );
\p_Val2_13_reg_1091[2]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(13),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(13),
      O => \p_Val2_13_reg_1091[2]_i_58_n_2\
    );
\p_Val2_13_reg_1091[2]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(15),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(15),
      O => \p_Val2_13_reg_1091[2]_i_59_n_2\
    );
\p_Val2_13_reg_1091[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_14_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[2]_i_20_n_2\,
      O => \p_Val2_13_reg_1091[2]_i_6_n_2\
    );
\p_Val2_13_reg_1091[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(33),
      I1 => \p_Result_s_reg_1030_reg__1\(33),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(1),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(1),
      O => \p_Val2_13_reg_1091[2]_i_60_n_2\
    );
\p_Val2_13_reg_1091[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(26),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(26),
      O => \p_Val2_13_reg_1091[2]_i_61_n_2\
    );
\p_Val2_13_reg_1091[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(42),
      I1 => \p_Result_s_reg_1030_reg__1\(42),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(10),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(10),
      O => \p_Val2_13_reg_1091[2]_i_62_n_2\
    );
\p_Val2_13_reg_1091[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(50),
      I1 => \p_Result_s_reg_1030_reg__1\(50),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(18),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(18),
      O => \p_Val2_13_reg_1091[2]_i_63_n_2\
    );
\p_Val2_13_reg_1091[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(34),
      I1 => \p_Result_s_reg_1030_reg__1\(34),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(2),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(2),
      O => \p_Val2_13_reg_1091[2]_i_64_n_2\
    );
\p_Val2_13_reg_1091[2]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(28),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(28),
      O => \p_Val2_13_reg_1091[2]_i_65_n_2\
    );
\p_Val2_13_reg_1091[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(44),
      I1 => \p_Result_s_reg_1030_reg__1\(44),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(12),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(12),
      O => \p_Val2_13_reg_1091[2]_i_66_n_2\
    );
\p_Val2_13_reg_1091[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => man_V_1_reg_1035(52),
      I1 => F2_2_reg_1060(5),
      I2 => man_V_1_reg_1035(20),
      I3 => isneg_reg_1020,
      I4 => \p_Result_s_reg_1030_reg__1\(20),
      O => \p_Val2_13_reg_1091[2]_i_67_n_2\
    );
\p_Val2_13_reg_1091[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(36),
      I1 => \p_Result_s_reg_1030_reg__1\(36),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(4),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(4),
      O => \p_Val2_13_reg_1091[2]_i_68_n_2\
    );
\p_Val2_13_reg_1091[2]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(24),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(24),
      O => \p_Val2_13_reg_1091[2]_i_69_n_2\
    );
\p_Val2_13_reg_1091[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(40),
      I1 => \p_Result_s_reg_1030_reg__1\(40),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(8),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(8),
      O => \p_Val2_13_reg_1091[2]_i_70_n_2\
    );
\p_Val2_13_reg_1091[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(48),
      I1 => \p_Result_s_reg_1030_reg__1\(48),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(16),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(16),
      O => \p_Val2_13_reg_1091[2]_i_71_n_2\
    );
\p_Val2_13_reg_1091[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(32),
      I1 => \p_Result_s_reg_1030_reg__1\(32),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(0),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(0),
      O => \p_Val2_13_reg_1091[2]_i_72_n_2\
    );
\p_Val2_13_reg_1091[2]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A808"
    )
        port map (
      I0 => F2_2_reg_1060(4),
      I1 => \p_Result_s_reg_1030_reg__1\(32),
      I2 => isneg_reg_1020,
      I3 => man_V_1_reg_1035(32),
      I4 => F2_2_reg_1060(5),
      O => \p_Val2_13_reg_1091[2]_i_73_n_2\
    );
\p_Val2_13_reg_1091[2]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(17),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(17),
      O => \p_Val2_13_reg_1091[2]_i_74_n_2\
    );
\p_Val2_13_reg_1091[2]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(25),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(25),
      O => \p_Val2_13_reg_1091[2]_i_75_n_2\
    );
\p_Val2_13_reg_1091[2]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(19),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(19),
      O => \p_Val2_13_reg_1091[2]_i_76_n_2\
    );
\p_Val2_13_reg_1091[2]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(27),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(27),
      O => \p_Val2_13_reg_1091[2]_i_77_n_2\
    );
\p_Val2_13_reg_1091[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => F2_reg_1046(10),
      I1 => F2_reg_1046(11),
      O => \p_Val2_13_reg_1091[2]_i_8_n_2\
    );
\p_Val2_13_reg_1091[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => F2_reg_1046(9),
      I1 => F2_reg_1046(8),
      O => \p_Val2_13_reg_1091[2]_i_9_n_2\
    );
\p_Val2_13_reg_1091[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_6_n_2\,
      O => p_Val2_13_fu_462_p2(3)
    );
\p_Val2_13_reg_1091[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_6_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_5_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_4_n_2\,
      O => p_Val2_13_fu_462_p2(4)
    );
\p_Val2_13_reg_1091[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_4_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_5_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_6_n_2\,
      I3 => \p_Val2_13_reg_1091[7]_i_7_n_2\,
      O => p_Val2_13_fu_462_p2(5)
    );
\p_Val2_13_reg_1091[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_7_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_6_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_5_n_2\,
      I3 => \p_Val2_13_reg_1091[7]_i_4_n_2\,
      I4 => \p_Val2_13_reg_1091[7]_i_3_n_2\,
      O => p_Val2_13_fu_462_p2(6)
    );
\p_Val2_13_reg_1091[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_2_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_3_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_4_n_2\,
      I3 => \p_Val2_13_reg_1091[7]_i_5_n_2\,
      I4 => \p_Val2_13_reg_1091[7]_i_6_n_2\,
      I5 => \p_Val2_13_reg_1091[7]_i_7_n_2\,
      O => p_Val2_13_fu_462_p2(7)
    );
\p_Val2_13_reg_1091[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => F2_2_reg_1060(6),
      I1 => F2_2_reg_1060(9),
      I2 => F2_2_reg_1060(10),
      I3 => F2_2_reg_1060(8),
      I4 => F2_2_reg_1060(11),
      I5 => F2_2_reg_1060(7),
      O => \p_Val2_13_reg_1091[7]_i_10_n_2\
    );
\p_Val2_13_reg_1091[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_17_n_2\,
      I1 => F2_2_reg_1060(1),
      I2 => \p_Val2_13_reg_1091[7]_i_19_n_2\,
      I3 => F2_2_reg_1060(2),
      I4 => \p_Val2_13_reg_1091[7]_i_20_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_11_n_2\
    );
\p_Val2_13_reg_1091[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008B8B"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_21_n_2\,
      I1 => F2_2_reg_1060(2),
      I2 => \p_Val2_13_reg_1091[7]_i_22_n_2\,
      I3 => \p_Val2_13_reg_1091[7]_i_15_n_2\,
      I4 => F2_2_reg_1060(1),
      O => \p_Val2_13_reg_1091[7]_i_12_n_2\
    );
\p_Val2_13_reg_1091[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_19_n_2\,
      I1 => F2_2_reg_1060(2),
      I2 => \p_Val2_13_reg_1091[7]_i_20_n_2\,
      I3 => F2_2_reg_1060(1),
      I4 => \p_Val2_13_reg_1091[7]_i_23_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_13_n_2\
    );
\p_Val2_13_reg_1091[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0303FAFAF303F"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_21_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_22_n_2\,
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[7]_i_24_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091_reg[7]_i_25_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_14_n_2\
    );
\p_Val2_13_reg_1091[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D00FF"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_51_n_2\,
      I1 => F2_2_reg_1060(3),
      I2 => \p_Val2_13_reg_1091[7]_i_26_n_2\,
      I3 => \p_Val2_13_reg_1091_reg[7]_i_25_n_2\,
      I4 => F2_2_reg_1060(2),
      O => \p_Val2_13_reg_1091[7]_i_15_n_2\
    );
\p_Val2_13_reg_1091[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D010D0D0D0101010"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_21_n_2\,
      I1 => F2_2_reg_1060(2),
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[7]_i_27_n_2\,
      I4 => F2_2_reg_1060(3),
      I5 => \p_Val2_13_reg_1091[7]_i_28_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_16_n_2\
    );
\p_Val2_13_reg_1091[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DFF1D00"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_29_n_2\,
      I1 => F2_2_reg_1060(3),
      I2 => \p_Val2_13_reg_1091[7]_i_30_n_2\,
      I3 => F2_2_reg_1060(2),
      I4 => \p_Val2_13_reg_1091[2]_i_46_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_17_n_2\
    );
\p_Val2_13_reg_1091[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_31_n_2\,
      I1 => F2_2_reg_1060(3),
      I2 => \p_Val2_13_reg_1091[7]_i_32_n_2\,
      I3 => F2_2_reg_1060(2),
      O => \p_Val2_13_reg_1091[7]_i_18_n_2\
    );
\p_Val2_13_reg_1091[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_33_n_2\,
      I1 => F2_2_reg_1060(3),
      I2 => \p_Val2_13_reg_1091[7]_i_34_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_19_n_2\
    );
\p_Val2_13_reg_1091[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555500FC"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_8_n_2\,
      I2 => F2_reg_1046(0),
      I3 => \p_Val2_13_reg_1091[7]_i_9_n_2\,
      I4 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_2_n_2\
    );
\p_Val2_13_reg_1091[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_35_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_36_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[7]_i_37_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[7]_i_38_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_20_n_2\
    );
\p_Val2_13_reg_1091[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_39_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_40_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[7]_i_41_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[7]_i_42_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_21_n_2\
    );
\p_Val2_13_reg_1091[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_43_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_44_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[7]_i_45_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[7]_i_46_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_22_n_2\
    );
\p_Val2_13_reg_1091[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BB8B8B"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_46_n_2\,
      I1 => F2_2_reg_1060(2),
      I2 => \p_Val2_13_reg_1091[7]_i_47_n_2\,
      I3 => \p_Val2_13_reg_1091[7]_i_29_n_2\,
      I4 => F2_2_reg_1060(3),
      O => \p_Val2_13_reg_1091[7]_i_23_n_2\
    );
\p_Val2_13_reg_1091[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_48_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_49_n_2\,
      I2 => F2_2_reg_1060(3),
      I3 => \p_Val2_13_reg_1091[7]_i_50_n_2\,
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[7]_i_51_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_24_n_2\
    );
\p_Val2_13_reg_1091[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0FFFFE5E00000"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(35),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(35),
      I4 => F2_2_reg_1060(4),
      I5 => \p_Val2_13_reg_1091[7]_i_50_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_26_n_2\
    );
\p_Val2_13_reg_1091[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B0BFBF80808"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[37]_i_5_n_2\,
      I1 => F2_2_reg_1060(4),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(21),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(21),
      O => \p_Val2_13_reg_1091[7]_i_27_n_2\
    );
\p_Val2_13_reg_1091[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[13]_i_5_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[37]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \p_Val2_13_reg_1091[2]_i_58_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_28_n_2\
    );
\p_Val2_13_reg_1091[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[12]_i_4_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[44]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \Range2_V_1_reg_1145[12]_i_5_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_29_n_2\
    );
\p_Val2_13_reg_1091[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_8_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[7]_i_11_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_3_n_2\
    );
\p_Val2_13_reg_1091[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC33BBBBFC338888"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I1 => F2_2_reg_1060(4),
      I2 => man_V_1_reg_1035(52),
      I3 => isneg_reg_1020,
      I4 => F2_2_reg_1060(5),
      I5 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_30_n_2\
    );
\p_Val2_13_reg_1091[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[30]_i_4_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[46]_i_5_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \Range2_V_1_reg_1145[14]_i_4_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_31_n_2\
    );
\p_Val2_13_reg_1091[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B0BFBF80808"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[38]_i_4_n_2\,
      I1 => F2_2_reg_1060(4),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(22),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(22),
      O => \p_Val2_13_reg_1091[7]_i_32_n_2\
    );
\p_Val2_13_reg_1091[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03CC03FF55555555"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_63_n_2\,
      I1 => F2_2_reg_1060(5),
      I2 => man_V_1_reg_1035(34),
      I3 => isneg_reg_1020,
      I4 => \p_Result_s_reg_1030_reg__1\(34),
      I5 => F2_2_reg_1060(4),
      O => \p_Val2_13_reg_1091[7]_i_33_n_2\
    );
\p_Val2_13_reg_1091[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \Range2_V_1_reg_1145[10]_i_4_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[42]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \Range2_V_1_reg_1145[10]_i_5_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_34_n_2\
    );
\p_Val2_13_reg_1091[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(30),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(30),
      O => \p_Val2_13_reg_1091[7]_i_35_n_2\
    );
\p_Val2_13_reg_1091[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(46),
      I1 => \p_Result_s_reg_1030_reg__1\(46),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(14),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(14),
      O => \p_Val2_13_reg_1091[7]_i_36_n_2\
    );
\p_Val2_13_reg_1091[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(22),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(22),
      O => \p_Val2_13_reg_1091[7]_i_37_n_2\
    );
\p_Val2_13_reg_1091[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(38),
      I1 => \p_Result_s_reg_1030_reg__1\(38),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(6),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(6),
      O => \p_Val2_13_reg_1091[7]_i_38_n_2\
    );
\p_Val2_13_reg_1091[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(49),
      I1 => \p_Result_s_reg_1030_reg__1\(49),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(17),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(17),
      O => \p_Val2_13_reg_1091[7]_i_39_n_2\
    );
\p_Val2_13_reg_1091[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_12_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[7]_i_13_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_4_n_2\
    );
\p_Val2_13_reg_1091[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0A808"
    )
        port map (
      I0 => F2_2_reg_1060(4),
      I1 => \p_Result_s_reg_1030_reg__1\(33),
      I2 => isneg_reg_1020,
      I3 => man_V_1_reg_1035(33),
      I4 => F2_2_reg_1060(5),
      O => \p_Val2_13_reg_1091[7]_i_40_n_2\
    );
\p_Val2_13_reg_1091[7]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(25),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(25),
      O => \p_Val2_13_reg_1091[7]_i_41_n_2\
    );
\p_Val2_13_reg_1091[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(41),
      I1 => \p_Result_s_reg_1030_reg__1\(41),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(9),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(9),
      O => \p_Val2_13_reg_1091[7]_i_42_n_2\
    );
\p_Val2_13_reg_1091[7]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(29),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(29),
      O => \p_Val2_13_reg_1091[7]_i_43_n_2\
    );
\p_Val2_13_reg_1091[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(45),
      I1 => \p_Result_s_reg_1030_reg__1\(45),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(13),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(13),
      O => \p_Val2_13_reg_1091[7]_i_44_n_2\
    );
\p_Val2_13_reg_1091[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(21),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(21),
      O => \p_Val2_13_reg_1091[7]_i_45_n_2\
    );
\p_Val2_13_reg_1091[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(37),
      I1 => \p_Result_s_reg_1030_reg__1\(37),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(5),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(5),
      O => \p_Val2_13_reg_1091[7]_i_46_n_2\
    );
\p_Val2_13_reg_1091[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[50]_i_3_n_2\,
      I1 => \Range2_V_1_reg_1145[20]_i_4_n_2\,
      I2 => F2_2_reg_1060(4),
      I3 => \Range2_V_1_reg_1145[36]_i_4_n_2\,
      I4 => F2_2_reg_1060(5),
      I5 => \tmp_96_reg_1080[4]_i_1_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_47_n_2\
    );
\p_Val2_13_reg_1091[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(27),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(27),
      O => \p_Val2_13_reg_1091[7]_i_48_n_2\
    );
\p_Val2_13_reg_1091[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(43),
      I1 => \p_Result_s_reg_1030_reg__1\(43),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(11),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(11),
      O => \p_Val2_13_reg_1091[7]_i_49_n_2\
    );
\p_Val2_13_reg_1091[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBFFFBF"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[2]_i_5_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_4_n_2\,
      I2 => \p_Val2_13_reg_1091[2]_i_3_n_2\,
      I3 => \p_Val2_13_reg_1091_reg[2]_i_2_n_4\,
      I4 => isneg_reg_1020,
      I5 => \p_Val2_13_reg_1091[2]_i_6_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_5_n_2\
    );
\p_Val2_13_reg_1091[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(51),
      I1 => \p_Result_s_reg_1030_reg__1\(51),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(19),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(19),
      O => \p_Val2_13_reg_1091[7]_i_50_n_2\
    );
\p_Val2_13_reg_1091[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(35),
      I1 => \p_Result_s_reg_1030_reg__1\(35),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(3),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(3),
      O => \p_Val2_13_reg_1091[7]_i_51_n_2\
    );
\p_Val2_13_reg_1091[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(39),
      I1 => \p_Result_s_reg_1030_reg__1\(39),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(7),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(7),
      O => \p_Val2_13_reg_1091[7]_i_54_n_2\
    );
\p_Val2_13_reg_1091[7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(23),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(23),
      O => \p_Val2_13_reg_1091[7]_i_55_n_2\
    );
\p_Val2_13_reg_1091[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => man_V_1_reg_1035(47),
      I1 => \p_Result_s_reg_1030_reg__1\(47),
      I2 => F2_2_reg_1060(5),
      I3 => man_V_1_reg_1035(15),
      I4 => isneg_reg_1020,
      I5 => \p_Result_s_reg_1030_reg__1\(15),
      O => \p_Val2_13_reg_1091[7]_i_56_n_2\
    );
\p_Val2_13_reg_1091[7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
        port map (
      I0 => F2_2_reg_1060(5),
      I1 => man_V_1_reg_1035(31),
      I2 => isneg_reg_1020,
      I3 => \p_Result_s_reg_1030_reg__1\(31),
      O => \p_Val2_13_reg_1091[7]_i_57_n_2\
    );
\p_Val2_13_reg_1091[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_13_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[7]_i_14_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_6_n_2\
    );
\p_Val2_13_reg_1091[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => isneg_reg_1020,
      I1 => \p_Val2_13_reg_1091[7]_i_10_n_2\,
      I2 => \p_Val2_13_reg_1091[7]_i_11_n_2\,
      I3 => F2_reg_1046(0),
      I4 => \p_Val2_13_reg_1091[7]_i_12_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_7_n_2\
    );
\p_Val2_13_reg_1091[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_15_n_2\,
      I1 => F2_2_reg_1060(1),
      I2 => \p_Val2_13_reg_1091[7]_i_16_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_8_n_2\
    );
\p_Val2_13_reg_1091[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A202A202A202A2A2"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => \p_Val2_13_reg_1091[7]_i_17_n_2\,
      I2 => F2_2_reg_1060(1),
      I3 => \p_Val2_13_reg_1091[7]_i_18_n_2\,
      I4 => F2_2_reg_1060(2),
      I5 => \p_Val2_13_reg_1091[7]_i_19_n_2\,
      O => \p_Val2_13_reg_1091[7]_i_9_n_2\
    );
\p_Val2_13_reg_1091_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(0),
      Q => \p_Val2_13_reg_1091_reg_n_2_[0]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(1),
      Q => \p_Val2_13_reg_1091_reg_n_2_[1]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(2),
      Q => \p_Val2_13_reg_1091_reg_n_2_[2]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_Val2_13_reg_1091_reg[2]_i_30_n_2\,
      I1 => \p_Val2_13_reg_1091_reg[2]_i_31_n_2\,
      O => \p_Val2_13_reg_1091_reg[2]_i_12_n_2\,
      S => \p_Val2_13_reg_1091[2]_i_29_n_2\
    );
\p_Val2_13_reg_1091_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_1091_reg[2]_i_7_n_2\,
      CO(3 downto 2) => \NLW_p_Val2_13_reg_1091_reg[2]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_13_reg_1091_reg[2]_i_2_n_4\,
      CO(0) => \p_Val2_13_reg_1091_reg[2]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_13_reg_1091[2]_i_8_n_2\,
      DI(0) => \p_Val2_13_reg_1091[2]_i_9_n_2\,
      O(3 downto 0) => \NLW_p_Val2_13_reg_1091_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \p_Val2_13_reg_1091[2]_i_10_n_2\,
      S(0) => \p_Val2_13_reg_1091[2]_i_11_n_2\
    );
\p_Val2_13_reg_1091_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_Val2_13_reg_1091[2]_i_52_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_53_n_2\,
      O => \p_Val2_13_reg_1091_reg[2]_i_30_n_2\,
      S => \p_Val2_13_reg_1091[2]_i_35_n_2\
    );
\p_Val2_13_reg_1091_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_Val2_13_reg_1091[2]_i_54_n_2\,
      I1 => \p_Val2_13_reg_1091[2]_i_55_n_2\,
      O => \p_Val2_13_reg_1091_reg[2]_i_31_n_2\,
      S => \p_Val2_13_reg_1091[2]_i_35_n_2\
    );
\p_Val2_13_reg_1091_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_13_reg_1091_reg[2]_i_7_n_2\,
      CO(2) => \p_Val2_13_reg_1091_reg[2]_i_7_n_3\,
      CO(1) => \p_Val2_13_reg_1091_reg[2]_i_7_n_4\,
      CO(0) => \p_Val2_13_reg_1091_reg[2]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => \p_Val2_13_reg_1091[2]_i_23_n_2\,
      DI(2) => '0',
      DI(1) => F2_reg_1046(3),
      DI(0) => \p_Val2_13_reg_1091[2]_i_24_n_2\,
      O(3 downto 0) => \NLW_p_Val2_13_reg_1091_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_13_reg_1091[2]_i_25_n_2\,
      S(2) => \p_Val2_13_reg_1091[2]_i_26_n_2\,
      S(1) => \p_Val2_13_reg_1091[2]_i_27_n_2\,
      S(0) => \p_Val2_13_reg_1091[2]_i_28_n_2\
    );
\p_Val2_13_reg_1091_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(3),
      Q => \p_Val2_13_reg_1091_reg_n_2_[3]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(4),
      Q => \p_Val2_13_reg_1091_reg_n_2_[4]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(5),
      Q => \p_Val2_13_reg_1091_reg_n_2_[5]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(6),
      Q => \p_Val2_13_reg_1091_reg_n_2_[6]\,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => p_Val2_13_fu_462_p2(7),
      Q => tmp_101_fu_610_p3,
      R => '0'
    );
\p_Val2_13_reg_1091_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \p_Val2_13_reg_1091_reg[7]_i_52_n_2\,
      I1 => \p_Val2_13_reg_1091_reg[7]_i_53_n_2\,
      O => \p_Val2_13_reg_1091_reg[7]_i_25_n_2\,
      S => F2_2_reg_1060(3)
    );
\p_Val2_13_reg_1091_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_Val2_13_reg_1091[7]_i_54_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_55_n_2\,
      O => \p_Val2_13_reg_1091_reg[7]_i_52_n_2\,
      S => F2_2_reg_1060(4)
    );
\p_Val2_13_reg_1091_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \p_Val2_13_reg_1091[7]_i_56_n_2\,
      I1 => \p_Val2_13_reg_1091[7]_i_57_n_2\,
      O => \p_Val2_13_reg_1091_reg[7]_i_53_n_2\,
      S => F2_2_reg_1060(4)
    );
\p_Val2_14_reg_1162[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[0]_i_2_n_2\,
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I3 => tmp_96_reg_1080(0),
      I4 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      O => \p_Val2_14_reg_1162[0]_i_1_n_2\
    );
\p_Val2_14_reg_1162[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(0),
      I5 => \p_Val2_13_reg_1091_reg_n_2_[0]\,
      O => \p_Val2_14_reg_1162[0]_i_2_n_2\
    );
\p_Val2_14_reg_1162[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[1]_i_2_n_2\,
      I1 => \p_Val2_13_reg_1091_reg_n_2_[1]\,
      I2 => tmp_96_reg_1080(1),
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I5 => \p_Val2_14_reg_1162[2]_i_4_n_2\,
      O => \p_Val2_14_reg_1162[1]_i_1_n_2\
    );
\p_Val2_14_reg_1162[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800080008"
    )
        port map (
      I0 => tmp_96_reg_1080(0),
      I1 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I4 => tmp_96_reg_1080(1),
      I5 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      O => \p_Val2_14_reg_1162[1]_i_2_n_2\
    );
\p_Val2_14_reg_1162[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAAAAAAAAA"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[2]_i_2_n_2\,
      I1 => \p_Val2_13_reg_1091_reg_n_2_[2]\,
      I2 => tmp_96_reg_1080(2),
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I5 => \p_Val2_14_reg_1162[2]_i_4_n_2\,
      O => \p_Val2_14_reg_1162[2]_i_1_n_2\
    );
\p_Val2_14_reg_1162[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I2 => tmp_96_reg_1080(1),
      I3 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I4 => \p_Val2_14_reg_1162[3]_i_2_n_2\,
      I5 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      O => \p_Val2_14_reg_1162[2]_i_2_n_2\
    );
\p_Val2_14_reg_1162[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tmp_100_reg_1086,
      I1 => sel_tmp2_i_reg_1098,
      I2 => sel_tmp3_i_reg_1103,
      O => \p_Val2_14_reg_1162[2]_i_3_n_2\
    );
\p_Val2_14_reg_1162[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4F4FFFF00F4"
    )
        port map (
      I0 => tmp_100_reg_1086,
      I1 => sel_tmp2_i_reg_1098,
      I2 => sel_tmp3_i_reg_1103,
      I3 => ap_reg_pp0_iter25_icmp_reg_1074,
      I4 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I5 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      O => \p_Val2_14_reg_1162[2]_i_4_n_2\
    );
\p_Val2_14_reg_1162[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      I1 => \p_Val2_14_reg_1162[4]_i_2_n_2\,
      I2 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I3 => \p_Val2_14_reg_1162[3]_i_2_n_2\,
      I4 => \p_Val2_14_reg_1162[3]_i_3_n_2\,
      O => \p_Val2_14_reg_1162[3]_i_1_n_2\
    );
\p_Val2_14_reg_1162[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => tmp_96_reg_1080(0),
      I1 => tmp_96_reg_1080(2),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      O => \p_Val2_14_reg_1162[3]_i_2_n_2\
    );
\p_Val2_14_reg_1162[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(3),
      I5 => \p_Val2_13_reg_1091_reg_n_2_[3]\,
      O => \p_Val2_14_reg_1162[3]_i_3_n_2\
    );
\p_Val2_14_reg_1162[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      I1 => \p_Val2_14_reg_1162[5]_i_2_n_2\,
      I2 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I3 => \p_Val2_14_reg_1162[4]_i_2_n_2\,
      I4 => \p_Val2_14_reg_1162[4]_i_3_n_2\,
      O => \p_Val2_14_reg_1162[4]_i_1_n_2\
    );
\p_Val2_14_reg_1162[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => tmp_96_reg_1080(1),
      I1 => tmp_96_reg_1080(3),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      O => \p_Val2_14_reg_1162[4]_i_2_n_2\
    );
\p_Val2_14_reg_1162[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(4),
      I5 => \p_Val2_13_reg_1091_reg_n_2_[4]\,
      O => \p_Val2_14_reg_1162[4]_i_3_n_2\
    );
\p_Val2_14_reg_1162[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      I1 => \p_Val2_14_reg_1162[6]_i_2_n_2\,
      I2 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I3 => \p_Val2_14_reg_1162[5]_i_2_n_2\,
      I4 => \p_Val2_14_reg_1162[5]_i_3_n_2\,
      O => \p_Val2_14_reg_1162[5]_i_1_n_2\
    );
\p_Val2_14_reg_1162[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tmp_96_reg_1080(2),
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I2 => tmp_96_reg_1080(0),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I4 => tmp_96_reg_1080(4),
      O => \p_Val2_14_reg_1162[5]_i_2_n_2\
    );
\p_Val2_14_reg_1162[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(5),
      I5 => \p_Val2_13_reg_1091_reg_n_2_[5]\,
      O => \p_Val2_14_reg_1162[5]_i_3_n_2\
    );
\p_Val2_14_reg_1162[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      I1 => \p_Val2_14_reg_1162[7]_i_5_n_2\,
      I2 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I3 => \p_Val2_14_reg_1162[6]_i_2_n_2\,
      I4 => \p_Val2_14_reg_1162[6]_i_3_n_2\,
      O => \p_Val2_14_reg_1162[6]_i_1_n_2\
    );
\p_Val2_14_reg_1162[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tmp_96_reg_1080(3),
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I2 => tmp_96_reg_1080(1),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I4 => tmp_96_reg_1080(5),
      O => \p_Val2_14_reg_1162[6]_i_2_n_2\
    );
\p_Val2_14_reg_1162[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(6),
      I5 => \p_Val2_13_reg_1091_reg_n_2_[6]\,
      O => \p_Val2_14_reg_1162[6]_i_3_n_2\
    );
\p_Val2_14_reg_1162[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_2_n_2\,
      I1 => \p_Val2_14_reg_1162[7]_i_3_n_2\,
      I2 => \p_Val2_14_reg_1162[7]_i_4_n_2\,
      I3 => \p_Val2_14_reg_1162[7]_i_5_n_2\,
      I4 => \p_Val2_14_reg_1162[7]_i_6_n_2\,
      O => newsignbit_fu_697_p3
    );
\p_Val2_14_reg_1162[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_7_n_2\,
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(0),
      O => \p_Val2_14_reg_1162[7]_i_2_n_2\
    );
\p_Val2_14_reg_1162[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => tmp_96_reg_1080(7),
      I1 => tmp_96_reg_1080(3),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I3 => tmp_96_reg_1080(1),
      I4 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I5 => tmp_96_reg_1080(5),
      O => \p_Val2_14_reg_1162[7]_i_3_n_2\
    );
\p_Val2_14_reg_1162[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_14_reg_1162[7]_i_7_n_2\,
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(0),
      O => \p_Val2_14_reg_1162[7]_i_4_n_2\
    );
\p_Val2_14_reg_1162[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => tmp_96_reg_1080(6),
      I1 => tmp_96_reg_1080(2),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(1),
      I3 => tmp_96_reg_1080(0),
      I4 => ap_reg_pp0_iter25_F2_2_reg_1060(2),
      I5 => tmp_96_reg_1080(4),
      O => \p_Val2_14_reg_1162[7]_i_5_n_2\
    );
\p_Val2_14_reg_1162[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB0F0B00F000000"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_icmp_reg_1074,
      I2 => \p_Val2_14_reg_1162[2]_i_3_n_2\,
      I3 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I4 => tmp_96_reg_1080(7),
      I5 => tmp_101_fu_610_p3,
      O => \p_Val2_14_reg_1162[7]_i_6_n_2\
    );
\p_Val2_14_reg_1162[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_reg_pp0_iter25_F2_2_reg_1060(6),
      I1 => ap_reg_pp0_iter25_F2_2_reg_1060(7),
      I2 => ap_reg_pp0_iter25_F2_2_reg_1060(5),
      I3 => ap_reg_pp0_iter25_F2_2_reg_1060(4),
      I4 => ap_reg_pp0_iter25_F2_2_reg_1060(3),
      I5 => \p_Val2_14_reg_1162[7]_i_8_n_2\,
      O => \p_Val2_14_reg_1162[7]_i_7_n_2\
    );
\p_Val2_14_reg_1162[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I1 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I2 => ap_reg_pp0_iter25_icmp_reg_1074,
      O => \p_Val2_14_reg_1162[7]_i_8_n_2\
    );
\p_Val2_14_reg_1162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[0]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(0),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[1]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(1),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[2]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(2),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[3]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(3),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[4]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(4),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[5]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(5),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => \p_Val2_14_reg_1162[6]_i_1_n_2\,
      Q => p_Val2_14_reg_1162(6),
      R => '0'
    );
\p_Val2_14_reg_1162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => newsignbit_fu_697_p3,
      Q => p_Val2_14_reg_1162(7),
      R => '0'
    );
\rev_reg_1115[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_103_fu_508_p3,
      O => rev_fu_516_p2
    );
\rev_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => rev_fu_516_p2,
      Q => rev_reg_1115,
      R => '0'
    );
\sel_tmp2_i_reg_1098[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_4_i_reg_1054,
      I1 => \tmp_6_i3_reg_1067_reg_n_2_[0]\,
      O => sel_tmp2_i_fu_473_p2
    );
\sel_tmp2_i_reg_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => sel_tmp2_i_fu_473_p2,
      Q => sel_tmp2_i_reg_1098,
      R => '0'
    );
\sel_tmp34_i_reg_1156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \Range2_V_1_reg_1145[53]_i_2_n_2\,
      I1 => \sel_tmp34_i_reg_1156[0]_i_2_n_2\,
      I2 => pos2_cast_i_fu_498_p1(1),
      I3 => F2_reg_1046(0),
      I4 => pos2_cast_i_fu_498_p1(3),
      I5 => pos2_cast_i_fu_498_p1(2),
      O => sel_tmp34_i_fu_596_p2
    );
\sel_tmp34_i_reg_1156[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77F7"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(5),
      I1 => pos2_cast_i_fu_498_p1(4),
      I2 => tmp_23_i_fu_556_p2,
      I3 => tmp_103_fu_508_p3,
      O => \sel_tmp34_i_reg_1156[0]_i_2_n_2\
    );
\sel_tmp34_i_reg_1156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => sel_tmp34_i_fu_596_p2,
      Q => sel_tmp34_i_reg_1156,
      R => '0'
    );
\sel_tmp3_i_reg_1103[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tmp_6_i3_reg_1067_reg_n_2_[0]\,
      I1 => tmp_4_i_reg_1054,
      I2 => \p_Val2_13_reg_1091[7]_i_2_n_2\,
      O => sel_tmp3_i_fu_478_p2
    );
\sel_tmp3_i_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => sel_tmp3_i_fu_478_p2,
      Q => sel_tmp3_i_reg_1103,
      R => '0'
    );
\sel_tmp41_i_reg_1173[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_18_i_reg_1109,
      O => sel_tmp41_i_fu_810_p2
    );
\sel_tmp41_i_reg_1173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => sel_tmp41_i_fu_810_p2,
      Q => sel_tmp41_i_reg_1173,
      R => '0'
    );
\start_once_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_CvtColor_U0_full_n,
      I2 => AddWeighted_U0_ap_start,
      I3 => \^addweighted_u0_ap_ready\,
      O => \start_once_reg_i_1__4_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__4_n_2\,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_inv\
    );
\sum_reg_1003[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter22_exitcond_i_reg_949,
      O => sum_reg_10030
    );
\sum_reg_1003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(0),
      Q => tmp_1_i_fu_303_p3(0),
      R => '0'
    );
\sum_reg_1003_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(10),
      Q => tmp_1_i_fu_303_p3(10),
      R => '0'
    );
\sum_reg_1003_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(11),
      Q => tmp_1_i_fu_303_p3(11),
      R => '0'
    );
\sum_reg_1003_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(12),
      Q => tmp_1_i_fu_303_p3(12),
      R => '0'
    );
\sum_reg_1003_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(13),
      Q => tmp_1_i_fu_303_p3(13),
      R => '0'
    );
\sum_reg_1003_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(14),
      Q => tmp_1_i_fu_303_p3(14),
      R => '0'
    );
\sum_reg_1003_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(15),
      Q => tmp_1_i_fu_303_p3(15),
      R => '0'
    );
\sum_reg_1003_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(16),
      Q => tmp_1_i_fu_303_p3(16),
      R => '0'
    );
\sum_reg_1003_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(17),
      Q => tmp_1_i_fu_303_p3(17),
      R => '0'
    );
\sum_reg_1003_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(18),
      Q => tmp_1_i_fu_303_p3(18),
      R => '0'
    );
\sum_reg_1003_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(19),
      Q => tmp_1_i_fu_303_p3(19),
      R => '0'
    );
\sum_reg_1003_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(1),
      Q => tmp_1_i_fu_303_p3(1),
      R => '0'
    );
\sum_reg_1003_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(20),
      Q => tmp_1_i_fu_303_p3(20),
      R => '0'
    );
\sum_reg_1003_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(21),
      Q => tmp_1_i_fu_303_p3(21),
      R => '0'
    );
\sum_reg_1003_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(22),
      Q => tmp_1_i_fu_303_p3(22),
      R => '0'
    );
\sum_reg_1003_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(23),
      Q => tmp_1_i_fu_303_p3(23),
      R => '0'
    );
\sum_reg_1003_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(24),
      Q => tmp_1_i_fu_303_p3(24),
      R => '0'
    );
\sum_reg_1003_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(25),
      Q => tmp_1_i_fu_303_p3(25),
      R => '0'
    );
\sum_reg_1003_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(26),
      Q => tmp_1_i_fu_303_p3(26),
      R => '0'
    );
\sum_reg_1003_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(27),
      Q => tmp_1_i_fu_303_p3(27),
      R => '0'
    );
\sum_reg_1003_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(28),
      Q => tmp_1_i_fu_303_p3(28),
      R => '0'
    );
\sum_reg_1003_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(29),
      Q => tmp_1_i_fu_303_p3(29),
      R => '0'
    );
\sum_reg_1003_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(2),
      Q => tmp_1_i_fu_303_p3(2),
      R => '0'
    );
\sum_reg_1003_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(30),
      Q => tmp_1_i_fu_303_p3(30),
      R => '0'
    );
\sum_reg_1003_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(31),
      Q => tmp_1_i_fu_303_p3(31),
      R => '0'
    );
\sum_reg_1003_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(32),
      Q => tmp_1_i_fu_303_p3(32),
      R => '0'
    );
\sum_reg_1003_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(33),
      Q => tmp_1_i_fu_303_p3(33),
      R => '0'
    );
\sum_reg_1003_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(34),
      Q => tmp_1_i_fu_303_p3(34),
      R => '0'
    );
\sum_reg_1003_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(35),
      Q => tmp_1_i_fu_303_p3(35),
      R => '0'
    );
\sum_reg_1003_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(36),
      Q => tmp_1_i_fu_303_p3(36),
      R => '0'
    );
\sum_reg_1003_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(37),
      Q => tmp_1_i_fu_303_p3(37),
      R => '0'
    );
\sum_reg_1003_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(38),
      Q => tmp_1_i_fu_303_p3(38),
      R => '0'
    );
\sum_reg_1003_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(39),
      Q => tmp_1_i_fu_303_p3(39),
      R => '0'
    );
\sum_reg_1003_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(3),
      Q => tmp_1_i_fu_303_p3(3),
      R => '0'
    );
\sum_reg_1003_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(40),
      Q => tmp_1_i_fu_303_p3(40),
      R => '0'
    );
\sum_reg_1003_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(41),
      Q => tmp_1_i_fu_303_p3(41),
      R => '0'
    );
\sum_reg_1003_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(42),
      Q => tmp_1_i_fu_303_p3(42),
      R => '0'
    );
\sum_reg_1003_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(43),
      Q => tmp_1_i_fu_303_p3(43),
      R => '0'
    );
\sum_reg_1003_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(44),
      Q => tmp_1_i_fu_303_p3(44),
      R => '0'
    );
\sum_reg_1003_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(45),
      Q => tmp_1_i_fu_303_p3(45),
      R => '0'
    );
\sum_reg_1003_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(46),
      Q => tmp_1_i_fu_303_p3(46),
      R => '0'
    );
\sum_reg_1003_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(47),
      Q => tmp_1_i_fu_303_p3(47),
      R => '0'
    );
\sum_reg_1003_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(48),
      Q => tmp_1_i_fu_303_p3(48),
      R => '0'
    );
\sum_reg_1003_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(49),
      Q => tmp_1_i_fu_303_p3(49),
      R => '0'
    );
\sum_reg_1003_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(4),
      Q => tmp_1_i_fu_303_p3(4),
      R => '0'
    );
\sum_reg_1003_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(50),
      Q => tmp_1_i_fu_303_p3(50),
      R => '0'
    );
\sum_reg_1003_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(51),
      Q => tmp_1_i_fu_303_p3(51),
      R => '0'
    );
\sum_reg_1003_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(52),
      Q => \sum_reg_1003_reg_n_2_[52]\,
      R => '0'
    );
\sum_reg_1003_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(53),
      Q => \sum_reg_1003_reg_n_2_[53]\,
      R => '0'
    );
\sum_reg_1003_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(54),
      Q => \sum_reg_1003_reg_n_2_[54]\,
      R => '0'
    );
\sum_reg_1003_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(55),
      Q => \sum_reg_1003_reg_n_2_[55]\,
      R => '0'
    );
\sum_reg_1003_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(56),
      Q => \sum_reg_1003_reg_n_2_[56]\,
      R => '0'
    );
\sum_reg_1003_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(57),
      Q => \sum_reg_1003_reg_n_2_[57]\,
      R => '0'
    );
\sum_reg_1003_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(58),
      Q => \sum_reg_1003_reg_n_2_[58]\,
      R => '0'
    );
\sum_reg_1003_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(59),
      Q => \sum_reg_1003_reg_n_2_[59]\,
      R => '0'
    );
\sum_reg_1003_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(5),
      Q => tmp_1_i_fu_303_p3(5),
      R => '0'
    );
\sum_reg_1003_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(60),
      Q => \sum_reg_1003_reg_n_2_[60]\,
      R => '0'
    );
\sum_reg_1003_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(61),
      Q => \sum_reg_1003_reg_n_2_[61]\,
      R => '0'
    );
\sum_reg_1003_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(62),
      Q => \sum_reg_1003_reg_n_2_[62]\,
      R => '0'
    );
\sum_reg_1003_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(63),
      Q => p_0_in,
      R => '0'
    );
\sum_reg_1003_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(6),
      Q => tmp_1_i_fu_303_p3(6),
      R => '0'
    );
\sum_reg_1003_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(7),
      Q => tmp_1_i_fu_303_p3(7),
      R => '0'
    );
\sum_reg_1003_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(8),
      Q => tmp_1_i_fu_303_p3(8),
      R => '0'
    );
\sum_reg_1003_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sum_reg_10030,
      D => grp_fu_205_p2(9),
      Q => tmp_1_i_fu_303_p3(9),
      R => '0'
    );
\t1_reg_988[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter12_exitcond_i_reg_949,
      O => t1_reg_9880
    );
\t1_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(0),
      Q => t1_reg_988(0),
      R => '0'
    );
\t1_reg_988_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(10),
      Q => t1_reg_988(10),
      R => '0'
    );
\t1_reg_988_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(11),
      Q => t1_reg_988(11),
      R => '0'
    );
\t1_reg_988_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(12),
      Q => t1_reg_988(12),
      R => '0'
    );
\t1_reg_988_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(13),
      Q => t1_reg_988(13),
      R => '0'
    );
\t1_reg_988_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(14),
      Q => t1_reg_988(14),
      R => '0'
    );
\t1_reg_988_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(15),
      Q => t1_reg_988(15),
      R => '0'
    );
\t1_reg_988_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(16),
      Q => t1_reg_988(16),
      R => '0'
    );
\t1_reg_988_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(17),
      Q => t1_reg_988(17),
      R => '0'
    );
\t1_reg_988_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(18),
      Q => t1_reg_988(18),
      R => '0'
    );
\t1_reg_988_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(19),
      Q => t1_reg_988(19),
      R => '0'
    );
\t1_reg_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(1),
      Q => t1_reg_988(1),
      R => '0'
    );
\t1_reg_988_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(20),
      Q => t1_reg_988(20),
      R => '0'
    );
\t1_reg_988_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(21),
      Q => t1_reg_988(21),
      R => '0'
    );
\t1_reg_988_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(22),
      Q => t1_reg_988(22),
      R => '0'
    );
\t1_reg_988_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(23),
      Q => t1_reg_988(23),
      R => '0'
    );
\t1_reg_988_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(24),
      Q => t1_reg_988(24),
      R => '0'
    );
\t1_reg_988_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(25),
      Q => t1_reg_988(25),
      R => '0'
    );
\t1_reg_988_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(26),
      Q => t1_reg_988(26),
      R => '0'
    );
\t1_reg_988_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(27),
      Q => t1_reg_988(27),
      R => '0'
    );
\t1_reg_988_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(28),
      Q => t1_reg_988(28),
      R => '0'
    );
\t1_reg_988_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(29),
      Q => t1_reg_988(29),
      R => '0'
    );
\t1_reg_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(2),
      Q => t1_reg_988(2),
      R => '0'
    );
\t1_reg_988_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(30),
      Q => t1_reg_988(30),
      R => '0'
    );
\t1_reg_988_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(31),
      Q => t1_reg_988(31),
      R => '0'
    );
\t1_reg_988_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(32),
      Q => t1_reg_988(32),
      R => '0'
    );
\t1_reg_988_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(33),
      Q => t1_reg_988(33),
      R => '0'
    );
\t1_reg_988_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(34),
      Q => t1_reg_988(34),
      R => '0'
    );
\t1_reg_988_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(35),
      Q => t1_reg_988(35),
      R => '0'
    );
\t1_reg_988_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(36),
      Q => t1_reg_988(36),
      R => '0'
    );
\t1_reg_988_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(37),
      Q => t1_reg_988(37),
      R => '0'
    );
\t1_reg_988_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(38),
      Q => t1_reg_988(38),
      R => '0'
    );
\t1_reg_988_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(39),
      Q => t1_reg_988(39),
      R => '0'
    );
\t1_reg_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(3),
      Q => t1_reg_988(3),
      R => '0'
    );
\t1_reg_988_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(40),
      Q => t1_reg_988(40),
      R => '0'
    );
\t1_reg_988_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(41),
      Q => t1_reg_988(41),
      R => '0'
    );
\t1_reg_988_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(42),
      Q => t1_reg_988(42),
      R => '0'
    );
\t1_reg_988_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(43),
      Q => t1_reg_988(43),
      R => '0'
    );
\t1_reg_988_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(44),
      Q => t1_reg_988(44),
      R => '0'
    );
\t1_reg_988_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(45),
      Q => t1_reg_988(45),
      R => '0'
    );
\t1_reg_988_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(46),
      Q => t1_reg_988(46),
      R => '0'
    );
\t1_reg_988_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(47),
      Q => t1_reg_988(47),
      R => '0'
    );
\t1_reg_988_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(48),
      Q => t1_reg_988(48),
      R => '0'
    );
\t1_reg_988_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(49),
      Q => t1_reg_988(49),
      R => '0'
    );
\t1_reg_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(4),
      Q => t1_reg_988(4),
      R => '0'
    );
\t1_reg_988_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(50),
      Q => t1_reg_988(50),
      R => '0'
    );
\t1_reg_988_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(51),
      Q => t1_reg_988(51),
      R => '0'
    );
\t1_reg_988_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(52),
      Q => t1_reg_988(52),
      R => '0'
    );
\t1_reg_988_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(53),
      Q => t1_reg_988(53),
      R => '0'
    );
\t1_reg_988_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(54),
      Q => t1_reg_988(54),
      R => '0'
    );
\t1_reg_988_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(55),
      Q => t1_reg_988(55),
      R => '0'
    );
\t1_reg_988_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(56),
      Q => t1_reg_988(56),
      R => '0'
    );
\t1_reg_988_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(57),
      Q => t1_reg_988(57),
      R => '0'
    );
\t1_reg_988_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(58),
      Q => t1_reg_988(58),
      R => '0'
    );
\t1_reg_988_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(59),
      Q => t1_reg_988(59),
      R => '0'
    );
\t1_reg_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(5),
      Q => t1_reg_988(5),
      R => '0'
    );
\t1_reg_988_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(60),
      Q => t1_reg_988(60),
      R => '0'
    );
\t1_reg_988_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(61),
      Q => t1_reg_988(61),
      R => '0'
    );
\t1_reg_988_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(62),
      Q => t1_reg_988(62),
      R => '0'
    );
\t1_reg_988_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(63),
      Q => t1_reg_988(63),
      R => '0'
    );
\t1_reg_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(6),
      Q => t1_reg_988(6),
      R => '0'
    );
\t1_reg_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(7),
      Q => t1_reg_988(7),
      R => '0'
    );
\t1_reg_988_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(8),
      Q => t1_reg_988(8),
      R => '0'
    );
\t1_reg_988_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_210_p2(9),
      Q => t1_reg_988(9),
      R => '0'
    );
\t2_reg_993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(0),
      Q => t2_reg_993(0),
      R => '0'
    );
\t2_reg_993_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(10),
      Q => t2_reg_993(10),
      R => '0'
    );
\t2_reg_993_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(11),
      Q => t2_reg_993(11),
      R => '0'
    );
\t2_reg_993_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(12),
      Q => t2_reg_993(12),
      R => '0'
    );
\t2_reg_993_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(13),
      Q => t2_reg_993(13),
      R => '0'
    );
\t2_reg_993_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(14),
      Q => t2_reg_993(14),
      R => '0'
    );
\t2_reg_993_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(15),
      Q => t2_reg_993(15),
      R => '0'
    );
\t2_reg_993_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(16),
      Q => t2_reg_993(16),
      R => '0'
    );
\t2_reg_993_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(17),
      Q => t2_reg_993(17),
      R => '0'
    );
\t2_reg_993_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(18),
      Q => t2_reg_993(18),
      R => '0'
    );
\t2_reg_993_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(19),
      Q => t2_reg_993(19),
      R => '0'
    );
\t2_reg_993_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(1),
      Q => t2_reg_993(1),
      R => '0'
    );
\t2_reg_993_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(20),
      Q => t2_reg_993(20),
      R => '0'
    );
\t2_reg_993_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(21),
      Q => t2_reg_993(21),
      R => '0'
    );
\t2_reg_993_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(22),
      Q => t2_reg_993(22),
      R => '0'
    );
\t2_reg_993_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(23),
      Q => t2_reg_993(23),
      R => '0'
    );
\t2_reg_993_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(24),
      Q => t2_reg_993(24),
      R => '0'
    );
\t2_reg_993_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(25),
      Q => t2_reg_993(25),
      R => '0'
    );
\t2_reg_993_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(26),
      Q => t2_reg_993(26),
      R => '0'
    );
\t2_reg_993_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(27),
      Q => t2_reg_993(27),
      R => '0'
    );
\t2_reg_993_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(28),
      Q => t2_reg_993(28),
      R => '0'
    );
\t2_reg_993_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(29),
      Q => t2_reg_993(29),
      R => '0'
    );
\t2_reg_993_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(2),
      Q => t2_reg_993(2),
      R => '0'
    );
\t2_reg_993_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(30),
      Q => t2_reg_993(30),
      R => '0'
    );
\t2_reg_993_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(31),
      Q => t2_reg_993(31),
      R => '0'
    );
\t2_reg_993_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(32),
      Q => t2_reg_993(32),
      R => '0'
    );
\t2_reg_993_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(33),
      Q => t2_reg_993(33),
      R => '0'
    );
\t2_reg_993_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(34),
      Q => t2_reg_993(34),
      R => '0'
    );
\t2_reg_993_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(35),
      Q => t2_reg_993(35),
      R => '0'
    );
\t2_reg_993_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(36),
      Q => t2_reg_993(36),
      R => '0'
    );
\t2_reg_993_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(37),
      Q => t2_reg_993(37),
      R => '0'
    );
\t2_reg_993_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(38),
      Q => t2_reg_993(38),
      R => '0'
    );
\t2_reg_993_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(39),
      Q => t2_reg_993(39),
      R => '0'
    );
\t2_reg_993_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(3),
      Q => t2_reg_993(3),
      R => '0'
    );
\t2_reg_993_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(40),
      Q => t2_reg_993(40),
      R => '0'
    );
\t2_reg_993_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(41),
      Q => t2_reg_993(41),
      R => '0'
    );
\t2_reg_993_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(42),
      Q => t2_reg_993(42),
      R => '0'
    );
\t2_reg_993_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(43),
      Q => t2_reg_993(43),
      R => '0'
    );
\t2_reg_993_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(44),
      Q => t2_reg_993(44),
      R => '0'
    );
\t2_reg_993_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(45),
      Q => t2_reg_993(45),
      R => '0'
    );
\t2_reg_993_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(46),
      Q => t2_reg_993(46),
      R => '0'
    );
\t2_reg_993_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(47),
      Q => t2_reg_993(47),
      R => '0'
    );
\t2_reg_993_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(48),
      Q => t2_reg_993(48),
      R => '0'
    );
\t2_reg_993_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(49),
      Q => t2_reg_993(49),
      R => '0'
    );
\t2_reg_993_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(4),
      Q => t2_reg_993(4),
      R => '0'
    );
\t2_reg_993_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(50),
      Q => t2_reg_993(50),
      R => '0'
    );
\t2_reg_993_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(51),
      Q => t2_reg_993(51),
      R => '0'
    );
\t2_reg_993_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(52),
      Q => t2_reg_993(52),
      R => '0'
    );
\t2_reg_993_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(53),
      Q => t2_reg_993(53),
      R => '0'
    );
\t2_reg_993_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(54),
      Q => t2_reg_993(54),
      R => '0'
    );
\t2_reg_993_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(55),
      Q => t2_reg_993(55),
      R => '0'
    );
\t2_reg_993_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(56),
      Q => t2_reg_993(56),
      R => '0'
    );
\t2_reg_993_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(57),
      Q => t2_reg_993(57),
      R => '0'
    );
\t2_reg_993_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(58),
      Q => t2_reg_993(58),
      R => '0'
    );
\t2_reg_993_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(59),
      Q => t2_reg_993(59),
      R => '0'
    );
\t2_reg_993_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(5),
      Q => t2_reg_993(5),
      R => '0'
    );
\t2_reg_993_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(60),
      Q => t2_reg_993(60),
      R => '0'
    );
\t2_reg_993_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(61),
      Q => t2_reg_993(61),
      R => '0'
    );
\t2_reg_993_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(62),
      Q => t2_reg_993(62),
      R => '0'
    );
\t2_reg_993_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(63),
      Q => t2_reg_993(63),
      R => '0'
    );
\t2_reg_993_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(6),
      Q => t2_reg_993(6),
      R => '0'
    );
\t2_reg_993_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(7),
      Q => t2_reg_993(7),
      R => '0'
    );
\t2_reg_993_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(8),
      Q => t2_reg_993(8),
      R => '0'
    );
\t2_reg_993_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t1_reg_9880,
      D => grp_fu_215_p2(9),
      Q => t2_reg_993(9),
      R => '0'
    );
\t_V_4_reg_190[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(0),
      O => j_V_fu_244_p2(0)
    );
\t_V_4_reg_190[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => p_16_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_i_fu_238_p2,
      I3 => ap_enable_reg_pp0_iter00,
      O => t_V_4_reg_190
    );
\t_V_4_reg_190[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_16_in,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_i_fu_238_p2,
      O => t_V_4_reg_1900
    );
\t_V_4_reg_190[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(10),
      I1 => \t_V_4_reg_190_reg__0\(8),
      I2 => \t_V_4_reg_190_reg__0\(6),
      I3 => \t_V_4_reg_190[10]_i_4_n_2\,
      I4 => \t_V_4_reg_190_reg__0\(7),
      I5 => \t_V_4_reg_190_reg__0\(9),
      O => j_V_fu_244_p2(10)
    );
\t_V_4_reg_190[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(5),
      I1 => \t_V_4_reg_190_reg__0\(3),
      I2 => \t_V_4_reg_190_reg__0\(2),
      I3 => \t_V_4_reg_190_reg__0\(0),
      I4 => \t_V_4_reg_190_reg__0\(1),
      I5 => \t_V_4_reg_190_reg__0\(4),
      O => \t_V_4_reg_190[10]_i_4_n_2\
    );
\t_V_4_reg_190[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(0),
      I1 => \t_V_4_reg_190_reg__0\(1),
      O => j_V_fu_244_p2(1)
    );
\t_V_4_reg_190[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(2),
      I1 => \t_V_4_reg_190_reg__0\(1),
      I2 => \t_V_4_reg_190_reg__0\(0),
      O => j_V_fu_244_p2(2)
    );
\t_V_4_reg_190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(3),
      I1 => \t_V_4_reg_190_reg__0\(2),
      I2 => \t_V_4_reg_190_reg__0\(0),
      I3 => \t_V_4_reg_190_reg__0\(1),
      O => j_V_fu_244_p2(3)
    );
\t_V_4_reg_190[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(4),
      I1 => \t_V_4_reg_190_reg__0\(1),
      I2 => \t_V_4_reg_190_reg__0\(0),
      I3 => \t_V_4_reg_190_reg__0\(2),
      I4 => \t_V_4_reg_190_reg__0\(3),
      O => j_V_fu_244_p2(4)
    );
\t_V_4_reg_190[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(5),
      I1 => \t_V_4_reg_190_reg__0\(3),
      I2 => \t_V_4_reg_190_reg__0\(2),
      I3 => \t_V_4_reg_190_reg__0\(0),
      I4 => \t_V_4_reg_190_reg__0\(1),
      I5 => \t_V_4_reg_190_reg__0\(4),
      O => j_V_fu_244_p2(5)
    );
\t_V_4_reg_190[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(6),
      I1 => \t_V_4_reg_190[10]_i_4_n_2\,
      O => j_V_fu_244_p2(6)
    );
\t_V_4_reg_190[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(7),
      I1 => \t_V_4_reg_190[10]_i_4_n_2\,
      I2 => \t_V_4_reg_190_reg__0\(6),
      O => j_V_fu_244_p2(7)
    );
\t_V_4_reg_190[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(8),
      I1 => \t_V_4_reg_190_reg__0\(6),
      I2 => \t_V_4_reg_190[10]_i_4_n_2\,
      I3 => \t_V_4_reg_190_reg__0\(7),
      O => j_V_fu_244_p2(8)
    );
\t_V_4_reg_190[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_190_reg__0\(9),
      I1 => \t_V_4_reg_190_reg__0\(7),
      I2 => \t_V_4_reg_190[10]_i_4_n_2\,
      I3 => \t_V_4_reg_190_reg__0\(6),
      I4 => \t_V_4_reg_190_reg__0\(8),
      O => j_V_fu_244_p2(9)
    );
\t_V_4_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(0),
      Q => \t_V_4_reg_190_reg__0\(0),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(10),
      Q => \t_V_4_reg_190_reg__0\(10),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(1),
      Q => \t_V_4_reg_190_reg__0\(1),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(2),
      Q => \t_V_4_reg_190_reg__0\(2),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(3),
      Q => \t_V_4_reg_190_reg__0\(3),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(4),
      Q => \t_V_4_reg_190_reg__0\(4),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(5),
      Q => \t_V_4_reg_190_reg__0\(5),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(6),
      Q => \t_V_4_reg_190_reg__0\(6),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(7),
      Q => \t_V_4_reg_190_reg__0\(7),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(8),
      Q => \t_V_4_reg_190_reg__0\(8),
      R => t_V_4_reg_190
    );
\t_V_4_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1900,
      D => j_V_fu_244_p2(9),
      Q => \t_V_4_reg_190_reg__0\(9),
      R => t_V_4_reg_190
    );
\t_V_reg_179[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => AddWeighted_U0_ap_start,
      I1 => start_for_CvtColor_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_CS_fsm_state31,
      O => t_V_reg_179
    );
\t_V_reg_179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(0),
      Q => \t_V_reg_179_reg_n_2_[0]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(1),
      Q => \t_V_reg_179_reg_n_2_[1]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(2),
      Q => \t_V_reg_179_reg_n_2_[2]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(3),
      Q => \t_V_reg_179_reg_n_2_[3]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(4),
      Q => \t_V_reg_179_reg_n_2_[4]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(5),
      Q => \t_V_reg_179_reg_n_2_[5]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(6),
      Q => \t_V_reg_179_reg_n_2_[6]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(7),
      Q => \t_V_reg_179_reg_n_2_[7]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(8),
      Q => \t_V_reg_179_reg_n_2_[8]\,
      R => t_V_reg_179
    );
\t_V_reg_179_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state31,
      D => i_V_reg_944(9),
      Q => \t_V_reg_179_reg_n_2_[9]\,
      R => t_V_reg_179
    );
\tmp_100_reg_1086[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_Val2_13_reg_1091[7]_i_2_n_2\,
      O => tmp_100_fu_450_p3
    );
\tmp_100_reg_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => tmp_100_fu_450_p3,
      Q => tmp_100_reg_1086,
      R => '0'
    );
\tmp_105_reg_1129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(11),
      Q => tmp_105_reg_1129,
      R => '0'
    );
\tmp_105_reg_1129_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_i_reg_1140_reg[8]_i_1_n_2\,
      CO(3 downto 2) => \NLW_tmp_105_reg_1129_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_105_reg_1129_reg[0]_i_1_n_4\,
      CO(0) => \tmp_105_reg_1129_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_105_reg_1129_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => pos2_cast_i_fu_498_p1(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => F2_reg_1046(11 downto 9)
    );
\tmp_106_reg_958[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_16_in,
      I1 => \exitcond_i_reg_949_reg_n_2_[0]\,
      O => tmp_106_reg_9580
    );
\tmp_106_reg_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(0),
      Q => tmp_106_reg_958(0),
      R => '0'
    );
\tmp_106_reg_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(1),
      Q => tmp_106_reg_958(1),
      R => '0'
    );
\tmp_106_reg_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(2),
      Q => tmp_106_reg_958(2),
      R => '0'
    );
\tmp_106_reg_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(3),
      Q => tmp_106_reg_958(3),
      R => '0'
    );
\tmp_106_reg_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(4),
      Q => tmp_106_reg_958(4),
      R => '0'
    );
\tmp_106_reg_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(5),
      Q => tmp_106_reg_958(5),
      R => '0'
    );
\tmp_106_reg_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(6),
      Q => tmp_106_reg_958(6),
      R => '0'
    );
\tmp_106_reg_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src1_data_stream_V_dout(7),
      Q => tmp_106_reg_958(7),
      R => '0'
    );
\tmp_107_reg_963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(0),
      Q => tmp_107_reg_963(0),
      R => '0'
    );
\tmp_107_reg_963_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(1),
      Q => tmp_107_reg_963(1),
      R => '0'
    );
\tmp_107_reg_963_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(2),
      Q => tmp_107_reg_963(2),
      R => '0'
    );
\tmp_107_reg_963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(3),
      Q => tmp_107_reg_963(3),
      R => '0'
    );
\tmp_107_reg_963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(4),
      Q => tmp_107_reg_963(4),
      R => '0'
    );
\tmp_107_reg_963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(5),
      Q => tmp_107_reg_963(5),
      R => '0'
    );
\tmp_107_reg_963_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(6),
      Q => tmp_107_reg_963(6),
      R => '0'
    );
\tmp_107_reg_963_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_106_reg_9580,
      D => src2_data_stream_V_dout(7),
      Q => tmp_107_reg_963(7),
      R => '0'
    );
\tmp_18_i_reg_1109[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter24_exitcond_i_reg_949,
      O => Range1_all_ones_1_reg_11220
    );
\tmp_18_i_reg_1109[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_14_n_8\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_14_n_9\,
      O => \tmp_18_i_reg_1109[0]_i_10_n_2\
    );
\tmp_18_i_reg_1109[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      O => \tmp_18_i_reg_1109[0]_i_11_n_2\
    );
\tmp_18_i_reg_1109[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\,
      O => \tmp_18_i_reg_1109[0]_i_12_n_2\
    );
\tmp_18_i_reg_1109[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => F2_reg_1046(1),
      I1 => F2_reg_1046(0),
      O => \tmp_18_i_reg_1109[0]_i_13_n_2\
    );
\tmp_18_i_reg_1109[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(3),
      O => \tmp_18_i_reg_1109[0]_i_16_n_2\
    );
\tmp_18_i_reg_1109[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_4_n_9\,
      I1 => tmp_103_fu_508_p3,
      O => \tmp_18_i_reg_1109[0]_i_5_n_2\
    );
\tmp_18_i_reg_1109[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_14_n_6\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_14_n_7\,
      O => \tmp_18_i_reg_1109[0]_i_6_n_2\
    );
\tmp_18_i_reg_1109[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      O => \tmp_18_i_reg_1109[0]_i_7_n_2\
    );
\tmp_18_i_reg_1109[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\,
      I1 => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\,
      O => \tmp_18_i_reg_1109[0]_i_8_n_2\
    );
\tmp_18_i_reg_1109[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(1),
      O => \tmp_18_i_reg_1109[0]_i_9_n_2\
    );
\tmp_18_i_reg_1109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => tmp_18_i_fu_502_p2,
      Q => tmp_18_i_reg_1109,
      R => '0'
    );
\tmp_18_i_reg_1109_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_i_reg_1109_reg[0]_i_15_n_2\,
      CO(3) => \tmp_18_i_reg_1109_reg[0]_i_14_n_2\,
      CO(2) => \tmp_18_i_reg_1109_reg[0]_i_14_n_3\,
      CO(1) => \tmp_18_i_reg_1109_reg[0]_i_14_n_4\,
      CO(0) => \tmp_18_i_reg_1109_reg[0]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_18_i_reg_1109_reg[0]_i_14_n_6\,
      O(2) => \tmp_18_i_reg_1109_reg[0]_i_14_n_7\,
      O(1) => \tmp_18_i_reg_1109_reg[0]_i_14_n_8\,
      O(0) => \tmp_18_i_reg_1109_reg[0]_i_14_n_9\,
      S(3 downto 0) => F2_reg_1046(9 downto 6)
    );
\tmp_18_i_reg_1109_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_18_i_reg_1109_reg[0]_i_15_n_2\,
      CO(2) => \tmp_18_i_reg_1109_reg[0]_i_15_n_3\,
      CO(1) => \tmp_18_i_reg_1109_reg[0]_i_15_n_4\,
      CO(0) => \tmp_18_i_reg_1109_reg[0]_i_15_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => F2_reg_1046(3),
      DI(0) => '0',
      O(3) => \tmp_18_i_reg_1109_reg[0]_i_15_n_6\,
      O(2) => \tmp_18_i_reg_1109_reg[0]_i_15_n_7\,
      O(1) => \tmp_18_i_reg_1109_reg[0]_i_15_n_8\,
      O(0) => \tmp_18_i_reg_1109_reg[0]_i_15_n_9\,
      S(3 downto 2) => F2_reg_1046(5 downto 4),
      S(1) => \tmp_18_i_reg_1109[0]_i_16_n_2\,
      S(0) => F2_reg_1046(2)
    );
\tmp_18_i_reg_1109_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_i_reg_1109_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_tmp_18_i_reg_1109_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_18_i_fu_502_p2,
      CO(0) => \tmp_18_i_reg_1109_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_103_fu_508_p3,
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_18_i_reg_1109_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_18_i_reg_1109[0]_i_5_n_2\,
      S(0) => \tmp_18_i_reg_1109[0]_i_6_n_2\
    );
\tmp_18_i_reg_1109_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_18_i_reg_1109_reg[0]_i_3_n_2\,
      CO(2) => \tmp_18_i_reg_1109_reg[0]_i_3_n_3\,
      CO(1) => \tmp_18_i_reg_1109_reg[0]_i_3_n_4\,
      CO(0) => \tmp_18_i_reg_1109_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_18_i_reg_1109[0]_i_7_n_2\,
      DI(1) => \tmp_18_i_reg_1109[0]_i_8_n_2\,
      DI(0) => \tmp_18_i_reg_1109[0]_i_9_n_2\,
      O(3 downto 0) => \NLW_tmp_18_i_reg_1109_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_i_reg_1109[0]_i_10_n_2\,
      S(2) => \tmp_18_i_reg_1109[0]_i_11_n_2\,
      S(1) => \tmp_18_i_reg_1109[0]_i_12_n_2\,
      S(0) => \tmp_18_i_reg_1109[0]_i_13_n_2\
    );
\tmp_18_i_reg_1109_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_i_reg_1109_reg[0]_i_14_n_2\,
      CO(3 downto 1) => \NLW_tmp_18_i_reg_1109_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_18_i_reg_1109_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_18_i_reg_1109_reg[0]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_103_fu_508_p3,
      O(0) => \tmp_18_i_reg_1109_reg[0]_i_4_n_9\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => F2_reg_1046(11 downto 10)
    );
\tmp_23_i_reg_1134[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(2),
      I1 => pos2_cast_i_fu_498_p1(3),
      O => \tmp_23_i_reg_1134[0]_i_10_n_2\
    );
\tmp_23_i_reg_1134[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F2_reg_1046(0),
      I1 => pos2_cast_i_fu_498_p1(1),
      O => \tmp_23_i_reg_1134[0]_i_11_n_2\
    );
\tmp_23_i_reg_1134[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(11),
      I1 => pos2_cast_i_fu_498_p1(10),
      O => \tmp_23_i_reg_1134[0]_i_3_n_2\
    );
\tmp_23_i_reg_1134[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(9),
      I1 => pos2_cast_i_fu_498_p1(8),
      O => \tmp_23_i_reg_1134[0]_i_4_n_2\
    );
\tmp_23_i_reg_1134[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(5),
      I1 => pos2_cast_i_fu_498_p1(4),
      O => \tmp_23_i_reg_1134[0]_i_5_n_2\
    );
\tmp_23_i_reg_1134[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(2),
      I1 => pos2_cast_i_fu_498_p1(3),
      O => \tmp_23_i_reg_1134[0]_i_6_n_2\
    );
\tmp_23_i_reg_1134[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(1),
      O => \tmp_23_i_reg_1134[0]_i_7_n_2\
    );
\tmp_23_i_reg_1134[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(7),
      I1 => pos2_cast_i_fu_498_p1(6),
      O => \tmp_23_i_reg_1134[0]_i_8_n_2\
    );
\tmp_23_i_reg_1134[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pos2_cast_i_fu_498_p1(4),
      I1 => pos2_cast_i_fu_498_p1(5),
      O => \tmp_23_i_reg_1134[0]_i_9_n_2\
    );
\tmp_23_i_reg_1134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => tmp_23_i_fu_556_p2,
      Q => tmp_23_i_reg_1134,
      R => '0'
    );
\tmp_23_i_reg_1134_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_23_i_reg_1134_reg[0]_i_2_n_2\,
      CO(3 downto 2) => \NLW_tmp_23_i_reg_1134_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_23_i_fu_556_p2,
      CO(0) => \tmp_23_i_reg_1134_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => pos2_cast_i_fu_498_p1(11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_tmp_23_i_reg_1134_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_23_i_reg_1134[0]_i_3_n_2\,
      S(0) => \tmp_23_i_reg_1134[0]_i_4_n_2\
    );
\tmp_23_i_reg_1134_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_23_i_reg_1134_reg[0]_i_2_n_2\,
      CO(2) => \tmp_23_i_reg_1134_reg[0]_i_2_n_3\,
      CO(1) => \tmp_23_i_reg_1134_reg[0]_i_2_n_4\,
      CO(0) => \tmp_23_i_reg_1134_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_23_i_reg_1134[0]_i_5_n_2\,
      DI(1) => \tmp_23_i_reg_1134[0]_i_6_n_2\,
      DI(0) => \tmp_23_i_reg_1134[0]_i_7_n_2\,
      O(3 downto 0) => \NLW_tmp_23_i_reg_1134_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_23_i_reg_1134[0]_i_8_n_2\,
      S(2) => \tmp_23_i_reg_1134[0]_i_9_n_2\,
      S(1) => \tmp_23_i_reg_1134[0]_i_10_n_2\,
      S(0) => \tmp_23_i_reg_1134[0]_i_11_n_2\
    );
\tmp_24_i_reg_1140[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(0),
      O => tmp_15_i_fu_426_p2(0)
    );
\tmp_24_i_reg_1140[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => F2_reg_1046(3),
      O => \tmp_24_i_reg_1140[4]_i_2_n_2\
    );
\tmp_24_i_reg_1140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => tmp_15_i_fu_426_p2(0),
      Q => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(10),
      Q => \tmp_24_i_reg_1140_reg_n_2_[10]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(1),
      Q => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(2),
      Q => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(3),
      Q => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(4),
      Q => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_24_i_reg_1140_reg[4]_i_1_n_2\,
      CO(2) => \tmp_24_i_reg_1140_reg[4]_i_1_n_3\,
      CO(1) => \tmp_24_i_reg_1140_reg[4]_i_1_n_4\,
      CO(0) => \tmp_24_i_reg_1140_reg[4]_i_1_n_5\,
      CYINIT => F2_reg_1046(0),
      DI(3) => '0',
      DI(2) => F2_reg_1046(3),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => pos2_cast_i_fu_498_p1(4 downto 1),
      S(3) => F2_reg_1046(4),
      S(2) => \tmp_24_i_reg_1140[4]_i_2_n_2\,
      S(1 downto 0) => F2_reg_1046(2 downto 1)
    );
\tmp_24_i_reg_1140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(5),
      Q => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(6),
      Q => \tmp_24_i_reg_1140_reg_n_2_[6]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(7),
      Q => \tmp_24_i_reg_1140_reg_n_2_[7]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(8),
      Q => \tmp_24_i_reg_1140_reg_n_2_[8]\,
      R => '0'
    );
\tmp_24_i_reg_1140_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_i_reg_1140_reg[4]_i_1_n_2\,
      CO(3) => \tmp_24_i_reg_1140_reg[8]_i_1_n_2\,
      CO(2) => \tmp_24_i_reg_1140_reg[8]_i_1_n_3\,
      CO(1) => \tmp_24_i_reg_1140_reg[8]_i_1_n_4\,
      CO(0) => \tmp_24_i_reg_1140_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pos2_cast_i_fu_498_p1(8 downto 5),
      S(3 downto 0) => F2_reg_1046(8 downto 5)
    );
\tmp_24_i_reg_1140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => pos2_cast_i_fu_498_p1(9),
      Q => \tmp_24_i_reg_1140_reg_n_2_[9]\,
      R => '0'
    );
\tmp_2_i_reg_1040[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300AAAA0000AAAA"
    )
        port map (
      I0 => \tmp_2_i_reg_1040_reg_n_2_[0]\,
      I1 => \tmp_2_i_reg_1040[0]_i_2_n_2\,
      I2 => \tmp_i_i_i_106_reg_1014[0]_i_6_n_2\,
      I3 => \tmp_2_i_reg_1040[0]_i_3_n_2\,
      I4 => F2_2_reg_10600,
      I5 => \tmp_i_i_i_106_reg_1014[0]_i_3_n_2\,
      O => \tmp_2_i_reg_1040[0]_i_1_n_2\
    );
\tmp_2_i_reg_1040[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \tmp_i_i_i_106_reg_1014[0]_i_4_n_2\,
      I1 => tmp_1_i_fu_303_p3(28),
      I2 => tmp_1_i_fu_303_p3(27),
      I3 => \sum_reg_1003_reg_n_2_[59]\,
      I4 => \sum_reg_1003_reg_n_2_[61]\,
      I5 => \tmp_6_i3_reg_1067[0]_i_2_n_2\,
      O => \tmp_2_i_reg_1040[0]_i_2_n_2\
    );
\tmp_2_i_reg_1040[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_2_i_reg_1040[0]_i_4_n_2\,
      I1 => \tmp_2_i_reg_1040[0]_i_5_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[52]\,
      I3 => \sum_reg_1003_reg_n_2_[53]\,
      I4 => \sum_reg_1003_reg_n_2_[56]\,
      I5 => \sum_reg_1003_reg_n_2_[62]\,
      O => \tmp_2_i_reg_1040[0]_i_3_n_2\
    );
\tmp_2_i_reg_1040[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(11),
      I1 => tmp_1_i_fu_303_p3(13),
      I2 => tmp_1_i_fu_303_p3(14),
      O => \tmp_2_i_reg_1040[0]_i_4_n_2\
    );
\tmp_2_i_reg_1040[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(51),
      I1 => tmp_1_i_fu_303_p3(12),
      I2 => \sum_reg_1003_reg_n_2_[57]\,
      I3 => tmp_1_i_fu_303_p3(29),
      O => \tmp_2_i_reg_1040[0]_i_5_n_2\
    );
\tmp_2_i_reg_1040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_i_reg_1040[0]_i_1_n_2\,
      Q => \tmp_2_i_reg_1040_reg_n_2_[0]\,
      R => '0'
    );
\tmp_39_i_reg_978[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter6_exitcond_i_reg_949,
      O => tmp_39_i_reg_9780
    );
\tmp_39_i_reg_978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(0),
      Q => tmp_39_i_reg_978(0),
      R => '0'
    );
\tmp_39_i_reg_978_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(10),
      Q => tmp_39_i_reg_978(10),
      R => '0'
    );
\tmp_39_i_reg_978_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(11),
      Q => tmp_39_i_reg_978(11),
      R => '0'
    );
\tmp_39_i_reg_978_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(12),
      Q => tmp_39_i_reg_978(12),
      R => '0'
    );
\tmp_39_i_reg_978_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(13),
      Q => tmp_39_i_reg_978(13),
      R => '0'
    );
\tmp_39_i_reg_978_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(14),
      Q => tmp_39_i_reg_978(14),
      R => '0'
    );
\tmp_39_i_reg_978_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(15),
      Q => tmp_39_i_reg_978(15),
      R => '0'
    );
\tmp_39_i_reg_978_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(16),
      Q => tmp_39_i_reg_978(16),
      R => '0'
    );
\tmp_39_i_reg_978_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(17),
      Q => tmp_39_i_reg_978(17),
      R => '0'
    );
\tmp_39_i_reg_978_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(18),
      Q => tmp_39_i_reg_978(18),
      R => '0'
    );
\tmp_39_i_reg_978_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(19),
      Q => tmp_39_i_reg_978(19),
      R => '0'
    );
\tmp_39_i_reg_978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(1),
      Q => tmp_39_i_reg_978(1),
      R => '0'
    );
\tmp_39_i_reg_978_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(20),
      Q => tmp_39_i_reg_978(20),
      R => '0'
    );
\tmp_39_i_reg_978_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(21),
      Q => tmp_39_i_reg_978(21),
      R => '0'
    );
\tmp_39_i_reg_978_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(22),
      Q => tmp_39_i_reg_978(22),
      R => '0'
    );
\tmp_39_i_reg_978_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(23),
      Q => tmp_39_i_reg_978(23),
      R => '0'
    );
\tmp_39_i_reg_978_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(24),
      Q => tmp_39_i_reg_978(24),
      R => '0'
    );
\tmp_39_i_reg_978_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(25),
      Q => tmp_39_i_reg_978(25),
      R => '0'
    );
\tmp_39_i_reg_978_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(26),
      Q => tmp_39_i_reg_978(26),
      R => '0'
    );
\tmp_39_i_reg_978_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(27),
      Q => tmp_39_i_reg_978(27),
      R => '0'
    );
\tmp_39_i_reg_978_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(28),
      Q => tmp_39_i_reg_978(28),
      R => '0'
    );
\tmp_39_i_reg_978_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(29),
      Q => tmp_39_i_reg_978(29),
      R => '0'
    );
\tmp_39_i_reg_978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(2),
      Q => tmp_39_i_reg_978(2),
      R => '0'
    );
\tmp_39_i_reg_978_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(30),
      Q => tmp_39_i_reg_978(30),
      R => '0'
    );
\tmp_39_i_reg_978_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(31),
      Q => tmp_39_i_reg_978(31),
      R => '0'
    );
\tmp_39_i_reg_978_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(32),
      Q => tmp_39_i_reg_978(32),
      R => '0'
    );
\tmp_39_i_reg_978_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(33),
      Q => tmp_39_i_reg_978(33),
      R => '0'
    );
\tmp_39_i_reg_978_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(34),
      Q => tmp_39_i_reg_978(34),
      R => '0'
    );
\tmp_39_i_reg_978_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(35),
      Q => tmp_39_i_reg_978(35),
      R => '0'
    );
\tmp_39_i_reg_978_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(36),
      Q => tmp_39_i_reg_978(36),
      R => '0'
    );
\tmp_39_i_reg_978_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(37),
      Q => tmp_39_i_reg_978(37),
      R => '0'
    );
\tmp_39_i_reg_978_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(38),
      Q => tmp_39_i_reg_978(38),
      R => '0'
    );
\tmp_39_i_reg_978_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(39),
      Q => tmp_39_i_reg_978(39),
      R => '0'
    );
\tmp_39_i_reg_978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(3),
      Q => tmp_39_i_reg_978(3),
      R => '0'
    );
\tmp_39_i_reg_978_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(40),
      Q => tmp_39_i_reg_978(40),
      R => '0'
    );
\tmp_39_i_reg_978_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(41),
      Q => tmp_39_i_reg_978(41),
      R => '0'
    );
\tmp_39_i_reg_978_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(42),
      Q => tmp_39_i_reg_978(42),
      R => '0'
    );
\tmp_39_i_reg_978_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(43),
      Q => tmp_39_i_reg_978(43),
      R => '0'
    );
\tmp_39_i_reg_978_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(44),
      Q => tmp_39_i_reg_978(44),
      R => '0'
    );
\tmp_39_i_reg_978_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(45),
      Q => tmp_39_i_reg_978(45),
      R => '0'
    );
\tmp_39_i_reg_978_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(46),
      Q => tmp_39_i_reg_978(46),
      R => '0'
    );
\tmp_39_i_reg_978_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(47),
      Q => tmp_39_i_reg_978(47),
      R => '0'
    );
\tmp_39_i_reg_978_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(48),
      Q => tmp_39_i_reg_978(48),
      R => '0'
    );
\tmp_39_i_reg_978_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(49),
      Q => tmp_39_i_reg_978(49),
      R => '0'
    );
\tmp_39_i_reg_978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(4),
      Q => tmp_39_i_reg_978(4),
      R => '0'
    );
\tmp_39_i_reg_978_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(50),
      Q => tmp_39_i_reg_978(50),
      R => '0'
    );
\tmp_39_i_reg_978_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(51),
      Q => tmp_39_i_reg_978(51),
      R => '0'
    );
\tmp_39_i_reg_978_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(52),
      Q => tmp_39_i_reg_978(52),
      R => '0'
    );
\tmp_39_i_reg_978_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(53),
      Q => tmp_39_i_reg_978(53),
      R => '0'
    );
\tmp_39_i_reg_978_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(54),
      Q => tmp_39_i_reg_978(54),
      R => '0'
    );
\tmp_39_i_reg_978_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(55),
      Q => tmp_39_i_reg_978(55),
      R => '0'
    );
\tmp_39_i_reg_978_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(56),
      Q => tmp_39_i_reg_978(56),
      R => '0'
    );
\tmp_39_i_reg_978_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(57),
      Q => tmp_39_i_reg_978(57),
      R => '0'
    );
\tmp_39_i_reg_978_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(58),
      Q => tmp_39_i_reg_978(58),
      R => '0'
    );
\tmp_39_i_reg_978_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(59),
      Q => tmp_39_i_reg_978(59),
      R => '0'
    );
\tmp_39_i_reg_978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(5),
      Q => tmp_39_i_reg_978(5),
      R => '0'
    );
\tmp_39_i_reg_978_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(60),
      Q => tmp_39_i_reg_978(60),
      R => '0'
    );
\tmp_39_i_reg_978_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(61),
      Q => tmp_39_i_reg_978(61),
      R => '0'
    );
\tmp_39_i_reg_978_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(62),
      Q => tmp_39_i_reg_978(62),
      R => '0'
    );
\tmp_39_i_reg_978_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(63),
      Q => tmp_39_i_reg_978(63),
      R => '0'
    );
\tmp_39_i_reg_978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(6),
      Q => tmp_39_i_reg_978(6),
      R => '0'
    );
\tmp_39_i_reg_978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(7),
      Q => tmp_39_i_reg_978(7),
      R => '0'
    );
\tmp_39_i_reg_978_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(8),
      Q => tmp_39_i_reg_978(8),
      R => '0'
    );
\tmp_39_i_reg_978_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_220_p1(9),
      Q => tmp_39_i_reg_978(9),
      R => '0'
    );
\tmp_41_i_reg_983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(0),
      Q => tmp_41_i_reg_983(0),
      R => '0'
    );
\tmp_41_i_reg_983_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(10),
      Q => tmp_41_i_reg_983(10),
      R => '0'
    );
\tmp_41_i_reg_983_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(11),
      Q => tmp_41_i_reg_983(11),
      R => '0'
    );
\tmp_41_i_reg_983_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(12),
      Q => tmp_41_i_reg_983(12),
      R => '0'
    );
\tmp_41_i_reg_983_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(13),
      Q => tmp_41_i_reg_983(13),
      R => '0'
    );
\tmp_41_i_reg_983_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(14),
      Q => tmp_41_i_reg_983(14),
      R => '0'
    );
\tmp_41_i_reg_983_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(15),
      Q => tmp_41_i_reg_983(15),
      R => '0'
    );
\tmp_41_i_reg_983_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(16),
      Q => tmp_41_i_reg_983(16),
      R => '0'
    );
\tmp_41_i_reg_983_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(17),
      Q => tmp_41_i_reg_983(17),
      R => '0'
    );
\tmp_41_i_reg_983_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(18),
      Q => tmp_41_i_reg_983(18),
      R => '0'
    );
\tmp_41_i_reg_983_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(19),
      Q => tmp_41_i_reg_983(19),
      R => '0'
    );
\tmp_41_i_reg_983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(1),
      Q => tmp_41_i_reg_983(1),
      R => '0'
    );
\tmp_41_i_reg_983_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(20),
      Q => tmp_41_i_reg_983(20),
      R => '0'
    );
\tmp_41_i_reg_983_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(21),
      Q => tmp_41_i_reg_983(21),
      R => '0'
    );
\tmp_41_i_reg_983_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(22),
      Q => tmp_41_i_reg_983(22),
      R => '0'
    );
\tmp_41_i_reg_983_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(23),
      Q => tmp_41_i_reg_983(23),
      R => '0'
    );
\tmp_41_i_reg_983_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(24),
      Q => tmp_41_i_reg_983(24),
      R => '0'
    );
\tmp_41_i_reg_983_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(25),
      Q => tmp_41_i_reg_983(25),
      R => '0'
    );
\tmp_41_i_reg_983_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(26),
      Q => tmp_41_i_reg_983(26),
      R => '0'
    );
\tmp_41_i_reg_983_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(27),
      Q => tmp_41_i_reg_983(27),
      R => '0'
    );
\tmp_41_i_reg_983_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(28),
      Q => tmp_41_i_reg_983(28),
      R => '0'
    );
\tmp_41_i_reg_983_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(29),
      Q => tmp_41_i_reg_983(29),
      R => '0'
    );
\tmp_41_i_reg_983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(2),
      Q => tmp_41_i_reg_983(2),
      R => '0'
    );
\tmp_41_i_reg_983_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(30),
      Q => tmp_41_i_reg_983(30),
      R => '0'
    );
\tmp_41_i_reg_983_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(31),
      Q => tmp_41_i_reg_983(31),
      R => '0'
    );
\tmp_41_i_reg_983_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(32),
      Q => tmp_41_i_reg_983(32),
      R => '0'
    );
\tmp_41_i_reg_983_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(33),
      Q => tmp_41_i_reg_983(33),
      R => '0'
    );
\tmp_41_i_reg_983_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(34),
      Q => tmp_41_i_reg_983(34),
      R => '0'
    );
\tmp_41_i_reg_983_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(35),
      Q => tmp_41_i_reg_983(35),
      R => '0'
    );
\tmp_41_i_reg_983_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(36),
      Q => tmp_41_i_reg_983(36),
      R => '0'
    );
\tmp_41_i_reg_983_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(37),
      Q => tmp_41_i_reg_983(37),
      R => '0'
    );
\tmp_41_i_reg_983_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(38),
      Q => tmp_41_i_reg_983(38),
      R => '0'
    );
\tmp_41_i_reg_983_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(39),
      Q => tmp_41_i_reg_983(39),
      R => '0'
    );
\tmp_41_i_reg_983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(3),
      Q => tmp_41_i_reg_983(3),
      R => '0'
    );
\tmp_41_i_reg_983_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(40),
      Q => tmp_41_i_reg_983(40),
      R => '0'
    );
\tmp_41_i_reg_983_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(41),
      Q => tmp_41_i_reg_983(41),
      R => '0'
    );
\tmp_41_i_reg_983_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(42),
      Q => tmp_41_i_reg_983(42),
      R => '0'
    );
\tmp_41_i_reg_983_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(43),
      Q => tmp_41_i_reg_983(43),
      R => '0'
    );
\tmp_41_i_reg_983_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(44),
      Q => tmp_41_i_reg_983(44),
      R => '0'
    );
\tmp_41_i_reg_983_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(45),
      Q => tmp_41_i_reg_983(45),
      R => '0'
    );
\tmp_41_i_reg_983_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(46),
      Q => tmp_41_i_reg_983(46),
      R => '0'
    );
\tmp_41_i_reg_983_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(47),
      Q => tmp_41_i_reg_983(47),
      R => '0'
    );
\tmp_41_i_reg_983_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(48),
      Q => tmp_41_i_reg_983(48),
      R => '0'
    );
\tmp_41_i_reg_983_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(49),
      Q => tmp_41_i_reg_983(49),
      R => '0'
    );
\tmp_41_i_reg_983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(4),
      Q => tmp_41_i_reg_983(4),
      R => '0'
    );
\tmp_41_i_reg_983_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(50),
      Q => tmp_41_i_reg_983(50),
      R => '0'
    );
\tmp_41_i_reg_983_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(51),
      Q => tmp_41_i_reg_983(51),
      R => '0'
    );
\tmp_41_i_reg_983_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(52),
      Q => tmp_41_i_reg_983(52),
      R => '0'
    );
\tmp_41_i_reg_983_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(53),
      Q => tmp_41_i_reg_983(53),
      R => '0'
    );
\tmp_41_i_reg_983_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(54),
      Q => tmp_41_i_reg_983(54),
      R => '0'
    );
\tmp_41_i_reg_983_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(55),
      Q => tmp_41_i_reg_983(55),
      R => '0'
    );
\tmp_41_i_reg_983_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(56),
      Q => tmp_41_i_reg_983(56),
      R => '0'
    );
\tmp_41_i_reg_983_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(57),
      Q => tmp_41_i_reg_983(57),
      R => '0'
    );
\tmp_41_i_reg_983_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(58),
      Q => tmp_41_i_reg_983(58),
      R => '0'
    );
\tmp_41_i_reg_983_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(59),
      Q => tmp_41_i_reg_983(59),
      R => '0'
    );
\tmp_41_i_reg_983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(5),
      Q => tmp_41_i_reg_983(5),
      R => '0'
    );
\tmp_41_i_reg_983_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(60),
      Q => tmp_41_i_reg_983(60),
      R => '0'
    );
\tmp_41_i_reg_983_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(61),
      Q => tmp_41_i_reg_983(61),
      R => '0'
    );
\tmp_41_i_reg_983_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(62),
      Q => tmp_41_i_reg_983(62),
      R => '0'
    );
\tmp_41_i_reg_983_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(63),
      Q => tmp_41_i_reg_983(63),
      R => '0'
    );
\tmp_41_i_reg_983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(6),
      Q => tmp_41_i_reg_983(6),
      R => '0'
    );
\tmp_41_i_reg_983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(7),
      Q => tmp_41_i_reg_983(7),
      R => '0'
    );
\tmp_41_i_reg_983_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(8),
      Q => tmp_41_i_reg_983(8),
      R => '0'
    );
\tmp_41_i_reg_983_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_39_i_reg_9780,
      D => grp_fu_223_p1(9),
      Q => tmp_41_i_reg_983(9),
      R => '0'
    );
\tmp_42_i_reg_998[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter17_exitcond_i_reg_949,
      O => tmp_42_i_reg_9980
    );
\tmp_42_i_reg_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(0),
      Q => tmp_42_i_reg_998(0),
      R => '0'
    );
\tmp_42_i_reg_998_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(10),
      Q => tmp_42_i_reg_998(10),
      R => '0'
    );
\tmp_42_i_reg_998_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(11),
      Q => tmp_42_i_reg_998(11),
      R => '0'
    );
\tmp_42_i_reg_998_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(12),
      Q => tmp_42_i_reg_998(12),
      R => '0'
    );
\tmp_42_i_reg_998_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(13),
      Q => tmp_42_i_reg_998(13),
      R => '0'
    );
\tmp_42_i_reg_998_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(14),
      Q => tmp_42_i_reg_998(14),
      R => '0'
    );
\tmp_42_i_reg_998_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(15),
      Q => tmp_42_i_reg_998(15),
      R => '0'
    );
\tmp_42_i_reg_998_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(16),
      Q => tmp_42_i_reg_998(16),
      R => '0'
    );
\tmp_42_i_reg_998_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(17),
      Q => tmp_42_i_reg_998(17),
      R => '0'
    );
\tmp_42_i_reg_998_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(18),
      Q => tmp_42_i_reg_998(18),
      R => '0'
    );
\tmp_42_i_reg_998_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(19),
      Q => tmp_42_i_reg_998(19),
      R => '0'
    );
\tmp_42_i_reg_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(1),
      Q => tmp_42_i_reg_998(1),
      R => '0'
    );
\tmp_42_i_reg_998_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(20),
      Q => tmp_42_i_reg_998(20),
      R => '0'
    );
\tmp_42_i_reg_998_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(21),
      Q => tmp_42_i_reg_998(21),
      R => '0'
    );
\tmp_42_i_reg_998_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(22),
      Q => tmp_42_i_reg_998(22),
      R => '0'
    );
\tmp_42_i_reg_998_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(23),
      Q => tmp_42_i_reg_998(23),
      R => '0'
    );
\tmp_42_i_reg_998_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(24),
      Q => tmp_42_i_reg_998(24),
      R => '0'
    );
\tmp_42_i_reg_998_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(25),
      Q => tmp_42_i_reg_998(25),
      R => '0'
    );
\tmp_42_i_reg_998_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(26),
      Q => tmp_42_i_reg_998(26),
      R => '0'
    );
\tmp_42_i_reg_998_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(27),
      Q => tmp_42_i_reg_998(27),
      R => '0'
    );
\tmp_42_i_reg_998_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(28),
      Q => tmp_42_i_reg_998(28),
      R => '0'
    );
\tmp_42_i_reg_998_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(29),
      Q => tmp_42_i_reg_998(29),
      R => '0'
    );
\tmp_42_i_reg_998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(2),
      Q => tmp_42_i_reg_998(2),
      R => '0'
    );
\tmp_42_i_reg_998_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(30),
      Q => tmp_42_i_reg_998(30),
      R => '0'
    );
\tmp_42_i_reg_998_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(31),
      Q => tmp_42_i_reg_998(31),
      R => '0'
    );
\tmp_42_i_reg_998_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(32),
      Q => tmp_42_i_reg_998(32),
      R => '0'
    );
\tmp_42_i_reg_998_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(33),
      Q => tmp_42_i_reg_998(33),
      R => '0'
    );
\tmp_42_i_reg_998_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(34),
      Q => tmp_42_i_reg_998(34),
      R => '0'
    );
\tmp_42_i_reg_998_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(35),
      Q => tmp_42_i_reg_998(35),
      R => '0'
    );
\tmp_42_i_reg_998_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(36),
      Q => tmp_42_i_reg_998(36),
      R => '0'
    );
\tmp_42_i_reg_998_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(37),
      Q => tmp_42_i_reg_998(37),
      R => '0'
    );
\tmp_42_i_reg_998_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(38),
      Q => tmp_42_i_reg_998(38),
      R => '0'
    );
\tmp_42_i_reg_998_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(39),
      Q => tmp_42_i_reg_998(39),
      R => '0'
    );
\tmp_42_i_reg_998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(3),
      Q => tmp_42_i_reg_998(3),
      R => '0'
    );
\tmp_42_i_reg_998_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(40),
      Q => tmp_42_i_reg_998(40),
      R => '0'
    );
\tmp_42_i_reg_998_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(41),
      Q => tmp_42_i_reg_998(41),
      R => '0'
    );
\tmp_42_i_reg_998_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(42),
      Q => tmp_42_i_reg_998(42),
      R => '0'
    );
\tmp_42_i_reg_998_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(43),
      Q => tmp_42_i_reg_998(43),
      R => '0'
    );
\tmp_42_i_reg_998_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(44),
      Q => tmp_42_i_reg_998(44),
      R => '0'
    );
\tmp_42_i_reg_998_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(45),
      Q => tmp_42_i_reg_998(45),
      R => '0'
    );
\tmp_42_i_reg_998_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(46),
      Q => tmp_42_i_reg_998(46),
      R => '0'
    );
\tmp_42_i_reg_998_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(47),
      Q => tmp_42_i_reg_998(47),
      R => '0'
    );
\tmp_42_i_reg_998_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(48),
      Q => tmp_42_i_reg_998(48),
      R => '0'
    );
\tmp_42_i_reg_998_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(49),
      Q => tmp_42_i_reg_998(49),
      R => '0'
    );
\tmp_42_i_reg_998_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(4),
      Q => tmp_42_i_reg_998(4),
      R => '0'
    );
\tmp_42_i_reg_998_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(50),
      Q => tmp_42_i_reg_998(50),
      R => '0'
    );
\tmp_42_i_reg_998_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(51),
      Q => tmp_42_i_reg_998(51),
      R => '0'
    );
\tmp_42_i_reg_998_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(52),
      Q => tmp_42_i_reg_998(52),
      R => '0'
    );
\tmp_42_i_reg_998_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(53),
      Q => tmp_42_i_reg_998(53),
      R => '0'
    );
\tmp_42_i_reg_998_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(54),
      Q => tmp_42_i_reg_998(54),
      R => '0'
    );
\tmp_42_i_reg_998_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(55),
      Q => tmp_42_i_reg_998(55),
      R => '0'
    );
\tmp_42_i_reg_998_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(56),
      Q => tmp_42_i_reg_998(56),
      R => '0'
    );
\tmp_42_i_reg_998_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(57),
      Q => tmp_42_i_reg_998(57),
      R => '0'
    );
\tmp_42_i_reg_998_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(58),
      Q => tmp_42_i_reg_998(58),
      R => '0'
    );
\tmp_42_i_reg_998_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(59),
      Q => tmp_42_i_reg_998(59),
      R => '0'
    );
\tmp_42_i_reg_998_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(5),
      Q => tmp_42_i_reg_998(5),
      R => '0'
    );
\tmp_42_i_reg_998_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(60),
      Q => tmp_42_i_reg_998(60),
      R => '0'
    );
\tmp_42_i_reg_998_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(61),
      Q => tmp_42_i_reg_998(61),
      R => '0'
    );
\tmp_42_i_reg_998_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(62),
      Q => tmp_42_i_reg_998(62),
      R => '0'
    );
\tmp_42_i_reg_998_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(63),
      Q => tmp_42_i_reg_998(63),
      R => '0'
    );
\tmp_42_i_reg_998_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(6),
      Q => tmp_42_i_reg_998(6),
      R => '0'
    );
\tmp_42_i_reg_998_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(7),
      Q => tmp_42_i_reg_998(7),
      R => '0'
    );
\tmp_42_i_reg_998_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(8),
      Q => tmp_42_i_reg_998(8),
      R => '0'
    );
\tmp_42_i_reg_998_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_42_i_reg_9980,
      D => grp_fu_201_p2(9),
      Q => tmp_42_i_reg_998(9),
      R => '0'
    );
\tmp_4_i_reg_1054[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[52]\,
      I1 => \sum_reg_1003_reg_n_2_[53]\,
      O => \tmp_4_i_reg_1054[0]_i_10_n_2\
    );
\tmp_4_i_reg_1054[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800015151555"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[59]\,
      I1 => \sum_reg_1003_reg_n_2_[56]\,
      I2 => \sum_reg_1003_reg_n_2_[57]\,
      I3 => \sum_reg_1003_reg_n_2_[55]\,
      I4 => \sum_reg_1003_reg_n_2_[54]\,
      I5 => \sum_reg_1003_reg_n_2_[58]\,
      O => \tmp_4_i_reg_1054[0]_i_11_n_2\
    );
\tmp_4_i_reg_1054[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[57]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      I2 => \sum_reg_1003_reg_n_2_[54]\,
      I3 => \sum_reg_1003_reg_n_2_[56]\,
      O => \tmp_4_i_reg_1054[0]_i_12_n_2\
    );
\tmp_4_i_reg_1054[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[54]\,
      I1 => \sum_reg_1003_reg_n_2_[55]\,
      O => \tmp_4_i_reg_1054[0]_i_13_n_2\
    );
\tmp_4_i_reg_1054[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[53]\,
      I1 => \sum_reg_1003_reg_n_2_[52]\,
      O => \tmp_4_i_reg_1054[0]_i_14_n_2\
    );
\tmp_4_i_reg_1054[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[60]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[61]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      O => \tmp_4_i_reg_1054[0]_i_3_n_2\
    );
\tmp_4_i_reg_1054[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[60]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[61]\,
      O => \tmp_4_i_reg_1054[0]_i_4_n_2\
    );
\tmp_4_i_reg_1054[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[60]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[61]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      O => \tmp_4_i_reg_1054[0]_i_5_n_2\
    );
\tmp_4_i_reg_1054[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[61]\,
      I1 => \F2_reg_1046[11]_i_2_n_2\,
      I2 => \sum_reg_1003_reg_n_2_[60]\,
      O => \tmp_4_i_reg_1054[0]_i_6_n_2\
    );
\tmp_4_i_reg_1054[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFFFEAAAAAA"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[58]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[57]\,
      I4 => \sum_reg_1003_reg_n_2_[56]\,
      I5 => \sum_reg_1003_reg_n_2_[59]\,
      O => \tmp_4_i_reg_1054[0]_i_7_n_2\
    );
\tmp_4_i_reg_1054[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9FF"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[56]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[55]\,
      I3 => \sum_reg_1003_reg_n_2_[57]\,
      O => \tmp_4_i_reg_1054[0]_i_8_n_2\
    );
\tmp_4_i_reg_1054[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[55]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      O => \tmp_4_i_reg_1054[0]_i_9_n_2\
    );
\tmp_4_i_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      Q => tmp_4_i_reg_1054,
      R => '0'
    );
\tmp_4_i_reg_1054_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_i_reg_1054_reg[0]_i_2_n_2\,
      CO(3 downto 2) => \NLW_tmp_4_i_reg_1054_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_4_i_reg_1054_reg[0]_i_1_n_4\,
      CO(0) => \tmp_4_i_reg_1054_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_4_i_reg_1054[0]_i_3_n_2\,
      DI(0) => \tmp_4_i_reg_1054[0]_i_4_n_2\,
      O(3 downto 0) => \NLW_tmp_4_i_reg_1054_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_4_i_reg_1054[0]_i_5_n_2\,
      S(0) => \tmp_4_i_reg_1054[0]_i_6_n_2\
    );
\tmp_4_i_reg_1054_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_i_reg_1054_reg[0]_i_2_n_2\,
      CO(2) => \tmp_4_i_reg_1054_reg[0]_i_2_n_3\,
      CO(1) => \tmp_4_i_reg_1054_reg[0]_i_2_n_4\,
      CO(0) => \tmp_4_i_reg_1054_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_4_i_reg_1054[0]_i_7_n_2\,
      DI(2) => \tmp_4_i_reg_1054[0]_i_8_n_2\,
      DI(1) => \tmp_4_i_reg_1054[0]_i_9_n_2\,
      DI(0) => \tmp_4_i_reg_1054[0]_i_10_n_2\,
      O(3 downto 0) => \NLW_tmp_4_i_reg_1054_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_4_i_reg_1054[0]_i_11_n_2\,
      S(2) => \tmp_4_i_reg_1054[0]_i_12_n_2\,
      S(1) => \tmp_4_i_reg_1054[0]_i_13_n_2\,
      S(0) => \tmp_4_i_reg_1054[0]_i_14_n_2\
    );
\tmp_6_i3_reg_1067[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => F2_2_reg_10600,
      I1 => \tmp_6_i3_reg_1067_reg_n_2_[0]\,
      I2 => \tmp_6_i3_reg_1067[0]_i_2_n_2\,
      I3 => \sum_reg_1003_reg_n_2_[59]\,
      I4 => \sum_reg_1003_reg_n_2_[61]\,
      I5 => \tmp_i_i_i_reg_1008[0]_i_3_n_2\,
      O => \tmp_6_i3_reg_1067[0]_i_1_n_2\
    );
\tmp_6_i3_reg_1067[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[55]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[60]\,
      I3 => \sum_reg_1003_reg_n_2_[58]\,
      O => \tmp_6_i3_reg_1067[0]_i_2_n_2\
    );
\tmp_6_i3_reg_1067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_i3_reg_1067[0]_i_1_n_2\,
      Q => \tmp_6_i3_reg_1067_reg_n_2_[0]\,
      R => '0'
    );
\tmp_96_reg_1080[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(0),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(0),
      O => \tmp_96_reg_1080[0]_i_1_n_2\
    );
\tmp_96_reg_1080[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(1),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(1),
      O => \tmp_96_reg_1080[1]_i_1_n_2\
    );
\tmp_96_reg_1080[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(2),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(2),
      O => \tmp_96_reg_1080[2]_i_1_n_2\
    );
\tmp_96_reg_1080[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(3),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(3),
      O => \tmp_96_reg_1080[3]_i_1_n_2\
    );
\tmp_96_reg_1080[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(4),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(4),
      O => \tmp_96_reg_1080[4]_i_1_n_2\
    );
\tmp_96_reg_1080[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(5),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(5),
      O => \tmp_96_reg_1080[5]_i_1_n_2\
    );
\tmp_96_reg_1080[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(6),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(6),
      O => \tmp_96_reg_1080[6]_i_1_n_2\
    );
\tmp_96_reg_1080[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => man_V_1_reg_1035(7),
      I1 => isneg_reg_1020,
      I2 => \p_Result_s_reg_1030_reg__1\(7),
      O => \tmp_96_reg_1080[7]_i_1_n_2\
    );
\tmp_96_reg_1080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[0]_i_1_n_2\,
      Q => tmp_96_reg_1080(0),
      R => '0'
    );
\tmp_96_reg_1080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[1]_i_1_n_2\,
      Q => tmp_96_reg_1080(1),
      R => '0'
    );
\tmp_96_reg_1080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[2]_i_1_n_2\,
      Q => tmp_96_reg_1080(2),
      R => '0'
    );
\tmp_96_reg_1080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[3]_i_1_n_2\,
      Q => tmp_96_reg_1080(3),
      R => '0'
    );
\tmp_96_reg_1080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[4]_i_1_n_2\,
      Q => tmp_96_reg_1080(4),
      R => '0'
    );
\tmp_96_reg_1080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[5]_i_1_n_2\,
      Q => tmp_96_reg_1080(5),
      R => '0'
    );
\tmp_96_reg_1080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[6]_i_1_n_2\,
      Q => tmp_96_reg_1080(6),
      R => '0'
    );
\tmp_96_reg_1080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Range1_all_ones_1_reg_11220,
      D => \tmp_96_reg_1080[7]_i_1_n_2\,
      Q => tmp_96_reg_1080(7),
      R => '0'
    );
\tmp_i_i_i_106_reg_1014[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter23_exitcond_i_reg_949,
      O => F2_2_reg_10600
    );
\tmp_i_i_i_106_reg_1014[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(38),
      I1 => tmp_1_i_fu_303_p3(36),
      I2 => tmp_1_i_fu_303_p3(26),
      I3 => tmp_1_i_fu_303_p3(1),
      I4 => tmp_1_i_fu_303_p3(23),
      I5 => tmp_1_i_fu_303_p3(22),
      O => \tmp_i_i_i_106_reg_1014[0]_i_10_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(46),
      I1 => tmp_1_i_fu_303_p3(21),
      I2 => tmp_1_i_fu_303_p3(10),
      I3 => tmp_1_i_fu_303_p3(47),
      O => \tmp_i_i_i_106_reg_1014[0]_i_11_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(41),
      I1 => tmp_1_i_fu_303_p3(8),
      I2 => tmp_1_i_fu_303_p3(35),
      I3 => tmp_1_i_fu_303_p3(2),
      O => \tmp_i_i_i_106_reg_1014[0]_i_12_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(0),
      I1 => tmp_1_i_fu_303_p3(40),
      I2 => tmp_1_i_fu_303_p3(28),
      I3 => tmp_1_i_fu_303_p3(25),
      O => \tmp_i_i_i_106_reg_1014[0]_i_13_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(49),
      I1 => tmp_1_i_fu_303_p3(44),
      I2 => tmp_1_i_fu_303_p3(50),
      I3 => tmp_1_i_fu_303_p3(42),
      O => \tmp_i_i_i_106_reg_1014[0]_i_14_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \tmp_i_i_i_106_reg_1014[0]_i_3_n_2\,
      I1 => \tmp_i_i_i_106_reg_1014[0]_i_4_n_2\,
      I2 => \tmp_i_i_i_106_reg_1014[0]_i_5_n_2\,
      I3 => \tmp_i_i_i_106_reg_1014[0]_i_6_n_2\,
      O => tmp_i_i_i_106_fu_281_p2
    );
\tmp_i_i_i_106_reg_1014[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \tmp_i_i_i_106_reg_1014[0]_i_7_n_2\,
      I1 => \tmp_i_i_i_106_reg_1014[0]_i_8_n_2\,
      I2 => \tmp_i_i_i_106_reg_1014[0]_i_9_n_2\,
      I3 => \tmp_i_i_i_106_reg_1014[0]_i_10_n_2\,
      O => \tmp_i_i_i_106_reg_1014[0]_i_3_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(45),
      I1 => tmp_1_i_fu_303_p3(39),
      I2 => tmp_1_i_fu_303_p3(33),
      I3 => tmp_1_i_fu_303_p3(31),
      I4 => tmp_1_i_fu_303_p3(30),
      I5 => tmp_1_i_fu_303_p3(32),
      O => \tmp_i_i_i_106_reg_1014[0]_i_4_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(12),
      I1 => tmp_1_i_fu_303_p3(51),
      I2 => tmp_1_i_fu_303_p3(27),
      I3 => tmp_1_i_fu_303_p3(14),
      I4 => tmp_1_i_fu_303_p3(13),
      I5 => tmp_1_i_fu_303_p3(11),
      O => \tmp_i_i_i_106_reg_1014[0]_i_5_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(15),
      I1 => tmp_1_i_fu_303_p3(16),
      I2 => tmp_1_i_fu_303_p3(17),
      I3 => tmp_1_i_fu_303_p3(20),
      I4 => tmp_1_i_fu_303_p3(19),
      I5 => tmp_1_i_fu_303_p3(18),
      O => \tmp_i_i_i_106_reg_1014[0]_i_6_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(6),
      I1 => tmp_1_i_fu_303_p3(4),
      I2 => tmp_1_i_fu_303_p3(3),
      I3 => tmp_1_i_fu_303_p3(29),
      I4 => \tmp_i_i_i_106_reg_1014[0]_i_11_n_2\,
      I5 => \tmp_i_i_i_106_reg_1014[0]_i_12_n_2\,
      O => \tmp_i_i_i_106_reg_1014[0]_i_7_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(34),
      I1 => tmp_1_i_fu_303_p3(43),
      I2 => tmp_1_i_fu_303_p3(9),
      I3 => tmp_1_i_fu_303_p3(7),
      I4 => \tmp_i_i_i_106_reg_1014[0]_i_13_n_2\,
      O => \tmp_i_i_i_106_reg_1014[0]_i_8_n_2\
    );
\tmp_i_i_i_106_reg_1014[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_1_i_fu_303_p3(5),
      I1 => tmp_1_i_fu_303_p3(24),
      I2 => tmp_1_i_fu_303_p3(48),
      I3 => tmp_1_i_fu_303_p3(37),
      I4 => \tmp_i_i_i_106_reg_1014[0]_i_14_n_2\,
      O => \tmp_i_i_i_106_reg_1014[0]_i_9_n_2\
    );
\tmp_i_i_i_106_reg_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => F2_2_reg_10600,
      D => tmp_i_i_i_106_fu_281_p2,
      Q => tmp_i_i_i_106_reg_1014,
      R => '0'
    );
\tmp_i_i_i_reg_1008[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => F2_2_reg_10600,
      I1 => \tmp_i_i_i_reg_1008_reg_n_2_[0]\,
      I2 => \tmp_i_i_i_reg_1008[0]_i_2_n_2\,
      I3 => \tmp_i_i_i_reg_1008[0]_i_3_n_2\,
      O => \tmp_i_i_i_reg_1008[0]_i_1_n_2\
    );
\tmp_i_i_i_reg_1008[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sum_reg_1003_reg_n_2_[55]\,
      I1 => \sum_reg_1003_reg_n_2_[54]\,
      I2 => \sum_reg_1003_reg_n_2_[61]\,
      I3 => \sum_reg_1003_reg_n_2_[60]\,
      I4 => \sum_reg_1003_reg_n_2_[58]\,
      I5 => \sum_reg_1003_reg_n_2_[59]\,
      O => \tmp_i_i_i_reg_1008[0]_i_2_n_2\
    );
\tmp_i_i_i_reg_1008[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => F2_2_reg_10600,
      I1 => \sum_reg_1003_reg_n_2_[53]\,
      I2 => \sum_reg_1003_reg_n_2_[52]\,
      I3 => \sum_reg_1003_reg_n_2_[62]\,
      I4 => \sum_reg_1003_reg_n_2_[56]\,
      I5 => \sum_reg_1003_reg_n_2_[57]\,
      O => \tmp_i_i_i_reg_1008[0]_i_3_n_2\
    );
\tmp_i_i_i_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_i_i_reg_1008[0]_i_1_n_2\,
      Q => \tmp_i_i_i_reg_1008_reg_n_2_[0]\,
      R => '0'
    );
\underflow_reg_1178[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone8_in,
      I1 => ap_reg_pp0_iter25_exitcond_i_reg_949,
      O => deleted_zeros_reg_11680
    );
\underflow_reg_1178[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282222282228222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_24_n_2\,
      I1 => Range2_V_1_reg_1145(47),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_25_n_2\,
      I4 => \underflow_reg_1178[0]_i_18_n_2\,
      I5 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      O => \underflow_reg_1178[0]_i_10_n_2\
    );
\underflow_reg_1178[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_26_n_2\,
      I1 => Range2_V_1_reg_1145(44),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_27_n_2\,
      O => \underflow_reg_1178[0]_i_11_n_2\
    );
\underflow_reg_1178[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222828282222222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_28_n_2\,
      I1 => Range2_V_1_reg_1145(41),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_29_n_2\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I5 => \underflow_reg_1178[0]_i_30_n_2\,
      O => \underflow_reg_1178[0]_i_12_n_2\
    );
\underflow_reg_1178[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000003000900030"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_31_n_2\,
      I1 => Range2_V_1_reg_1145(38),
      I2 => \underflow_reg_1178[0]_i_32_n_2\,
      I3 => Range2_V_1_reg_1145(36),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_33_n_2\,
      O => \underflow_reg_1178[0]_i_13_n_2\
    );
\underflow_reg_1178[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0605A00505050505"
    )
        port map (
      I0 => Range2_V_1_reg_1145(51),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => Range2_V_1_reg_1145(52),
      I3 => \underflow_reg_1178[0]_i_16_n_2\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I5 => \underflow_reg_1178[0]_i_15_n_2\,
      O => \underflow_reg_1178[0]_i_14_n_2\
    );
\underflow_reg_1178[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      O => \underflow_reg_1178[0]_i_15_n_2\
    );
\underflow_reg_1178[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[8]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[9]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[6]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[7]\,
      I4 => tmp_105_reg_1129,
      I5 => \tmp_24_i_reg_1140_reg_n_2_[10]\,
      O => \underflow_reg_1178[0]_i_16_n_2\
    );
\underflow_reg_1178[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A0000F5D5FFFF"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_25_n_2\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => Range2_V_1_reg_1145(49),
      O => \underflow_reg_1178[0]_i_17_n_2\
    );
\underflow_reg_1178[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      O => \underflow_reg_1178[0]_i_18_n_2\
    );
\underflow_reg_1178[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC00"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_3_n_2\,
      I1 => newsignbit_fu_697_p3,
      I2 => tmp_18_i_reg_1109,
      I3 => ap_reg_pp0_iter25_isneg_reg_1020,
      O => underflow_fu_830_p3
    );
\underflow_reg_1178[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282222282228222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_39_n_2\,
      I1 => Range2_V_1_reg_1145(35),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_40_n_2\,
      I4 => \underflow_reg_1178[0]_i_33_n_2\,
      I5 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      O => \underflow_reg_1178[0]_i_20_n_2\
    );
\underflow_reg_1178[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_41_n_2\,
      I1 => Range2_V_1_reg_1145(32),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_42_n_2\,
      O => \underflow_reg_1178[0]_i_21_n_2\
    );
\underflow_reg_1178[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222828282222222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_43_n_2\,
      I1 => Range2_V_1_reg_1145(29),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_44_n_2\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I5 => \underflow_reg_1178[0]_i_45_n_2\,
      O => \underflow_reg_1178[0]_i_22_n_2\
    );
\underflow_reg_1178[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000003000900030"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_46_n_2\,
      I1 => Range2_V_1_reg_1145(26),
      I2 => \underflow_reg_1178[0]_i_47_n_2\,
      I3 => Range2_V_1_reg_1145(24),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_48_n_2\,
      O => \underflow_reg_1178[0]_i_23_n_2\
    );
\underflow_reg_1178[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500650055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(45),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_27_n_2\,
      I3 => Range2_V_1_reg_1145(46),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_25_n_2\,
      O => \underflow_reg_1178[0]_i_24_n_2\
    );
\underflow_reg_1178[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      O => \underflow_reg_1178[0]_i_25_n_2\
    );
\underflow_reg_1178[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A00005500950055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(43),
      I1 => \underflow_reg_1178[0]_i_27_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(42),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_29_n_2\,
      O => \underflow_reg_1178[0]_i_26_n_2\
    );
\underflow_reg_1178[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000037"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_27_n_2\
    );
\underflow_reg_1178[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500590055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(39),
      I1 => \underflow_reg_1178[0]_i_31_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(40),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_30_n_2\,
      O => \underflow_reg_1178[0]_i_28_n_2\
    );
\underflow_reg_1178[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_29_n_2\
    );
\underflow_reg_1178[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5755FFFF"
    )
        port map (
      I0 => Range1_all_ones_2_i_s_fu_767_p3,
      I1 => ap_reg_pp0_iter25_tmp_4_i_reg_1054,
      I2 => ap_reg_pp0_iter25_tmp_6_i3_reg_1067,
      I3 => ap_reg_pp0_iter25_icmp_reg_1074,
      I4 => sel_tmp3_i_reg_1103,
      I5 => tmp_101_fu_610_p3,
      O => \underflow_reg_1178[0]_i_3_n_2\
    );
\underflow_reg_1178[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_30_n_2\
    );
\underflow_reg_1178[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_31_n_2\
    );
\underflow_reg_1178[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E200000F1DFFFF"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_40_n_2\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \underflow_reg_1178[0]_i_31_n_2\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => Range2_V_1_reg_1145(37),
      O => \underflow_reg_1178[0]_i_32_n_2\
    );
\underflow_reg_1178[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F1F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_33_n_2\
    );
\underflow_reg_1178[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282222222822282"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_53_n_2\,
      I1 => Range2_V_1_reg_1145(23),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \underflow_reg_1178[0]_i_48_n_2\,
      I5 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      O => \underflow_reg_1178[0]_i_35_n_2\
    );
\underflow_reg_1178[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000003000900030"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_54_n_2\,
      I1 => Range2_V_1_reg_1145(18),
      I2 => \underflow_reg_1178[0]_i_55_n_2\,
      I3 => Range2_V_1_reg_1145(20),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_56_n_2\,
      O => \underflow_reg_1178[0]_i_36_n_2\
    );
\underflow_reg_1178[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222828282222222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_57_n_2\,
      I1 => Range2_V_1_reg_1145(17),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_54_n_2\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I5 => \underflow_reg_1178[0]_i_58_n_2\,
      O => \underflow_reg_1178[0]_i_37_n_2\
    );
\underflow_reg_1178[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_59_n_2\,
      I1 => Range2_V_1_reg_1145(12),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_60_n_2\,
      O => \underflow_reg_1178[0]_i_38_n_2\
    );
\underflow_reg_1178[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500650055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(33),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_42_n_2\,
      I3 => Range2_V_1_reg_1145(34),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_40_n_2\,
      O => \underflow_reg_1178[0]_i_39_n_2\
    );
\underflow_reg_1178[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCFAAAA05050000"
    )
        port map (
      I0 => sel_tmp34_i_reg_1156,
      I1 => Range2_all_ones_fu_720_p2,
      I2 => tmp_23_i_reg_1134,
      I3 => tmp_105_reg_1129,
      I4 => rev_reg_1115,
      I5 => Range1_all_ones_1_reg_1122,
      O => Range1_all_ones_2_i_s_fu_767_p3
    );
\underflow_reg_1178[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_40_n_2\
    );
\underflow_reg_1178[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A00005500950055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(31),
      I1 => \underflow_reg_1178[0]_i_42_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(30),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_44_n_2\,
      O => \underflow_reg_1178[0]_i_41_n_2\
    );
\underflow_reg_1178[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F7F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_42_n_2\
    );
\underflow_reg_1178[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500590055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(27),
      I1 => \underflow_reg_1178[0]_i_46_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(28),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_45_n_2\,
      O => \underflow_reg_1178[0]_i_43_n_2\
    );
\underflow_reg_1178[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_44_n_2\
    );
\underflow_reg_1178[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003F7F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_45_n_2\
    );
\underflow_reg_1178[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_46_n_2\
    );
\underflow_reg_1178[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D100000F2EFFFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \underflow_reg_1178[0]_i_46_n_2\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => Range2_V_1_reg_1145(25),
      O => \underflow_reg_1178[0]_i_47_n_2\
    );
\underflow_reg_1178[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      O => \underflow_reg_1178[0]_i_48_n_2\
    );
\underflow_reg_1178[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282222282228222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_61_n_2\,
      I1 => Range2_V_1_reg_1145(11),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_62_n_2\,
      I4 => \underflow_reg_1178[0]_i_60_n_2\,
      I5 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      O => \underflow_reg_1178[0]_i_49_n_2\
    );
\underflow_reg_1178[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000003000900030"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_63_n_2\,
      I1 => Range2_V_1_reg_1145(6),
      I2 => \underflow_reg_1178[0]_i_64_n_2\,
      I3 => Range2_V_1_reg_1145(8),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_65_n_2\,
      O => \underflow_reg_1178[0]_i_50_n_2\
    );
\underflow_reg_1178[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222828282222222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_66_n_2\,
      I1 => Range2_V_1_reg_1145(5),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_63_n_2\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I5 => \underflow_reg_1178[0]_i_67_n_2\,
      O => \underflow_reg_1178[0]_i_51_n_2\
    );
\underflow_reg_1178[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_68_n_2\,
      I1 => Range2_V_1_reg_1145(0),
      I2 => \underflow_reg_1178[0]_i_16_n_2\,
      I3 => \underflow_reg_1178[0]_i_69_n_2\,
      O => \underflow_reg_1178[0]_i_52_n_2\
    );
\underflow_reg_1178[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065A90000550055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(21),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_56_n_2\,
      I3 => Range2_V_1_reg_1145(22),
      I4 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I5 => \underflow_reg_1178[0]_i_16_n_2\,
      O => \underflow_reg_1178[0]_i_53_n_2\
    );
\underflow_reg_1178[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_54_n_2\
    );
\underflow_reg_1178[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CEC0000B313FFFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I1 => \underflow_reg_1178[0]_i_54_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => Range2_V_1_reg_1145(19),
      O => \underflow_reg_1178[0]_i_55_n_2\
    );
\underflow_reg_1178[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_56_n_2\
    );
\underflow_reg_1178[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500590055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(15),
      I1 => \underflow_reg_1178[0]_i_70_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(16),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_58_n_2\,
      O => \underflow_reg_1178[0]_i_57_n_2\
    );
\underflow_reg_1178[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF07FF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_58_n_2\
    );
\underflow_reg_1178[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500650055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(13),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_60_n_2\,
      I3 => Range2_V_1_reg_1145(14),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_70_n_2\,
      O => \underflow_reg_1178[0]_i_59_n_2\
    );
\underflow_reg_1178[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF37FF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_60_n_2\
    );
\underflow_reg_1178[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500650055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(9),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_65_n_2\,
      I3 => Range2_V_1_reg_1145(10),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_62_n_2\,
      O => \underflow_reg_1178[0]_i_61_n_2\
    );
\underflow_reg_1178[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_62_n_2\
    );
\underflow_reg_1178[0]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_63_n_2\
    );
\underflow_reg_1178[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC4C000013B3FFFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I1 => \underflow_reg_1178[0]_i_63_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I3 => \underflow_reg_1178[0]_i_62_n_2\,
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => Range2_V_1_reg_1145(7),
      O => \underflow_reg_1178[0]_i_64_n_2\
    );
\underflow_reg_1178[0]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7FFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_65_n_2\
    );
\underflow_reg_1178[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500590055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(3),
      I1 => \underflow_reg_1178[0]_i_71_n_2\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I3 => Range2_V_1_reg_1145(4),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_67_n_2\,
      O => \underflow_reg_1178[0]_i_66_n_2\
    );
\underflow_reg_1178[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF1FFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      O => \underflow_reg_1178[0]_i_67_n_2\
    );
\underflow_reg_1178[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900005500650055"
    )
        port map (
      I0 => Range2_V_1_reg_1145(1),
      I1 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I2 => \underflow_reg_1178[0]_i_69_n_2\,
      I3 => Range2_V_1_reg_1145(2),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_71_n_2\,
      O => \underflow_reg_1178[0]_i_68_n_2\
    );
\underflow_reg_1178[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF7FFF"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      O => \underflow_reg_1178[0]_i_69_n_2\
    );
\underflow_reg_1178[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222228222222222"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_14_n_2\,
      I1 => Range2_V_1_reg_1145(53),
      I2 => \underflow_reg_1178[0]_i_15_n_2\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[1]\,
      I4 => \tmp_24_i_reg_1140_reg_n_2_[0]\,
      I5 => \underflow_reg_1178[0]_i_16_n_2\,
      O => \underflow_reg_1178[0]_i_7_n_2\
    );
\underflow_reg_1178[0]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      O => \underflow_reg_1178[0]_i_70_n_2\
    );
\underflow_reg_1178[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => \tmp_24_i_reg_1140_reg_n_2_[2]\,
      I1 => \tmp_24_i_reg_1140_reg_n_2_[4]\,
      I2 => \tmp_24_i_reg_1140_reg_n_2_[5]\,
      I3 => \tmp_24_i_reg_1140_reg_n_2_[3]\,
      O => \underflow_reg_1178[0]_i_71_n_2\
    );
\underflow_reg_1178[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000003000900030"
    )
        port map (
      I0 => \underflow_reg_1178[0]_i_15_n_2\,
      I1 => Range2_V_1_reg_1145(50),
      I2 => \underflow_reg_1178[0]_i_17_n_2\,
      I3 => Range2_V_1_reg_1145(48),
      I4 => \underflow_reg_1178[0]_i_16_n_2\,
      I5 => \underflow_reg_1178[0]_i_18_n_2\,
      O => \underflow_reg_1178[0]_i_8_n_2\
    );
\underflow_reg_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => deleted_zeros_reg_11680,
      D => underflow_fu_830_p3,
      Q => underflow_reg_1178,
      R => '0'
    );
\underflow_reg_1178_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \underflow_reg_1178_reg[0]_i_34_n_2\,
      CO(3) => \underflow_reg_1178_reg[0]_i_19_n_2\,
      CO(2) => \underflow_reg_1178_reg[0]_i_19_n_3\,
      CO(1) => \underflow_reg_1178_reg[0]_i_19_n_4\,
      CO(0) => \underflow_reg_1178_reg[0]_i_19_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_underflow_reg_1178_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \underflow_reg_1178[0]_i_35_n_2\,
      S(2) => \underflow_reg_1178[0]_i_36_n_2\,
      S(1) => \underflow_reg_1178[0]_i_37_n_2\,
      S(0) => \underflow_reg_1178[0]_i_38_n_2\
    );
\underflow_reg_1178_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \underflow_reg_1178_reg[0]_i_34_n_2\,
      CO(2) => \underflow_reg_1178_reg[0]_i_34_n_3\,
      CO(1) => \underflow_reg_1178_reg[0]_i_34_n_4\,
      CO(0) => \underflow_reg_1178_reg[0]_i_34_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_underflow_reg_1178_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \underflow_reg_1178[0]_i_49_n_2\,
      S(2) => \underflow_reg_1178[0]_i_50_n_2\,
      S(1) => \underflow_reg_1178[0]_i_51_n_2\,
      S(0) => \underflow_reg_1178[0]_i_52_n_2\
    );
\underflow_reg_1178_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \underflow_reg_1178_reg[0]_i_6_n_2\,
      CO(3 downto 2) => \NLW_underflow_reg_1178_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Range2_all_ones_fu_720_p2,
      CO(0) => \underflow_reg_1178_reg[0]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_underflow_reg_1178_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \underflow_reg_1178[0]_i_7_n_2\,
      S(0) => \underflow_reg_1178[0]_i_8_n_2\
    );
\underflow_reg_1178_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \underflow_reg_1178_reg[0]_i_9_n_2\,
      CO(3) => \underflow_reg_1178_reg[0]_i_6_n_2\,
      CO(2) => \underflow_reg_1178_reg[0]_i_6_n_3\,
      CO(1) => \underflow_reg_1178_reg[0]_i_6_n_4\,
      CO(0) => \underflow_reg_1178_reg[0]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_underflow_reg_1178_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \underflow_reg_1178[0]_i_10_n_2\,
      S(2) => \underflow_reg_1178[0]_i_11_n_2\,
      S(1) => \underflow_reg_1178[0]_i_12_n_2\,
      S(0) => \underflow_reg_1178[0]_i_13_n_2\
    );
\underflow_reg_1178_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \underflow_reg_1178_reg[0]_i_19_n_2\,
      CO(3) => \underflow_reg_1178_reg[0]_i_9_n_2\,
      CO(2) => \underflow_reg_1178_reg[0]_i_9_n_3\,
      CO(1) => \underflow_reg_1178_reg[0]_i_9_n_4\,
      CO(0) => \underflow_reg_1178_reg[0]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_underflow_reg_1178_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \underflow_reg_1178[0]_i_20_n_2\,
      S(2) => \underflow_reg_1178[0]_i_21_n_2\,
      S(1) => \underflow_reg_1178[0]_i_22_n_2\,
      S(0) => \underflow_reg_1178[0]_i_23_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_GaussianBlur is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter4_or_cond_i_reg_1476 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \icmp_reg_1411_reg[0]\ : out STD_LOGIC;
    ap_reg_grp_Filter2D_1_fu_40_ap_start_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[6]\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[0]\ : out STD_LOGIC;
    \p_Val2_3_fu_1238_p2__14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_Val2_2_reg_1553_reg[5]\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[5]_0\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[2]\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[1]\ : out STD_LOGIC;
    \tmp_48_reg_1558_reg[0]\ : out STD_LOGIC;
    \p_Val2_2_reg_1553_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    img_2_data_stream_0_full_n : in STD_LOGIC;
    img_1_data_stream_0_empty_n : in STD_LOGIC;
    start_for_Duplicate_U0_full_n : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_idle : in STD_LOGIC;
    ap_idle_0 : in STD_LOGIC
  );
end filtro_image_filter_0_0_GaussianBlur;

architecture STRUCTURE of filtro_image_filter_0_0_GaussianBlur is
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_idle_INST_0_i_4_n_2 : STD_LOGIC;
  signal ap_reg_grp_Filter2D_1_fu_40_ap_start : STD_LOGIC;
  signal grp_Filter2D_1_fu_40_n_20 : STD_LOGIC;
  signal grp_Filter2D_1_fu_40_n_21 : STD_LOGIC;
  signal grp_Filter2D_1_fu_40_n_23 : STD_LOGIC;
  signal grp_Filter2D_1_fu_40_n_24 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_1_fu_40_n_21,
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_1_fu_40_n_20,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_idle_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_idle,
      I2 => ap_idle_0,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => ap_idle_INST_0_i_4_n_2,
      O => \ap_CS_fsm_reg[0]_0\
    );
ap_idle_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_Duplicate_U0_full_n,
      I2 => GaussianBlur_U0_ap_start,
      O => ap_idle_INST_0_i_4_n_2
    );
ap_reg_grp_Filter2D_1_fu_40_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_1_fu_40_n_24,
      Q => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      R => ap_rst_n_inv
    );
grp_Filter2D_1_fu_40: entity work.filtro_image_filter_0_0_Filter2D_1
     port map (
      D(1) => grp_Filter2D_1_fu_40_n_20,
      D(0) => grp_Filter2D_1_fu_40_n_21,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      \ap_CS_fsm_reg[1]_0\ => grp_Filter2D_1_fu_40_n_23,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_2\ => \^start_once_reg\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_reg_grp_Filter2D_1_fu_40_ap_start => ap_reg_grp_Filter2D_1_fu_40_ap_start,
      ap_reg_grp_Filter2D_1_fu_40_ap_start_reg => ap_reg_grp_Filter2D_1_fu_40_ap_start_reg_0,
      \ap_reg_pp0_iter4_or_cond_i_reg_1476_reg[0]_0\ => ap_reg_pp0_iter4_or_cond_i_reg_1476,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1411_reg[0]_0\ => \icmp_reg_1411_reg[0]\,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      \p_Val2_2_reg_1553_reg[0]_0\ => \p_Val2_2_reg_1553_reg[0]\,
      \p_Val2_2_reg_1553_reg[0]_1\ => \p_Val2_2_reg_1553_reg[0]_0\,
      \p_Val2_2_reg_1553_reg[1]_0\ => \p_Val2_2_reg_1553_reg[1]\,
      \p_Val2_2_reg_1553_reg[2]_0\ => \p_Val2_2_reg_1553_reg[2]\,
      \p_Val2_2_reg_1553_reg[5]_0\ => \p_Val2_2_reg_1553_reg[5]\,
      \p_Val2_2_reg_1553_reg[5]_1\ => \p_Val2_2_reg_1553_reg[5]_0\,
      \p_Val2_2_reg_1553_reg[6]_0\ => \p_Val2_2_reg_1553_reg[6]\,
      \p_Val2_3_fu_1238_p2__14\(0) => \p_Val2_3_fu_1238_p2__14\(0),
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_once_reg_reg => grp_Filter2D_1_fu_40_n_24,
      \tmp_48_reg_1558_reg[0]_0\ => \tmp_48_reg_1558_reg[0]\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_1_fu_40_n_23,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Sobel is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter4_or_cond_i_reg_1456 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    ap_reg_grp_Filter2D_fu_52_ap_start_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    img_3_data_stream_0_full_n : in STD_LOGIC;
    img_2a_data_stream_0_empty_n : in STD_LOGIC;
    start_for_AddWeighted_U0_full_n : in STD_LOGIC;
    Sobel_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC
  );
end filtro_image_filter_0_0_Sobel;

architecture STRUCTURE of filtro_image_filter_0_0_Sobel is
  signal \A[0]__0_n_2\ : STD_LOGIC;
  signal \A[0]__2_n_2\ : STD_LOGIC;
  signal \A[1]__0_n_2\ : STD_LOGIC;
  signal \A[1]__2_n_2\ : STD_LOGIC;
  signal \A[2]__0_n_2\ : STD_LOGIC;
  signal \A[2]__2_n_2\ : STD_LOGIC;
  signal \A[3]__0_n_2\ : STD_LOGIC;
  signal \A[3]__2_n_2\ : STD_LOGIC;
  signal \A[4]__0_n_2\ : STD_LOGIC;
  signal \A[4]__2_n_2\ : STD_LOGIC;
  signal \A[5]__0_n_2\ : STD_LOGIC;
  signal \A[5]__2_n_2\ : STD_LOGIC;
  signal \A[6]__0_n_2\ : STD_LOGIC;
  signal \A[6]__2_n_2\ : STD_LOGIC;
  signal \A[7]__0_n_2\ : STD_LOGIC;
  signal \A[7]__2_n_2\ : STD_LOGIC;
  signal \A_n_2_[0]\ : STD_LOGIC;
  signal \A_n_2_[1]\ : STD_LOGIC;
  signal \A_n_2_[2]\ : STD_LOGIC;
  signal \A_n_2_[3]\ : STD_LOGIC;
  signal \A_n_2_[4]\ : STD_LOGIC;
  signal \A_n_2_[5]\ : STD_LOGIC;
  signal \A_n_2_[6]\ : STD_LOGIC;
  signal \A_n_2_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_reg_grp_Filter2D_fu_52_ap_start : STD_LOGIC;
  signal grp_Filter2D_fu_52_n_29 : STD_LOGIC;
  signal grp_Filter2D_fu_52_n_30 : STD_LOGIC;
  signal grp_Filter2D_fu_52_n_32 : STD_LOGIC;
  signal grp_Filter2D_fu_52_n_33 : STD_LOGIC;
  signal src_kernel_win_0_va_18_fu_1660 : STD_LOGIC;
  signal src_kernel_win_0_va_24_reg_1485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  start_once_reg <= \^start_once_reg\;
\A[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(0),
      Q => \A_n_2_[0]\,
      R => '0'
    );
\A[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[0]\,
      Q => \A[0]__0_n_2\,
      R => '0'
    );
\A[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(0),
      Q => \A[0]__2_n_2\,
      R => '0'
    );
\A[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(1),
      Q => \A_n_2_[1]\,
      R => '0'
    );
\A[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[1]\,
      Q => \A[1]__0_n_2\,
      R => '0'
    );
\A[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(1),
      Q => \A[1]__2_n_2\,
      R => '0'
    );
\A[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(2),
      Q => \A_n_2_[2]\,
      R => '0'
    );
\A[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[2]\,
      Q => \A[2]__0_n_2\,
      R => '0'
    );
\A[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(2),
      Q => \A[2]__2_n_2\,
      R => '0'
    );
\A[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(3),
      Q => \A_n_2_[3]\,
      R => '0'
    );
\A[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[3]\,
      Q => \A[3]__0_n_2\,
      R => '0'
    );
\A[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(3),
      Q => \A[3]__2_n_2\,
      R => '0'
    );
\A[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(4),
      Q => \A_n_2_[4]\,
      R => '0'
    );
\A[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[4]\,
      Q => \A[4]__0_n_2\,
      R => '0'
    );
\A[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(4),
      Q => \A[4]__2_n_2\,
      R => '0'
    );
\A[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(5),
      Q => \A_n_2_[5]\,
      R => '0'
    );
\A[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[5]\,
      Q => \A[5]__0_n_2\,
      R => '0'
    );
\A[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(5),
      Q => \A[5]__2_n_2\,
      R => '0'
    );
\A[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(6),
      Q => \A_n_2_[6]\,
      R => '0'
    );
\A[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[6]\,
      Q => \A[6]__0_n_2\,
      R => '0'
    );
\A[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(6),
      Q => \A[6]__2_n_2\,
      R => '0'
    );
\A[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_24_reg_1485(7),
      Q => \A_n_2_[7]\,
      R => '0'
    );
\A[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => \A_n_2_[7]\,
      Q => \A[7]__0_n_2\,
      R => '0'
    );
\A[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(7),
      Q => \A[7]__2_n_2\,
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_52_n_30,
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_52_n_29,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
ap_idle_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F000000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_AddWeighted_U0_full_n,
      I2 => Sobel_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => Q(0),
      I5 => ap_start,
      O => start_once_reg_reg_0
    );
ap_reg_grp_Filter2D_fu_52_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_52_n_33,
      Q => ap_reg_grp_Filter2D_fu_52_ap_start,
      R => ap_rst_n_inv
    );
grp_Filter2D_fu_52: entity work.filtro_image_filter_0_0_Filter2D
     port map (
      D(7 downto 0) => src_kernel_win_0_va_fu_162(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      \ap_CS_fsm_reg[1]_0\ => grp_Filter2D_fu_52_n_32,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_2\ => \^start_once_reg\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_reg_grp_Filter2D_fu_52_ap_start => ap_reg_grp_Filter2D_fu_52_ap_start,
      ap_reg_grp_Filter2D_fu_52_ap_start_reg => ap_reg_grp_Filter2D_fu_52_ap_start_reg_0,
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ => ap_reg_pp0_iter4_or_cond_i_reg_1456,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1391_reg[0]_0\ => \icmp_reg_1391_reg[0]\,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      internal_empty_n_reg(1) => grp_Filter2D_fu_52_n_29,
      internal_empty_n_reg(0) => grp_Filter2D_fu_52_n_30,
      internal_empty_n_reg_0 => internal_empty_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      \p_Val2_s_reg_1531_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(7) => \A[7]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(6) => \A[6]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(5) => \A[5]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(4) => \A[4]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(3) => \A[3]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(2) => \A[2]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(1) => \A[1]__0_n_2\,
      \r_V_8_1_fu_1052_p2__0_carry__1_0\(0) => \A[0]__0_n_2\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      src_kernel_win_0_va_18_fu_1660 => src_kernel_win_0_va_18_fu_1660,
      \src_kernel_win_0_va_24_reg_1485_reg[7]_0\(7 downto 0) => src_kernel_win_0_va_24_reg_1485(7 downto 0),
      start_for_AddWeighted_U0_full_n => start_for_AddWeighted_U0_full_n,
      start_once_reg_reg => grp_Filter2D_fu_52_n_33,
      \tmp_79_reg_1511_reg[7]_0\(7) => \A[7]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(6) => \A[6]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(5) => \A[5]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(4) => \A[4]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(3) => \A[3]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(2) => \A[2]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(1) => \A[1]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(0) => \A[0]__2_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_52_n_32,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_Sobel_1 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_pp0_iter4_or_cond_i_reg_1456 : out STD_LOGIC;
    ap_reg_grp_Filter2D_fu_52_ap_start_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_reg_1391_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    img_4_data_stream_0_full_n : in STD_LOGIC;
    img_2b_data_stream_0_empty_n : in STD_LOGIC;
    Sobel_1_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_for_Sobel_1_U0_full_n : in STD_LOGIC
  );
end filtro_image_filter_0_0_Sobel_1;

architecture STRUCTURE of filtro_image_filter_0_0_Sobel_1 is
  signal \A[0]__2_n_2\ : STD_LOGIC;
  signal \A[1]__2_n_2\ : STD_LOGIC;
  signal \A[2]__2_n_2\ : STD_LOGIC;
  signal \A[3]__2_n_2\ : STD_LOGIC;
  signal \A[4]__2_n_2\ : STD_LOGIC;
  signal \A[5]__2_n_2\ : STD_LOGIC;
  signal \A[6]__2_n_2\ : STD_LOGIC;
  signal \A[7]__2_n_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_grp_Filter2D_fu_52_ap_start : STD_LOGIC;
  signal grp_Filter2D_fu_52_n_32 : STD_LOGIC;
  signal src_kernel_win_0_va_18_fu_1660 : STD_LOGIC;
  signal src_kernel_win_0_va_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\A[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(0),
      Q => \A[0]__2_n_2\,
      R => '0'
    );
\A[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(1),
      Q => \A[1]__2_n_2\,
      R => '0'
    );
\A[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(2),
      Q => \A[2]__2_n_2\,
      R => '0'
    );
\A[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(3),
      Q => \A[3]__2_n_2\,
      R => '0'
    );
\A[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(4),
      Q => \A[4]__2_n_2\,
      R => '0'
    );
\A[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(5),
      Q => \A[5]__2_n_2\,
      R => '0'
    );
\A[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(6),
      Q => \A[6]__2_n_2\,
      R => '0'
    );
\A[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_18_fu_1660,
      D => src_kernel_win_0_va_fu_162(7),
      Q => \A[7]__2_n_2\,
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_reg_grp_Filter2D_fu_52_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_52_n_32,
      Q => ap_reg_grp_Filter2D_fu_52_ap_start,
      R => ap_rst_n_inv
    );
grp_Filter2D_fu_52: entity work.filtro_image_filter_0_0_Filter2D_30
     port map (
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      I452(7 downto 0) => src_kernel_win_0_va_fu_162(7 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      Sobel_1_U0_ap_start => Sobel_1_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\ => grp_Filter2D_fu_52_n_32,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_reg_grp_Filter2D_fu_52_ap_start => ap_reg_grp_Filter2D_fu_52_ap_start,
      ap_reg_grp_Filter2D_fu_52_ap_start_reg(0) => ap_reg_grp_Filter2D_fu_52_ap_start_reg_0(0),
      \ap_reg_pp0_iter4_or_cond_i_reg_1456_reg[0]_0\ => ap_reg_pp0_iter4_or_cond_i_reg_1456,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1391_reg[0]_0\ => \icmp_reg_1391_reg[0]\,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      mOutPtr110_out_0 => mOutPtr110_out_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      \p_Val2_s_reg_1531_reg[7]_0\(7 downto 0) => D(7 downto 0),
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      src_kernel_win_0_va_18_fu_1660 => src_kernel_win_0_va_18_fu_1660,
      start_for_Sobel_1_U0_full_n => start_for_Sobel_1_U0_full_n,
      start_once_reg => start_once_reg,
      \tmp_79_reg_1511_reg[7]_0\(7) => \A[7]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(6) => \A[6]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(5) => \A[5]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(4) => \A[4]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(3) => \A[3]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(2) => \A[2]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(1) => \A[1]__2_n_2\,
      \tmp_79_reg_1511_reg[7]_0\(0) => \A[0]__2_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0_image_filter is
  port (
    INPUT_STREAM_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    INPUT_STREAM_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    INPUT_STREAM_TVALID : in STD_LOGIC;
    INPUT_STREAM_TREADY : out STD_LOGIC;
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of filtro_image_filter_0_0_image_filter : entity is "yes";
end filtro_image_filter_0_0_image_filter;

architecture STRUCTURE of filtro_image_filter_0_0_image_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_32 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_33 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_34 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_35 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_4 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_6 : STD_LOGIC;
  signal AddWeighted_U0_ap_idle : STD_LOGIC;
  signal AddWeighted_U0_ap_ready : STD_LOGIC;
  signal AddWeighted_U0_ap_start : STD_LOGIC;
  signal AddWeighted_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AddWeighted_U0_n_10 : STD_LOGIC;
  signal AddWeighted_U0_n_11 : STD_LOGIC;
  signal AddWeighted_U0_n_12 : STD_LOGIC;
  signal AddWeighted_U0_n_2 : STD_LOGIC;
  signal AddWeighted_U0_n_4 : STD_LOGIC;
  signal AddWeighted_U0_n_8 : STD_LOGIC;
  signal AddWeighted_U0_src1_data_stream_V_read : STD_LOGIC;
  signal CvtColor_1_U0_ap_ready : STD_LOGIC;
  signal CvtColor_1_U0_ap_start : STD_LOGIC;
  signal CvtColor_1_U0_n_15 : STD_LOGIC;
  signal CvtColor_1_U0_n_4 : STD_LOGIC;
  signal CvtColor_1_U0_n_6 : STD_LOGIC;
  signal CvtColor_1_U0_n_7 : STD_LOGIC;
  signal CvtColor_1_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CvtColor_1_U0_p_src_data_stream_2_V_read : STD_LOGIC;
  signal CvtColor_1_U0_p_src_rows_V_read : STD_LOGIC;
  signal CvtColor_U0_ap_ready : STD_LOGIC;
  signal CvtColor_U0_ap_start : STD_LOGIC;
  signal CvtColor_U0_n_3 : STD_LOGIC;
  signal CvtColor_U0_n_9 : STD_LOGIC;
  signal CvtColor_U0_p_dst_data_stream_2_V_write : STD_LOGIC;
  signal Duplicate_U0_ap_start : STD_LOGIC;
  signal Duplicate_U0_n_10 : STD_LOGIC;
  signal Duplicate_U0_n_3 : STD_LOGIC;
  signal Duplicate_U0_n_4 : STD_LOGIC;
  signal Duplicate_U0_n_8 : STD_LOGIC;
  signal Duplicate_U0_src_data_stream_V_read : STD_LOGIC;
  signal GaussianBlur_U0_ap_start : STD_LOGIC;
  signal GaussianBlur_U0_n_20 : STD_LOGIC;
  signal GaussianBlur_U0_n_21 : STD_LOGIC;
  signal GaussianBlur_U0_n_22 : STD_LOGIC;
  signal GaussianBlur_U0_n_25 : STD_LOGIC;
  signal GaussianBlur_U0_n_26 : STD_LOGIC;
  signal GaussianBlur_U0_n_27 : STD_LOGIC;
  signal GaussianBlur_U0_n_28 : STD_LOGIC;
  signal GaussianBlur_U0_n_29 : STD_LOGIC;
  signal GaussianBlur_U0_n_31 : STD_LOGIC;
  signal GaussianBlur_U0_n_32 : STD_LOGIC;
  signal GaussianBlur_U0_n_33 : STD_LOGIC;
  signal GaussianBlur_U0_n_34 : STD_LOGIC;
  signal GaussianBlur_U0_n_35 : STD_LOGIC;
  signal GaussianBlur_U0_n_36 : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_data_stream_2_V_read : STD_LOGIC;
  signal Sobel_1_U0_ap_start : STD_LOGIC;
  signal Sobel_1_U0_n_20 : STD_LOGIC;
  signal Sobel_1_U0_n_22 : STD_LOGIC;
  signal Sobel_1_U0_n_23 : STD_LOGIC;
  signal Sobel_1_U0_n_26 : STD_LOGIC;
  signal Sobel_1_U0_n_28 : STD_LOGIC;
  signal Sobel_1_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Sobel_U0_ap_start : STD_LOGIC;
  signal Sobel_U0_n_20 : STD_LOGIC;
  signal Sobel_U0_n_21 : STD_LOGIC;
  signal Sobel_U0_n_22 : STD_LOGIC;
  signal Sobel_U0_n_25 : STD_LOGIC;
  signal Sobel_U0_n_26 : STD_LOGIC;
  signal Sobel_U0_n_27 : STD_LOGIC;
  signal Sobel_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_25 : STD_LOGIC;
  signal ap_block_pp0_stage0_110011 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \grp_Filter2D_1_fu_40/ap_reg_pp0_iter4_or_cond_i_reg_1476\ : STD_LOGIC;
  signal \grp_Filter2D_1_fu_40/k_buf_0_val_3_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_1_fu_40/k_buf_0_val_4_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_1_fu_40/p_Val2_3_fu_1238_p2__14\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \grp_Filter2D_fu_52/ap_NS_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456\ : STD_LOGIC;
  signal \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456_29\ : STD_LOGIC;
  signal \grp_Filter2D_fu_52/k_buf_0_val_3_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_52/k_buf_0_val_3_q0_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_52/k_buf_0_val_4_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_52/k_buf_0_val_4_q0_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_cols_V_c21_empty_n : STD_LOGIC;
  signal img_0_cols_V_c21_full_n : STD_LOGIC;
  signal img_0_cols_V_c_empty_n : STD_LOGIC;
  signal img_0_cols_V_c_full_n : STD_LOGIC;
  signal img_0_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_0_empty_n : STD_LOGIC;
  signal img_0_data_stream_0_full_n : STD_LOGIC;
  signal img_0_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_1_empty_n : STD_LOGIC;
  signal img_0_data_stream_1_full_n : STD_LOGIC;
  signal img_0_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_2_empty_n : STD_LOGIC;
  signal img_0_data_stream_2_full_n : STD_LOGIC;
  signal img_0_rows_V_c20_empty_n : STD_LOGIC;
  signal img_0_rows_V_c20_full_n : STD_LOGIC;
  signal img_0_rows_V_c_empty_n : STD_LOGIC;
  signal img_0_rows_V_c_full_n : STD_LOGIC;
  signal img_1_data_stream_0_U_n_10 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_11 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_12 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_13 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_14 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_15 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_16 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_17 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_18 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_19 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_20 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_6 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_7 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_8 : STD_LOGIC;
  signal img_1_data_stream_0_U_n_9 : STD_LOGIC;
  signal img_1_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_1_data_stream_0_empty_n : STD_LOGIC;
  signal img_1_data_stream_0_full_n : STD_LOGIC;
  signal img_2_data_stream_0_U_n_4 : STD_LOGIC;
  signal img_2_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_2_data_stream_0_empty_n : STD_LOGIC;
  signal img_2_data_stream_0_full_n : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_10 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_11 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_12 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_13 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_14 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_15 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_16 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_17 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_18 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_19 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_20 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_6 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_7 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_8 : STD_LOGIC;
  signal img_2a_data_stream_0_U_n_9 : STD_LOGIC;
  signal img_2a_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_2a_data_stream_0_empty_n : STD_LOGIC;
  signal img_2a_data_stream_0_full_n : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_10 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_11 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_12 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_13 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_14 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_15 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_16 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_17 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_18 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_19 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_20 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_6 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_7 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_8 : STD_LOGIC;
  signal img_2b_data_stream_0_U_n_9 : STD_LOGIC;
  signal img_2b_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_2b_data_stream_0_empty_n : STD_LOGIC;
  signal img_2b_data_stream_0_full_n : STD_LOGIC;
  signal img_3_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_3_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_3_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_3_data_stream_0_empty_n : STD_LOGIC;
  signal img_3_data_stream_0_full_n : STD_LOGIC;
  signal img_4_data_stream_0_U_n_2 : STD_LOGIC;
  signal img_4_data_stream_0_U_n_5 : STD_LOGIC;
  signal img_4_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_4_data_stream_0_empty_n : STD_LOGIC;
  signal img_4_data_stream_0_full_n : STD_LOGIC;
  signal img_5_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_5_data_stream_0_empty_n : STD_LOGIC;
  signal img_5_data_stream_0_full_n : STD_LOGIC;
  signal img_6_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_6_data_stream_0_empty_n : STD_LOGIC;
  signal img_6_data_stream_0_full_n : STD_LOGIC;
  signal img_6_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_6_data_stream_1_empty_n : STD_LOGIC;
  signal img_6_data_stream_1_full_n : STD_LOGIC;
  signal img_6_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_6_data_stream_2_empty_n : STD_LOGIC;
  signal img_6_data_stream_2_full_n : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_14 : STD_LOGIC;
  signal mOutPtr110_out_17 : STD_LOGIC;
  signal mOutPtr110_out_19 : STD_LOGIC;
  signal mOutPtr110_out_2 : STD_LOGIC;
  signal mOutPtr110_out_20 : STD_LOGIC;
  signal mOutPtr110_out_21 : STD_LOGIC;
  signal mOutPtr110_out_22 : STD_LOGIC;
  signal mOutPtr110_out_24 : STD_LOGIC;
  signal mOutPtr110_out_27 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal mOutPtr110_out_6 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_10 : STD_LOGIC;
  signal shiftReg_ce_12 : STD_LOGIC;
  signal shiftReg_ce_13 : STD_LOGIC;
  signal shiftReg_ce_16 : STD_LOGIC;
  signal shiftReg_ce_23 : STD_LOGIC;
  signal shiftReg_ce_26 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal start_for_AddWeighted_U0_full_n : STD_LOGIC;
  signal start_for_CvtColor_1_U0_full_n : STD_LOGIC;
  signal start_for_CvtColor_U0_full_n : STD_LOGIC;
  signal start_for_CvtColoudo_U_n_4 : STD_LOGIC;
  signal start_for_Duplicate_U0_full_n : STD_LOGIC;
  signal start_for_GaussianBlur_U0_full_n : STD_LOGIC;
  signal start_for_Gaussiavdy_U_n_4 : STD_LOGIC;
  signal start_for_Mat2AXIAem_U_n_4 : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_Sobel_1_U0_full_n : STD_LOGIC;
  signal start_for_Sobel_U0_U_n_4 : STD_LOGIC;
  signal start_for_Sobel_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal start_once_reg_11 : STD_LOGIC;
  signal start_once_reg_15 : STD_LOGIC;
  signal start_once_reg_18 : STD_LOGIC;
  signal start_once_reg_28 : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
  signal tmp_88_reg_3790 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 aclk_intf CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000";
begin
  OUTPUT_STREAM_TDEST(0) <= \<const0>\;
  OUTPUT_STREAM_TID(0) <= \<const0>\;
  OUTPUT_STREAM_TKEEP(2) <= \<const1>\;
  OUTPUT_STREAM_TKEEP(1) <= \<const1>\;
  OUTPUT_STREAM_TKEEP(0) <= \<const1>\;
  OUTPUT_STREAM_TSTRB(2) <= \<const0>\;
  OUTPUT_STREAM_TSTRB(1) <= \<const0>\;
  OUTPUT_STREAM_TSTRB(0) <= \<const0>\;
  ap_done <= \^ap_done\;
AXIvideo2Mat_U0: entity work.filtro_image_filter_0_0_AXIvideo2Mat
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      INPUT_STREAM_TDATA(23 downto 0) => INPUT_STREAM_TDATA(23 downto 0),
      INPUT_STREAM_TLAST(0) => INPUT_STREAM_TLAST(0),
      INPUT_STREAM_TREADY => INPUT_STREAM_TREADY,
      INPUT_STREAM_TUSER(0) => INPUT_STREAM_TUSER(0),
      INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
      Q(0) => AXIvideo2Mat_U0_n_6,
      \ap_CS_fsm_reg[1]_0\ => start_for_CvtColoudo_U_n_4,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \axi_data_V_1_i_reg_326_reg[15]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \axi_data_V_1_i_reg_326_reg[23]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      \exitcond_i_reg_526_reg[0]_0\ => AXIvideo2Mat_U0_n_4,
      img_0_cols_V_c21_full_n => img_0_cols_V_c21_full_n,
      img_0_cols_V_c_empty_n => img_0_cols_V_c_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      img_0_rows_V_c20_full_n => img_0_rows_V_c20_full_n,
      img_0_rows_V_c_empty_n => img_0_rows_V_c_empty_n,
      internal_full_n_reg => AXIvideo2Mat_U0_n_32,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_33,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_34,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => AXIvideo2Mat_U0_n_35
    );
AddWeighted_U0: entity work.filtro_image_filter_0_0_AddWeighted
     port map (
      AddWeighted_U0_ap_idle => AddWeighted_U0_ap_idle,
      AddWeighted_U0_ap_ready => AddWeighted_U0_ap_ready,
      AddWeighted_U0_ap_start => AddWeighted_U0_ap_start,
      AddWeighted_U0_src1_data_stream_V_read => AddWeighted_U0_src1_data_stream_V_read,
      CvtColor_U0_p_dst_data_stream_2_V_write => CvtColor_U0_p_dst_data_stream_2_V_write,
      D(7 downto 0) => AddWeighted_U0_dst_data_stream_V_din(7 downto 0),
      E(0) => shiftReg_ce,
      ap_clk => ap_clk,
      \ap_reg_pp0_iter26_exitcond_i_reg_949_reg[0]_0\ => AddWeighted_U0_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_3_data_stream_0_empty_n => img_3_data_stream_0_empty_n,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_5_data_stream_0_empty_n => img_5_data_stream_0_empty_n,
      img_5_data_stream_0_full_n => img_5_data_stream_0_full_n,
      internal_empty_n_reg => AddWeighted_U0_n_2,
      internal_empty_n_reg_0 => AddWeighted_U0_n_4,
      internal_empty_n_reg_1 => AddWeighted_U0_n_10,
      internal_empty_n_reg_2 => AddWeighted_U0_n_11,
      internal_empty_n_reg_3 => AddWeighted_U0_n_12,
      mOutPtr110_out => mOutPtr110_out_2,
      mOutPtr110_out_0 => mOutPtr110_out_1,
      mOutPtr110_out_1 => mOutPtr110_out,
      \mOutPtr_reg[0]\ => Sobel_U0_n_25,
      \mOutPtr_reg[0]_0\ => img_3_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => Sobel_1_U0_n_26,
      \mOutPtr_reg[0]_2\ => img_4_data_stream_0_U_n_2,
      src1_data_stream_V_dout(7 downto 0) => img_4_data_stream_0_dout(7 downto 0),
      src2_data_stream_V_dout(7 downto 0) => img_3_data_stream_0_dout(7 downto 0),
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_once_reg => start_once_reg_0
    );
CvtColor_1_U0: entity work.filtro_image_filter_0_0_CvtColor_1
     port map (
      B(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      CO(0) => CvtColor_1_U0_n_7,
      CvtColor_1_U0_ap_ready => CvtColor_1_U0_ap_ready,
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      CvtColor_1_U0_p_src_data_stream_2_V_read => CvtColor_1_U0_p_src_data_stream_2_V_read,
      CvtColor_1_U0_p_src_rows_V_read => CvtColor_1_U0_p_src_rows_V_read,
      D(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      E(0) => shiftReg_ce_3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => CvtColor_1_U0_n_6,
      \ap_CS_fsm_reg[0]_0\ => start_for_Gaussiavdy_U_n_4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => CvtColor_1_U0_n_4,
      ap_enable_reg_pp0_iter4_reg_0 => CvtColor_1_U0_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_cols_V_c21_empty_n => img_0_cols_V_c21_empty_n,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      img_0_rows_V_c20_empty_n => img_0_rows_V_c20_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      internal_full_n_reg => AXIvideo2Mat_U0_n_4,
      mOutPtr110_out => mOutPtr110_out_6,
      mOutPtr110_out_0 => mOutPtr110_out_5,
      mOutPtr110_out_1 => mOutPtr110_out_4,
      p(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      \p_Val2_7_reg_404_reg[7]_0\(7 downto 0) => CvtColor_1_U0_p_dst_data_stream_V_din(7 downto 0),
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_7,
      tmp_88_reg_3790 => tmp_88_reg_3790
    );
CvtColor_U0: entity work.filtro_image_filter_0_0_CvtColor
     port map (
      AddWeighted_U0_ap_idle => AddWeighted_U0_ap_idle,
      CvtColor_U0_ap_ready => CvtColor_U0_ap_ready,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      CvtColor_U0_p_dst_data_stream_2_V_write => CvtColor_U0_p_dst_data_stream_2_V_write,
      Q(0) => CvtColor_1_U0_n_6,
      \ap_CS_fsm_reg[0]_0\ => CvtColor_U0_n_9,
      ap_block_pp0_stage0_110011 => ap_block_pp0_stage0_110011,
      ap_clk => ap_clk,
      ap_idle_INST_0_i_1 => start_for_Mat2AXIAem_U_n_4,
      ap_idle_INST_0_i_1_0 => Sobel_U0_n_27,
      ap_idle_INST_0_i_1_1 => start_for_Gaussiavdy_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_reg_197_reg[0]_0\ => CvtColor_U0_n_3,
      img_5_data_stream_0_empty_n => img_5_data_stream_0_empty_n,
      img_6_data_stream_0_full_n => img_6_data_stream_0_full_n,
      img_6_data_stream_1_full_n => img_6_data_stream_1_full_n,
      img_6_data_stream_2_full_n => img_6_data_stream_2_full_n,
      shiftReg_ce => shiftReg_ce_10,
      shiftReg_ce_0 => shiftReg_ce_9,
      shiftReg_ce_1 => shiftReg_ce_8,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_11
    );
Duplicate_U0: entity work.filtro_image_filter_0_0_Duplicate
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_13,
      Q(0) => Duplicate_U0_n_3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => Duplicate_U0_n_8,
      ap_enable_reg_pp0_iter1_reg_1 => Duplicate_U0_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_2_data_stream_0_empty_n => img_2_data_stream_0_empty_n,
      img_2a_data_stream_0_full_n => img_2a_data_stream_0_full_n,
      img_2b_data_stream_0_full_n => img_2b_data_stream_0_full_n,
      internal_full_n_reg(0) => shiftReg_ce_12,
      internal_full_n_reg_0 => GaussianBlur_U0_n_25,
      mOutPtr110_out => mOutPtr110_out_14,
      start_for_Sobel_1_U0_full_n => start_for_Sobel_1_U0_full_n,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      start_once_reg => start_once_reg_15,
      \t_V_reg_118_reg[1]_0\ => Duplicate_U0_n_4
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
GaussianBlur_U0: entity work.filtro_image_filter_0_0_GaussianBlur
     port map (
      DIADI(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_1_fu_40/k_buf_0_val_3_q0\(7 downto 0),
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Q(0) => Duplicate_U0_n_3,
      \ap_CS_fsm_reg[0]_0\ => GaussianBlur_U0_n_26,
      \ap_CS_fsm_reg[1]_0\ => GaussianBlur_U0_n_25,
      \ap_CS_fsm_reg[3]\ => img_2_data_stream_0_U_n_4,
      ap_clk => ap_clk,
      ap_idle => start_for_Sobel_U0_U_n_4,
      ap_idle_0 => CvtColor_U0_n_9,
      ap_reg_grp_Filter2D_1_fu_40_ap_start_reg_0 => GaussianBlur_U0_n_21,
      ap_reg_pp0_iter4_or_cond_i_reg_1476 => \grp_Filter2D_1_fu_40/ap_reg_pp0_iter4_or_cond_i_reg_1476\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1411_reg[0]\ => GaussianBlur_U0_n_20,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_empty_n_reg => GaussianBlur_U0_n_27,
      mOutPtr110_out => mOutPtr110_out_17,
      \mOutPtr_reg[0]\ => GaussianBlur_U0_n_22,
      \mOutPtr_reg[0]_0\ => img_1_data_stream_0_U_n_2,
      \mOutPtr_reg[1]\ => CvtColor_1_U0_n_15,
      \p_Val2_2_reg_1553_reg[0]\ => GaussianBlur_U0_n_29,
      \p_Val2_2_reg_1553_reg[0]_0\ => GaussianBlur_U0_n_36,
      \p_Val2_2_reg_1553_reg[1]\ => GaussianBlur_U0_n_34,
      \p_Val2_2_reg_1553_reg[2]\ => GaussianBlur_U0_n_33,
      \p_Val2_2_reg_1553_reg[5]\ => GaussianBlur_U0_n_31,
      \p_Val2_2_reg_1553_reg[5]_0\ => GaussianBlur_U0_n_32,
      \p_Val2_2_reg_1553_reg[6]\ => GaussianBlur_U0_n_28,
      \p_Val2_3_fu_1238_p2__14\(0) => \grp_Filter2D_1_fu_40/p_Val2_3_fu_1238_p2__14\(7),
      ram_reg(7 downto 0) => \grp_Filter2D_1_fu_40/k_buf_0_val_4_q0\(7 downto 0),
      ram_reg_0(7) => img_1_data_stream_0_U_n_13,
      ram_reg_0(6) => img_1_data_stream_0_U_n_14,
      ram_reg_0(5) => img_1_data_stream_0_U_n_15,
      ram_reg_0(4) => img_1_data_stream_0_U_n_16,
      ram_reg_0(3) => img_1_data_stream_0_U_n_17,
      ram_reg_0(2) => img_1_data_stream_0_U_n_18,
      ram_reg_0(1) => img_1_data_stream_0_U_n_19,
      ram_reg_0(0) => img_1_data_stream_0_U_n_20,
      ram_reg_1(7) => img_1_data_stream_0_U_n_5,
      ram_reg_1(6) => img_1_data_stream_0_U_n_6,
      ram_reg_1(5) => img_1_data_stream_0_U_n_7,
      ram_reg_1(4) => img_1_data_stream_0_U_n_8,
      ram_reg_1(3) => img_1_data_stream_0_U_n_9,
      ram_reg_1(2) => img_1_data_stream_0_U_n_10,
      ram_reg_1(1) => img_1_data_stream_0_U_n_11,
      ram_reg_1(0) => img_1_data_stream_0_U_n_12,
      shiftReg_ce => shiftReg_ce_16,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_once_reg => start_once_reg_18,
      \tmp_48_reg_1558_reg[0]\ => GaussianBlur_U0_n_35
    );
Mat2AXIvideo_U0: entity work.filtro_image_filter_0_0_Mat2AXIvideo
     port map (
      \AXI_video_strm_V_id_V_1_state_reg[1]_0\ => \^ap_done\,
      D(23 downto 16) => img_6_data_stream_2_dout(7 downto 0),
      D(15 downto 8) => img_6_data_stream_1_dout(7 downto 0),
      D(7 downto 0) => img_6_data_stream_0_dout(7 downto 0),
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      OUTPUT_STREAM_TDATA(23 downto 0) => OUTPUT_STREAM_TDATA(23 downto 0),
      OUTPUT_STREAM_TLAST(0) => OUTPUT_STREAM_TLAST(0),
      OUTPUT_STREAM_TREADY => OUTPUT_STREAM_TREADY,
      OUTPUT_STREAM_TUSER(0) => OUTPUT_STREAM_TUSER(0),
      OUTPUT_STREAM_TVALID => OUTPUT_STREAM_TVALID,
      Q(0) => Sobel_1_U0_n_22,
      Sobel_1_U0_ap_start => Sobel_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_idle_0 => GaussianBlur_U0_n_26,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_6_data_stream_0_empty_n => img_6_data_stream_0_empty_n,
      img_6_data_stream_1_empty_n => img_6_data_stream_1_empty_n,
      img_6_data_stream_2_empty_n => img_6_data_stream_2_empty_n,
      mOutPtr110_out => mOutPtr110_out_21,
      mOutPtr110_out_0 => mOutPtr110_out_20,
      mOutPtr110_out_1 => mOutPtr110_out_19,
      shiftReg_ce => shiftReg_ce_10,
      shiftReg_ce_2 => shiftReg_ce_9,
      shiftReg_ce_3 => shiftReg_ce_8
    );
Sobel_1_U0: entity work.filtro_image_filter_0_0_Sobel_1
     port map (
      D(7 downto 0) => Sobel_1_U0_p_dst_data_stream_V_din(7 downto 0),
      DIADI(7 downto 0) => img_2b_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_3_q0\(7 downto 0),
      E(0) => shiftReg_ce_23,
      Q(1) => ap_CS_fsm_state2_25,
      Q(0) => Sobel_1_U0_n_22,
      Sobel_1_U0_ap_start => Sobel_1_U0_ap_start,
      \ap_CS_fsm_reg[1]_0\ => Sobel_1_U0_n_26,
      \ap_CS_fsm_reg[3]\ => img_4_data_stream_0_U_n_5,
      ap_clk => ap_clk,
      ap_reg_grp_Filter2D_fu_52_ap_start_reg_0(0) => \grp_Filter2D_fu_52/ap_NS_fsm\(0),
      ap_reg_pp0_iter4_or_cond_i_reg_1456 => \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_reg_1391_reg[0]\ => Sobel_1_U0_n_20,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      internal_empty_n_reg => Sobel_1_U0_n_28,
      mOutPtr110_out => mOutPtr110_out_24,
      mOutPtr110_out_0 => mOutPtr110_out_22,
      \mOutPtr_reg[0]\ => Sobel_1_U0_n_23,
      \mOutPtr_reg[0]_0\ => img_2b_data_stream_0_U_n_2,
      \mOutPtr_reg[1]\ => Duplicate_U0_n_10,
      \mOutPtr_reg[1]_0\ => start_for_Sobel_U0_U_n_4,
      ram_reg(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_4_q0\(7 downto 0),
      ram_reg_0(7) => img_2b_data_stream_0_U_n_13,
      ram_reg_0(6) => img_2b_data_stream_0_U_n_14,
      ram_reg_0(5) => img_2b_data_stream_0_U_n_15,
      ram_reg_0(4) => img_2b_data_stream_0_U_n_16,
      ram_reg_0(3) => img_2b_data_stream_0_U_n_17,
      ram_reg_0(2) => img_2b_data_stream_0_U_n_18,
      ram_reg_0(1) => img_2b_data_stream_0_U_n_19,
      ram_reg_0(0) => img_2b_data_stream_0_U_n_20,
      ram_reg_1(7) => img_2b_data_stream_0_U_n_5,
      ram_reg_1(6) => img_2b_data_stream_0_U_n_6,
      ram_reg_1(5) => img_2b_data_stream_0_U_n_7,
      ram_reg_1(4) => img_2b_data_stream_0_U_n_8,
      ram_reg_1(3) => img_2b_data_stream_0_U_n_9,
      ram_reg_1(2) => img_2b_data_stream_0_U_n_10,
      ram_reg_1(1) => img_2b_data_stream_0_U_n_11,
      ram_reg_1(0) => img_2b_data_stream_0_U_n_12,
      start_for_Sobel_1_U0_full_n => start_for_Sobel_1_U0_full_n,
      start_once_reg => start_once_reg_15
    );
Sobel_U0: entity work.filtro_image_filter_0_0_Sobel
     port map (
      D(7 downto 0) => Sobel_U0_p_dst_data_stream_V_din(7 downto 0),
      DIADI(7 downto 0) => img_2a_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_3_q0_31\(7 downto 0),
      E(0) => shiftReg_ce_26,
      Q(0) => AXIvideo2Mat_U0_n_6,
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      \ap_CS_fsm_reg[1]_0\ => Sobel_U0_n_25,
      \ap_CS_fsm_reg[3]\ => img_3_data_stream_0_U_n_5,
      ap_clk => ap_clk,
      ap_reg_grp_Filter2D_fu_52_ap_start_reg_0 => Sobel_U0_n_21,
      ap_reg_pp0_iter4_or_cond_i_reg_1456 => \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456_29\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \icmp_reg_1391_reg[0]\ => Sobel_U0_n_20,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      internal_empty_n_reg => Sobel_U0_n_26,
      mOutPtr110_out => mOutPtr110_out_27,
      \mOutPtr_reg[0]\ => Sobel_U0_n_22,
      \mOutPtr_reg[0]_0\ => img_2a_data_stream_0_U_n_2,
      \mOutPtr_reg[1]\ => Duplicate_U0_n_8,
      ram_reg(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_4_q0_30\(7 downto 0),
      ram_reg_0(7) => img_2a_data_stream_0_U_n_13,
      ram_reg_0(6) => img_2a_data_stream_0_U_n_14,
      ram_reg_0(5) => img_2a_data_stream_0_U_n_15,
      ram_reg_0(4) => img_2a_data_stream_0_U_n_16,
      ram_reg_0(3) => img_2a_data_stream_0_U_n_17,
      ram_reg_0(2) => img_2a_data_stream_0_U_n_18,
      ram_reg_0(1) => img_2a_data_stream_0_U_n_19,
      ram_reg_0(0) => img_2a_data_stream_0_U_n_20,
      ram_reg_1(7) => img_2a_data_stream_0_U_n_5,
      ram_reg_1(6) => img_2a_data_stream_0_U_n_6,
      ram_reg_1(5) => img_2a_data_stream_0_U_n_7,
      ram_reg_1(4) => img_2a_data_stream_0_U_n_8,
      ram_reg_1(3) => img_2a_data_stream_0_U_n_9,
      ram_reg_1(2) => img_2a_data_stream_0_U_n_10,
      ram_reg_1(1) => img_2a_data_stream_0_U_n_11,
      ram_reg_1(0) => img_2a_data_stream_0_U_n_12,
      start_for_AddWeighted_U0_full_n => start_for_AddWeighted_U0_full_n,
      start_once_reg => start_once_reg_28,
      start_once_reg_reg_0 => Sobel_U0_n_27
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
img_0_cols_V_c21_U: entity work.filtro_image_filter_0_0_fifo_w12_d1_A
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      CvtColor_1_U0_p_src_rows_V_read => CvtColor_1_U0_p_src_rows_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_cols_V_c21_empty_n => img_0_cols_V_c21_empty_n,
      img_0_cols_V_c21_full_n => img_0_cols_V_c21_full_n
    );
img_0_cols_V_c_U: entity work.filtro_image_filter_0_0_fifo_w12_d1_A_0
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      img_0_cols_V_c_empty_n => img_0_cols_V_c_empty_n,
      img_0_cols_V_c_full_n => img_0_cols_V_c_full_n,
      img_0_rows_V_c_full_n => img_0_rows_V_c_full_n
    );
img_0_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A
     port map (
      B(7 downto 0) => img_0_data_stream_0_dout(7 downto 0),
      CvtColor_1_U0_p_src_data_stream_2_V_read => CvtColor_1_U0_p_src_data_stream_2_V_read,
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      \SRL_SIG_reg[1][0]\ => AXIvideo2Mat_U0_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_data_stream_0_empty_n => img_0_data_stream_0_empty_n,
      img_0_data_stream_0_full_n => img_0_data_stream_0_full_n,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_32,
      mOutPtr110_out => mOutPtr110_out_6,
      \mOutPtr_reg[0]_0\ => CvtColor_1_U0_n_4,
      tmp_88_reg_3790 => tmp_88_reg_3790
    );
img_0_data_stream_1_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_1
     port map (
      CvtColor_1_U0_p_src_data_stream_2_V_read => CvtColor_1_U0_p_src_data_stream_2_V_read,
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \SRL_SIG_reg[1][0]\ => AXIvideo2Mat_U0_n_4,
      \SRL_SIG_reg[1][7]\(7 downto 0) => img_0_data_stream_1_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_data_stream_1_empty_n => img_0_data_stream_1_empty_n,
      img_0_data_stream_1_full_n => img_0_data_stream_1_full_n,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_33,
      mOutPtr110_out => mOutPtr110_out_5,
      \mOutPtr_reg[0]_0\ => CvtColor_1_U0_n_4,
      tmp_88_reg_3790 => tmp_88_reg_3790
    );
img_0_data_stream_2_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_2
     port map (
      CvtColor_1_U0_p_src_data_stream_2_V_read => CvtColor_1_U0_p_src_data_stream_2_V_read,
      D(7 downto 0) => img_0_data_stream_2_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      \SRL_SIG_reg[1][0]\ => AXIvideo2Mat_U0_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_data_stream_2_empty_n => img_0_data_stream_2_empty_n,
      img_0_data_stream_2_full_n => img_0_data_stream_2_full_n,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_34,
      mOutPtr110_out => mOutPtr110_out_4,
      \mOutPtr_reg[0]_0\ => CvtColor_1_U0_n_4,
      tmp_88_reg_3790 => tmp_88_reg_3790
    );
img_0_rows_V_c20_U: entity work.filtro_image_filter_0_0_fifo_w11_d1_A
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      CvtColor_1_U0_p_src_rows_V_read => CvtColor_1_U0_p_src_rows_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_0_rows_V_c20_empty_n => img_0_rows_V_c20_empty_n,
      img_0_rows_V_c20_full_n => img_0_rows_V_c20_full_n
    );
img_0_rows_V_c_U: entity work.filtro_image_filter_0_0_fifo_w11_d1_A_3
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      img_0_cols_V_c_full_n => img_0_cols_V_c_full_n,
      img_0_rows_V_c_empty_n => img_0_rows_V_c_empty_n,
      img_0_rows_V_c_full_n => img_0_rows_V_c_full_n
    );
img_1_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_4
     port map (
      D(7 downto 0) => CvtColor_1_U0_p_dst_data_stream_V_din(7 downto 0),
      DIADI(7 downto 0) => img_1_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_1_fu_40/k_buf_0_val_3_q0\(7 downto 0),
      E(0) => shiftReg_ce_3,
      \SRL_SIG_reg[1][7]\(7) => img_1_data_stream_0_U_n_5,
      \SRL_SIG_reg[1][7]\(6) => img_1_data_stream_0_U_n_6,
      \SRL_SIG_reg[1][7]\(5) => img_1_data_stream_0_U_n_7,
      \SRL_SIG_reg[1][7]\(4) => img_1_data_stream_0_U_n_8,
      \SRL_SIG_reg[1][7]\(3) => img_1_data_stream_0_U_n_9,
      \SRL_SIG_reg[1][7]\(2) => img_1_data_stream_0_U_n_10,
      \SRL_SIG_reg[1][7]\(1) => img_1_data_stream_0_U_n_11,
      \SRL_SIG_reg[1][7]\(0) => img_1_data_stream_0_U_n_12,
      \SRL_SIG_reg[1][7]_0\(7) => img_1_data_stream_0_U_n_13,
      \SRL_SIG_reg[1][7]_0\(6) => img_1_data_stream_0_U_n_14,
      \SRL_SIG_reg[1][7]_0\(5) => img_1_data_stream_0_U_n_15,
      \SRL_SIG_reg[1][7]_0\(4) => img_1_data_stream_0_U_n_16,
      \SRL_SIG_reg[1][7]_0\(3) => img_1_data_stream_0_U_n_17,
      \SRL_SIG_reg[1][7]_0\(2) => img_1_data_stream_0_U_n_18,
      \SRL_SIG_reg[1][7]_0\(1) => img_1_data_stream_0_U_n_19,
      \SRL_SIG_reg[1][7]_0\(0) => img_1_data_stream_0_U_n_20,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_1_data_stream_0_empty_n => img_1_data_stream_0_empty_n,
      img_1_data_stream_0_full_n => img_1_data_stream_0_full_n,
      mOutPtr110_out => mOutPtr110_out_17,
      \mOutPtr_reg[0]_0\ => img_1_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_22,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_27,
      ram_reg => GaussianBlur_U0_n_20,
      ram_reg_0(7 downto 0) => \grp_Filter2D_1_fu_40/k_buf_0_val_4_q0\(7 downto 0)
    );
img_2_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_5
     port map (
      D(7 downto 0) => img_2_data_stream_0_dout(7 downto 0),
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      \SRL_SIG_reg[0][0]\ => GaussianBlur_U0_n_28,
      \SRL_SIG_reg[0][0]_0\ => GaussianBlur_U0_n_29,
      \SRL_SIG_reg[0][1]\ => GaussianBlur_U0_n_36,
      \SRL_SIG_reg[0][2]\ => GaussianBlur_U0_n_35,
      \SRL_SIG_reg[0][3]\ => GaussianBlur_U0_n_34,
      \SRL_SIG_reg[0][4]\ => GaussianBlur_U0_n_33,
      \SRL_SIG_reg[0][5]\ => GaussianBlur_U0_n_32,
      \SRL_SIG_reg[0][6]\ => GaussianBlur_U0_n_31,
      ap_clk => ap_clk,
      ap_reg_pp0_iter4_or_cond_i_reg_1476 => \grp_Filter2D_1_fu_40/ap_reg_pp0_iter4_or_cond_i_reg_1476\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_2_data_stream_0_empty_n => img_2_data_stream_0_empty_n,
      img_2_data_stream_0_full_n => img_2_data_stream_0_full_n,
      internal_full_n_reg_0 => img_2_data_stream_0_U_n_4,
      mOutPtr110_out => mOutPtr110_out_14,
      \mOutPtr_reg[0]_0\ => GaussianBlur_U0_n_25,
      \p_Val2_3_fu_1238_p2__14\(0) => \grp_Filter2D_1_fu_40/p_Val2_3_fu_1238_p2__14\(7),
      shiftReg_ce => shiftReg_ce_16
    );
img_2a_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_6
     port map (
      D(7 downto 0) => img_2_data_stream_0_dout(7 downto 0),
      DIADI(7 downto 0) => img_2a_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_3_q0_31\(7 downto 0),
      E(0) => shiftReg_ce_13,
      \SRL_SIG_reg[1][7]\(7) => img_2a_data_stream_0_U_n_5,
      \SRL_SIG_reg[1][7]\(6) => img_2a_data_stream_0_U_n_6,
      \SRL_SIG_reg[1][7]\(5) => img_2a_data_stream_0_U_n_7,
      \SRL_SIG_reg[1][7]\(4) => img_2a_data_stream_0_U_n_8,
      \SRL_SIG_reg[1][7]\(3) => img_2a_data_stream_0_U_n_9,
      \SRL_SIG_reg[1][7]\(2) => img_2a_data_stream_0_U_n_10,
      \SRL_SIG_reg[1][7]\(1) => img_2a_data_stream_0_U_n_11,
      \SRL_SIG_reg[1][7]\(0) => img_2a_data_stream_0_U_n_12,
      \SRL_SIG_reg[1][7]_0\(7) => img_2a_data_stream_0_U_n_13,
      \SRL_SIG_reg[1][7]_0\(6) => img_2a_data_stream_0_U_n_14,
      \SRL_SIG_reg[1][7]_0\(5) => img_2a_data_stream_0_U_n_15,
      \SRL_SIG_reg[1][7]_0\(4) => img_2a_data_stream_0_U_n_16,
      \SRL_SIG_reg[1][7]_0\(3) => img_2a_data_stream_0_U_n_17,
      \SRL_SIG_reg[1][7]_0\(2) => img_2a_data_stream_0_U_n_18,
      \SRL_SIG_reg[1][7]_0\(1) => img_2a_data_stream_0_U_n_19,
      \SRL_SIG_reg[1][7]_0\(0) => img_2a_data_stream_0_U_n_20,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_2a_data_stream_0_empty_n => img_2a_data_stream_0_empty_n,
      img_2a_data_stream_0_full_n => img_2a_data_stream_0_full_n,
      mOutPtr110_out => mOutPtr110_out_27,
      \mOutPtr_reg[0]_0\ => img_2a_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => Sobel_U0_n_22,
      \mOutPtr_reg[1]_0\ => Sobel_U0_n_26,
      ram_reg => Sobel_U0_n_20,
      ram_reg_0(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_4_q0_30\(7 downto 0)
    );
img_2b_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_7
     port map (
      D(7 downto 0) => img_2_data_stream_0_dout(7 downto 0),
      DIADI(7 downto 0) => img_2b_data_stream_0_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_3_q0\(7 downto 0),
      E(0) => shiftReg_ce_12,
      \SRL_SIG_reg[1][7]\(7) => img_2b_data_stream_0_U_n_5,
      \SRL_SIG_reg[1][7]\(6) => img_2b_data_stream_0_U_n_6,
      \SRL_SIG_reg[1][7]\(5) => img_2b_data_stream_0_U_n_7,
      \SRL_SIG_reg[1][7]\(4) => img_2b_data_stream_0_U_n_8,
      \SRL_SIG_reg[1][7]\(3) => img_2b_data_stream_0_U_n_9,
      \SRL_SIG_reg[1][7]\(2) => img_2b_data_stream_0_U_n_10,
      \SRL_SIG_reg[1][7]\(1) => img_2b_data_stream_0_U_n_11,
      \SRL_SIG_reg[1][7]\(0) => img_2b_data_stream_0_U_n_12,
      \SRL_SIG_reg[1][7]_0\(7) => img_2b_data_stream_0_U_n_13,
      \SRL_SIG_reg[1][7]_0\(6) => img_2b_data_stream_0_U_n_14,
      \SRL_SIG_reg[1][7]_0\(5) => img_2b_data_stream_0_U_n_15,
      \SRL_SIG_reg[1][7]_0\(4) => img_2b_data_stream_0_U_n_16,
      \SRL_SIG_reg[1][7]_0\(3) => img_2b_data_stream_0_U_n_17,
      \SRL_SIG_reg[1][7]_0\(2) => img_2b_data_stream_0_U_n_18,
      \SRL_SIG_reg[1][7]_0\(1) => img_2b_data_stream_0_U_n_19,
      \SRL_SIG_reg[1][7]_0\(0) => img_2b_data_stream_0_U_n_20,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_2b_data_stream_0_empty_n => img_2b_data_stream_0_empty_n,
      img_2b_data_stream_0_full_n => img_2b_data_stream_0_full_n,
      mOutPtr110_out => mOutPtr110_out_24,
      \mOutPtr_reg[0]_0\ => img_2b_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => Sobel_1_U0_n_23,
      \mOutPtr_reg[1]_0\ => Sobel_1_U0_n_28,
      ram_reg => Sobel_1_U0_n_20,
      ram_reg_0(7 downto 0) => \grp_Filter2D_fu_52/k_buf_0_val_4_q0\(7 downto 0)
    );
img_3_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_8
     port map (
      AddWeighted_U0_src1_data_stream_V_read => AddWeighted_U0_src1_data_stream_V_read,
      D(7 downto 0) => Sobel_U0_p_dst_data_stream_V_din(7 downto 0),
      E(0) => shiftReg_ce_26,
      ap_clk => ap_clk,
      ap_reg_pp0_iter4_or_cond_i_reg_1456 => \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456_29\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_3_data_stream_0_empty_n => img_3_data_stream_0_empty_n,
      img_3_data_stream_0_full_n => img_3_data_stream_0_full_n,
      internal_full_n_reg_0 => img_3_data_stream_0_U_n_5,
      internal_full_n_reg_1 => AddWeighted_U0_n_10,
      mOutPtr110_out => mOutPtr110_out_2,
      \mOutPtr_reg[0]_0\ => img_3_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => AddWeighted_U0_n_2,
      \mOutPtr_reg[1]_0\ => Sobel_U0_n_25,
      src2_data_stream_V_dout(7 downto 0) => img_3_data_stream_0_dout(7 downto 0)
    );
img_4_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_9
     port map (
      AddWeighted_U0_src1_data_stream_V_read => AddWeighted_U0_src1_data_stream_V_read,
      D(7 downto 0) => Sobel_1_U0_p_dst_data_stream_V_din(7 downto 0),
      E(0) => shiftReg_ce_23,
      ap_clk => ap_clk,
      ap_reg_pp0_iter4_or_cond_i_reg_1456 => \grp_Filter2D_fu_52/ap_reg_pp0_iter4_or_cond_i_reg_1456\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_4_data_stream_0_empty_n => img_4_data_stream_0_empty_n,
      img_4_data_stream_0_full_n => img_4_data_stream_0_full_n,
      internal_full_n_reg_0 => img_4_data_stream_0_U_n_5,
      internal_full_n_reg_1 => AddWeighted_U0_n_11,
      mOutPtr110_out => mOutPtr110_out_1,
      \mOutPtr_reg[0]_0\ => img_4_data_stream_0_U_n_2,
      \mOutPtr_reg[0]_1\ => AddWeighted_U0_n_4,
      \mOutPtr_reg[1]_0\ => Sobel_1_U0_n_26,
      src1_data_stream_V_dout(7 downto 0) => img_4_data_stream_0_dout(7 downto 0)
    );
img_5_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_10
     port map (
      CvtColor_U0_p_dst_data_stream_2_V_write => CvtColor_U0_p_dst_data_stream_2_V_write,
      D(7 downto 0) => img_5_data_stream_0_dout(7 downto 0),
      E(0) => shiftReg_ce,
      \SRL_SIG_reg[0][7]\(7 downto 0) => AddWeighted_U0_dst_data_stream_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_5_data_stream_0_empty_n => img_5_data_stream_0_empty_n,
      img_5_data_stream_0_full_n => img_5_data_stream_0_full_n,
      internal_full_n_reg_0 => AddWeighted_U0_n_12,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => AddWeighted_U0_n_8
    );
img_6_data_stream_0_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_11
     port map (
      D(7 downto 0) => img_6_data_stream_0_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => img_5_data_stream_0_dout(7 downto 0),
      ap_block_pp0_stage0_110011 => ap_block_pp0_stage0_110011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => CvtColor_U0_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_5_data_stream_0_empty_n => img_5_data_stream_0_empty_n,
      img_6_data_stream_0_empty_n => img_6_data_stream_0_empty_n,
      img_6_data_stream_0_full_n => img_6_data_stream_0_full_n,
      img_6_data_stream_1_full_n => img_6_data_stream_1_full_n,
      img_6_data_stream_2_full_n => img_6_data_stream_2_full_n,
      mOutPtr110_out => mOutPtr110_out_21,
      shiftReg_ce => shiftReg_ce_10
    );
img_6_data_stream_1_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_12
     port map (
      D(7 downto 0) => img_6_data_stream_1_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => img_5_data_stream_0_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_6_data_stream_1_empty_n => img_6_data_stream_1_empty_n,
      img_6_data_stream_1_full_n => img_6_data_stream_1_full_n,
      mOutPtr110_out => mOutPtr110_out_20,
      shiftReg_ce => shiftReg_ce_9
    );
img_6_data_stream_2_U: entity work.filtro_image_filter_0_0_fifo_w8_d1_A_13
     port map (
      D(7 downto 0) => img_6_data_stream_2_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => img_5_data_stream_0_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_6_data_stream_2_empty_n => img_6_data_stream_2_empty_n,
      img_6_data_stream_2_full_n => img_6_data_stream_2_full_n,
      mOutPtr110_out => mOutPtr110_out_19,
      shiftReg_ce => shiftReg_ce_8
    );
start_for_AddWeigyd2_U: entity work.filtro_image_filter_0_0_start_for_AddWeigyd2
     port map (
      AddWeighted_U0_ap_ready => AddWeighted_U0_ap_ready,
      AddWeighted_U0_ap_start => AddWeighted_U0_ap_start,
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_AddWeighted_U0_full_n => start_for_AddWeighted_U0_full_n,
      start_once_reg => start_once_reg_28
    );
start_for_CvtColoudo_U: entity work.filtro_image_filter_0_0_start_for_CvtColoudo
     port map (
      CO(0) => CvtColor_1_U0_n_7,
      CvtColor_1_U0_ap_ready => CvtColor_1_U0_ap_ready,
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_start_0 => start_for_CvtColoudo_U_n_4,
      \mOutPtr_reg[1]_0\ => AXIvideo2Mat_U0_n_35,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_CvtColozec_U: entity work.filtro_image_filter_0_0_start_for_CvtColozec
     port map (
      AddWeighted_U0_ap_start => AddWeighted_U0_ap_start,
      CvtColor_U0_ap_ready => CvtColor_U0_ap_ready,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_once_reg => start_once_reg_0
    );
start_for_DuplicawdI_U: entity work.filtro_image_filter_0_0_start_for_DuplicawdI
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => Duplicate_U0_n_4,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_once_reg => start_once_reg_18
    );
start_for_Gaussiavdy_U: entity work.filtro_image_filter_0_0_start_for_Gaussiavdy
     port map (
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => start_for_Gaussiavdy_U_n_4,
      \mOutPtr_reg[0]_0\ => GaussianBlur_U0_n_21,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_7
    );
start_for_Mat2AXIAem_U: entity work.filtro_image_filter_0_0_start_for_Mat2AXIAem
     port map (
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => start_for_Mat2AXIAem_U_n_4,
      \mOutPtr_reg[0]_0\ => \^ap_done\,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_11
    );
start_for_Sobel_1xdS_U: entity work.filtro_image_filter_0_0_start_for_Sobel_1xdS
     port map (
      Q(0) => ap_CS_fsm_state2_25,
      Sobel_1_U0_ap_start => Sobel_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out_22,
      \mOutPtr_reg[0]_0\ => start_for_Sobel_U0_U_n_4,
      \mOutPtr_reg[0]_1\(0) => \grp_Filter2D_fu_52/ap_NS_fsm\(0),
      start_for_Sobel_1_U0_full_n => start_for_Sobel_1_U0_full_n,
      start_once_reg => start_once_reg_15
    );
start_for_Sobel_U0_U: entity work.filtro_image_filter_0_0_start_for_Sobel_U0
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Sobel_U0_ap_start => Sobel_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => start_for_Sobel_U0_U_n_4,
      \mOutPtr_reg[0]_0\ => Sobel_U0_n_21,
      start_for_Sobel_1_U0_full_n => start_for_Sobel_1_U0_full_n,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      start_once_reg => start_once_reg_15
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filtro_image_filter_0_0 is
  port (
    INPUT_STREAM_TVALID : in STD_LOGIC;
    INPUT_STREAM_TREADY : out STD_LOGIC;
    INPUT_STREAM_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    INPUT_STREAM_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    INPUT_STREAM_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_STREAM_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TVALID : out STD_LOGIC;
    OUTPUT_STREAM_TREADY : in STD_LOGIC;
    OUTPUT_STREAM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    OUTPUT_STREAM_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUTPUT_STREAM_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_STREAM_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of filtro_image_filter_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of filtro_image_filter_0_0 : entity is "filtro_image_filter_0_0,image_filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of filtro_image_filter_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of filtro_image_filter_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of filtro_image_filter_0_0 : entity is "image_filter,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of filtro_image_filter_0_0 : entity is "yes";
end filtro_image_filter_0_0;

architecture STRUCTURE of filtro_image_filter_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INPUT_STREAM_TREADY : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TREADY";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TVALID : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TVALID";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TREADY : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TREADY";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TVALID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF INPUT_STREAM:OUTPUT_STREAM, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN filtro_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_PARAMETER of ap_idle : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TDATA : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TDATA";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TDEST : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TDEST";
  attribute X_INTERFACE_PARAMETER of INPUT_STREAM_TDEST : signal is "XIL_INTERFACENAME INPUT_STREAM, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN filtro_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TID : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TID";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TKEEP : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TKEEP";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TLAST : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TLAST";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TSTRB : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TSTRB";
  attribute X_INTERFACE_INFO of INPUT_STREAM_TUSER : signal is "xilinx.com:interface:axis:1.0 INPUT_STREAM TUSER";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TDATA : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDATA";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TDEST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDEST";
  attribute X_INTERFACE_PARAMETER of OUTPUT_STREAM_TDEST : signal is "XIL_INTERFACENAME OUTPUT_STREAM, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN filtro_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TID";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TKEEP : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TKEEP";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TLAST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TLAST";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TSTRB : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TSTRB";
  attribute X_INTERFACE_INFO of OUTPUT_STREAM_TUSER : signal is "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TUSER";
begin
inst: entity work.filtro_image_filter_0_0_image_filter
     port map (
      INPUT_STREAM_TDATA(23 downto 0) => INPUT_STREAM_TDATA(23 downto 0),
      INPUT_STREAM_TDEST(0) => INPUT_STREAM_TDEST(0),
      INPUT_STREAM_TID(0) => INPUT_STREAM_TID(0),
      INPUT_STREAM_TKEEP(2 downto 0) => INPUT_STREAM_TKEEP(2 downto 0),
      INPUT_STREAM_TLAST(0) => INPUT_STREAM_TLAST(0),
      INPUT_STREAM_TREADY => INPUT_STREAM_TREADY,
      INPUT_STREAM_TSTRB(2 downto 0) => INPUT_STREAM_TSTRB(2 downto 0),
      INPUT_STREAM_TUSER(0) => INPUT_STREAM_TUSER(0),
      INPUT_STREAM_TVALID => INPUT_STREAM_TVALID,
      OUTPUT_STREAM_TDATA(23 downto 0) => OUTPUT_STREAM_TDATA(23 downto 0),
      OUTPUT_STREAM_TDEST(0) => OUTPUT_STREAM_TDEST(0),
      OUTPUT_STREAM_TID(0) => OUTPUT_STREAM_TID(0),
      OUTPUT_STREAM_TKEEP(2 downto 0) => OUTPUT_STREAM_TKEEP(2 downto 0),
      OUTPUT_STREAM_TLAST(0) => OUTPUT_STREAM_TLAST(0),
      OUTPUT_STREAM_TREADY => OUTPUT_STREAM_TREADY,
      OUTPUT_STREAM_TSTRB(2 downto 0) => OUTPUT_STREAM_TSTRB(2 downto 0),
      OUTPUT_STREAM_TUSER(0) => OUTPUT_STREAM_TUSER(0),
      OUTPUT_STREAM_TVALID => OUTPUT_STREAM_TVALID,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start
    );
end STRUCTURE;
