<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="399" />
   <irq preferredWidth="127" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="170" />
   <clocksource preferredWidth="170" />
   <frequency preferredWidth="151" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="0" y="0" />
 <library expandedCategories="Library,Project" />
 <generation
   path="C:/Users/piscitellon/Documents/Spring2018/ELEC2850-02_microcontrollers_c/roomba/RoboChess"
   block_symbol_file="0"
   synthesis="VERILOG"
   simulation="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
