/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[111] | in_data[174];
  assign celloutsig_1_3z = celloutsig_1_1z | celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_4z | in_data[168];
  assign celloutsig_1_9z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_4z | celloutsig_1_8z;
  assign celloutsig_1_16z = celloutsig_1_15z | celloutsig_1_13z;
  assign celloutsig_1_18z = celloutsig_1_4z | celloutsig_1_13z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { in_data[147:142], celloutsig_1_15z, celloutsig_1_4z, 1'h1, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[57:55] < in_data[93:91];
  assign celloutsig_1_2z = { in_data[191:190], celloutsig_1_1z } < in_data[160:158];
  assign celloutsig_1_4z = in_data[135:114] < { in_data[154:135], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[139:137], celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0] } < { in_data[141:140], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z[4], celloutsig_1_5z[4], 1'h1, celloutsig_1_5z[1:0], celloutsig_1_0z, celloutsig_1_6z } < { in_data[117:109], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[138:137], celloutsig_1_7z } < celloutsig_1_10z[7:5];
  assign celloutsig_1_19z = { _01_[8:3], celloutsig_1_7z, celloutsig_1_8z } < { celloutsig_1_4z, 1'h1, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_4z = | { in_data[94:79], celloutsig_0_0z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[175:165] };
  assign celloutsig_1_14z = | celloutsig_1_10z[6:0];
  assign celloutsig_0_3z = _00_[3:1] ~^ in_data[35:33];
  assign celloutsig_1_10z = { in_data[168:160], celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[147:139], celloutsig_1_9z, celloutsig_1_7z };
  assign { celloutsig_1_5z[0], celloutsig_1_5z[1], celloutsig_1_5z[4] } = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z[3:2] = { celloutsig_1_5z[4], 1'h1 };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
