Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 13:37:08 2021
| Host         : DESKTOP-9SQCBTG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZC706_Gen2x4If128_control_sets_placed.rpt
| Design       : ZC706_Gen2x4If128
| Device       : xc7z045
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   339 |
| Unused register locations in slices containing registers |   795 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            3 |
|      3 |            2 |
|      4 |           17 |
|      5 |           26 |
|      6 |            4 |
|      7 |            1 |
|      8 |           23 |
|      9 |            2 |
|     10 |           10 |
|     11 |            8 |
|     12 |            6 |
|     13 |            2 |
|     14 |            1 |
|     15 |            6 |
|    16+ |          222 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6600 |         2010 |
| No           | No                    | Yes                    |             217 |           63 |
| No           | Yes                   | No                     |            5709 |         1773 |
| Yes          | No                    | No                     |            9734 |         3400 |
| Yes          | No                    | Yes                    |             388 |          142 |
| Yes          | Yes                   | No                     |            1581 |          436 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                           |                                                                                             Enable Signal                                                                                            |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet              |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                     |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                  |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                         |                1 |              1 |
|  riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet              |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                     |                1 |              1 |
|  riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                  |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                         |                1 |              1 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rMaxPayloadShift[1]_i_1__0_n_0                                                                                                                                                                               |                1 |              1 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rMaxPayloadTrain[2]_i_1_n_0                                                                                                                                                                                  |                1 |              1 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                                                                                         |                1 |              2 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/sys_or_hot_rst                                                                                                                                                                                                                               |                1 |              2 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_state23                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                                                                                         |                2 |              3 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/rReqChnl[3]_i_1__0_n_0                                                                                                                            | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/RST0                                                                                                                                                                                                    |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                                                                           |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/RST0_0                                                                                                                                                                                                  |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rValid_reg[1]_0                                                                                                                                               |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selRd/_rReqChnlNextUpdated                                                                                                                              | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                2 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selRd/p_0_in                                                                                                                                            | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_dcommand[14]                                                                                                                                                                                                        |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_state2                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/_wTxMuxSelectReady                                                         | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][16]_0                                                                                                              |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/_wTxMuxSelectReady                                                         | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][16]_0                                                                                                              |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                     |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/_rReqChnlNextUpdated                                                                                                                              | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              4 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                               | PCIeGen2x4If128_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                                           |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_pipeline_inst_/pipeline_inst/E[0]                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_pipeline_inst_/pipeline_inst/E[0]                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                             | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                             | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                             | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rLen[4]_i_1__4_n_0                                                                                                                                                                                            |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                          | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                               | PCIeGen2x4If128_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                                           |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_pipeline_inst_/pipeline_inst/E[0]                              | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                                                                            |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/hdr_register_127_64/WR_EN0                                                                                                            |                                                                                                                                                                                                                                                                          |                4 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rLen[4]_i_1__3_n_0                                                                                                                                                                                            |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                             | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rTagCurr_0                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                                                                                                                            |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__7_n_0                                                                                                                                                                               |                1 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                  | PCIeGen2x4If128_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                                           |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                               | PCIeGen2x4If128_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                                           |                2 |              5 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/_wTxMuxSelectReady                                                         |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rShift_1                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                1 |              6 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                                                             | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |                2 |              6 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/_wTxMuxSelectReady                                                         |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0                                                                                                                                                                                 |                3 |              7 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rRst_reg_0[0]                                                                                                                                                                                                |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U2/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U8/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rTxState[7]_i_2__0_n_0                                                                                                                    | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_6[0]                                                                                                                                                                                                        |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U1/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                2 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                       | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_4[0]                                                                                                                                                                                                        |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                     | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                        | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                       | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                4 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U3/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rState[7]_i_1__2_n_0                                                                                                                     | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rState[7]_i_1__1_n_0                                                                                                                     | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U6/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                2 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rRxState[7]_i_1__0_n_0                                                                                                                    | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                3 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U4/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U7/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                2 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rRst_reg_0[0]                                                                                                                                                                                                |                4 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Imag_0_addr_reg_11240                                                                                      |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Imag_0_addr_2_reg_1464[11]_i_1_n_2                                                                         |                                                                                                                                                                                                                                                                          |                4 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U5/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                        |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/indexI_fu_118[8]_i_1_n_2                                                                                   |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |              9 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                       | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][24]                                                                                                                                        |                2 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                4 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                          | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/tmp_24_reg_1434[1]_i_1_n_2                                                                                 |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_0[0]                                          | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                2 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_7[0]                                                                                                                                                                                                        |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                          | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/indexJ_fu_1140                                                                                             |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_5[0]                                                                                                                                                                                                        |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                          | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                3 |             10 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/rRST                                                                                                                                                                                                      |                2 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][49]__0_1                                                                                                                                                                           |                6 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][49]__0_0                                                                                                                                                                           |                8 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1__1_n_0                                                                                                                                                                                     |                3 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_pp0_stage1                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                4 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rRst_reg[0]                                                                                                                                                                                                  |                3 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__2_n_0                                                                                                                                                                                     |                3 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rRst_reg[0]                                                                                                                                                                                                  |                3 |             11 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                5 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                               | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                5 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                3 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                   | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                3 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                               | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                5 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/_rState                                                                                                                                  | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                4 |             12 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/i_reg_498[12]_i_1_n_2                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_state23                                                                                                                                                              |                4 |             13 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/lut_reorder_J_16384_U/Reorder_fft_lut_rg8j_rom_U/RDEN                                                      |                                                                                                                                                                                                                                                                          |                4 |             13 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/hdr_register_127_64/WR_EN0                                                                                                            |                                                                                                                                                                                                                                                                          |                6 |             14 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                                                                                                                          |                4 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                                                                                                                          |                4 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                          |                6 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                        |                                                                                                                                                                                                                                                                          |                7 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                        |                                                                                                                                                                                                                                                                          |                5 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                                                          |                6 |             15 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | PCIeGen2x4If128_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                | PCIeGen2x4If128_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                                                                                         |                4 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                                                                                                                       |                3 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                            | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                6 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rMainState__4                                                                                                                            | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                6 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                                                                                                                             |                5 |             16 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rExtTagReq_reg[0]                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                5 |             17 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                                                    |               10 |             19 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                                                    |               11 |             19 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                                                    |                9 |             19 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                                                    |                8 |             19 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                6 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                4 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                7 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                6 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                6 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                4 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                6 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                              | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                4 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                6 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                              | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                 | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0] | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                8 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                7 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |                5 |             20 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U4/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                4 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                                                                  |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                        |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                               | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rRst_reg_0[0]                                                                                                                                                                                                |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_pp0_stage0                                                                                       |                                                                                                                                                                                                                                                                          |                4 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/rRdState_reg_1[0]                                                                                                                   | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rRst_reg_0[0]                                                                                                                                                                                                |                4 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U2/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                               | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                        |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rRst_reg_0[0]                                                                                                                                                                                                |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U1/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U5/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U3/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                7 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                                                                  |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                                                                  |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U6/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U7/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                9 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Reorder_fft_fadd_hbi_U8/Reorder_fft_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/op_state[0] |                4 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rRdState_reg_1[0]                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                        |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                               | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rRst_reg_0[0]                                                                                                                                                                                                |                5 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                     | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                                                                  |                6 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                               | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                        |                7 |             22 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             25 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                9 |             26 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                         |                9 |             26 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out_0                                                                                                                      |                                                                                                                                                                                                                                                                          |               12 |             27 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                               |                                                                                                                                                                                                                                                                          |                6 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                                                                                         |                                                                                                                                                                                                                                                                          |                6 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                      |                8 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_phi_mux_c_phi_fu_490_p41                                                                                | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/c_reg_486                                                                                                                                                                      |               10 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                                                                                         |                                                                                                                                                                                                                                                                          |               12 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                      |                8 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                               |                                                                                                                                                                                                                                                                          |               12 |             31 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][1][0]         |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                   |                                                                                                                                                                                                                                                                          |                6 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rDoneLen                                                                                                                                 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                            |                5 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                             |                                                                                                                                                                                                                                                                          |                4 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                             |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                             |               12 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0][0]         |                                                                                                                                                                                                                                                                          |                6 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/rLen                                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/_wTxcDataReady                   |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                                                                                                                                     |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___2_n_0                                                                                                                                                                                                                           |               12 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___67_n_0                                                                                                                                                                                                                          |               15 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___4_n_0                                                                                                                                                                                                                           |               13 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i__n_0                                                                                                                                                                                                                              |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___3_n_0                                                                                                                                                                                                                           |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___65_n_0                                                                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___66_n_0                                                                                                                                                                                                                          |               17 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___1_n_0                                                                                                                                                                                                                           |               12 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                            |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                             |               14 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                             |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                               |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                               |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                                                                                                                                     |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][2]_2[0]                               |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___2_n_0                                                                                                                                                                                                                           |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___3_n_0                                                                                                                                                                                                                           |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___4_n_0                                                                                                                                                                                                                           |               11 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___67_n_0                                                                                                                                                                                                                          |               15 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i__n_0                                                                                                                                                                                                                              |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___65_n_0                                                                                                                                                                                                                          |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___66_n_0                                                                                                                                                                                                                          |               14 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___1_n_0                                                                                                                                                                                                                           |               11 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/i___0_n_0                                                                                                                                                                                                                           |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                              |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/i___0_n_0                                                                                                                                                                                                                           |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |               10 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][3]_0[0]                               |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rReadWords0                                                                                                                               |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                 | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |                9 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                                                                  |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                               |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                     |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                              |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][2][0]         |                                                                                                                                                                                                                                                                          |                5 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/rLen                                                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                7 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                4 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                     | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |                4 |             32 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]         |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][60]_0                                                                                                                                            |               16 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/E[0]                                     |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                             |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]         |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/rFull_reg_1[0]                                           |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/rFull_reg_1[0]                                           |                                                                                                                                                                                                                                                                          |                9 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_4[0]                                 |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[2].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_0[0]         |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/D[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |                9 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                 |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/D[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |               13 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/rFull_reg_1[0]                                           |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0]                                 |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                   |                                                                                                                                                                                                                                                                          |                8 |             34 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/rCount_1                                                                                                                                | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |               12 |             34 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/rCount                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |               12 |             34 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                              |                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             36 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                          |                9 |             37 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/WR_EN01_out                                                                                                                        |                                                                                                                                                                                                                                                                          |               16 |             37 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/rFull_reg_0[0]                                                                                    |                                                                                                                                                                                                                                                                          |               14 |             53 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                              |                                                                                                                                                                                                                                                                          |               16 |             53 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState_reg[6]__0_0[1]                                                                                                                                                                                     |               16 |             62 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/selWr/rReqChnl_reg[2]_0                                                                                                                                                                                                     |               18 |             62 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[1]                                                                                                                                                                                     |               16 |             62 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                          |               17 |             64 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                          |               13 |             64 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/ap_CS_fsm_pp1_stage0                                                                                       |                                                                                                                                                                                                                                                                          |               29 |             65 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0] |                                                                                                                                                                                                                                                                          |               26 |             69 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |               23 |             72 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/txPort/writer/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |               27 |             72 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |               22 |             72 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                                                            |               20 |             72 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                          |               24 |             72 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/Imag_0_addr_1_reg_1509[6]_i_1_n_2                                                                          |                                                                                                                                                                                                                                                                          |               40 |             73 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                                                                                                                                      |               19 |             75 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[3]__0_0[0]                                                                                                                                                                                     |               19 |             75 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                                                                 |               41 |             79 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |               23 |             82 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                          |               20 |             83 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                         |               24 |             85 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                         |               21 |             85 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/i___164_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               29 |             95 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/i___164_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               26 |             95 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/i___323_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               30 |             95 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                              |                                                                                                                                                                                                                                                                          |               21 |             95 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/i___323_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               27 |             95 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                                                                        |               29 |            106 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/wTxHdrReady                                                                                       |                                                                                                                                                                                                                                                                          |               32 |            111 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                          |               26 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/i___165_n_0                                                                                                                                                     | riffa/riffa_inst/channels[1].channel/i___165__2_n_0                                                                                                                                                                                                                      |               20 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/rData                                                                                                                                                                                      | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |               51 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[4][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               54 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[3][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               51 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[2][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               59 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[1][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               62 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[14][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               47 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[13][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               57 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[6][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               62 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[12][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               64 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[11][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               60 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[0][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               46 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[8][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               69 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/i___165_n_0                                                                                                                                                     | riffa/riffa_inst/channels[0].channel/i___165__2_n_0                                                                                                                                                                                                                      |               19 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[1][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               59 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[9][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               90 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                          |               18 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/tmp_11_1_neg_reg_1178[31]_i_1_n_2                                                                          |                                                                                                                                                                                                                                                                          |               46 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/tmp_17_2_neg_reg_1276[31]_i_1_n_2                                                                          |                                                                                                                                                                                                                                                                          |               38 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[5][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               57 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[15][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               62 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[10][127]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               49 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/sel0[3]                                                                                                                                                                                                                     |               55 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[12][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               42 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[10][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               52 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[6][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               68 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/rData                                                                                                                                                                                      | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |               52 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[9][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               91 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[0][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               31 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[8][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               75 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[3][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               56 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[13][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               50 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[2][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               37 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[5][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               65 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[4][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               58 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[7][127]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               65 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[11][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               46 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[15][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               51 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                          |               20 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | imag_data/mem[14][127]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               44 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/riffa_inst/channels[1].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                          |               21 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | real_data/mem[7][127]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |               66 |            128 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData[1][157]_i_1_n_0                                         |                                                                                                                                                                                                                                                                          |               35 |            131 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData[1][157]_i_1__0_n_0                                      |                                                                                                                                                                                                                                                                          |               37 |            131 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                          |               35 |            132 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady__0                                                                                                          |                                                                                                                                                                                                                                                                          |               44 |            132 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                             |                                                                                                                                                                                                                                                                          |               38 |            132 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rValid_reg[1]_0[0]                                                                                          |                                                                                                                                                                                                                                                                          |               38 |            132 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                             |                                                                                                                                                                                                                                                                          |               21 |            132 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                       |                                                                                                                                                                                                                                                                          |               40 |            157 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/__wTxHdrReady                                                              |                                                                                                                                                                                                                                                                          |               39 |            157 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/tmp_11_reg_13160                                                                                           |                                                                                                                                                                                                                                                                          |               80 |            256 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/tmp_6_reg_1229[31]_i_1_n_2                                                                                 |                                                                                                                                                                                                                                                                          |               78 |            256 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0/inst/IM_vec_128_a_reg_11670                                                                                     |                                                                                                                                                                                                                                                                          |               82 |            287 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                                           |               68 |            298 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/user_reset_out                                                                                                                                                                                                                               |               89 |            317 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK              |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                |              115 |            364 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                             |              124 |            373 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg_0   |                                                                                                                                                                                                      | PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                                                    |              209 |            757 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      | riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst_reg_0                                                                                                                                                                                                           |              481 |           1446 |
|  PCIeGen2x4If128_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |             2004 |           6868 |
+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


