{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 21:34:13 2013 " "Info: Processing started: Tue Dec 10 21:34:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DESIGN2TG -c DESIGN2TG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DESIGN2TG -c DESIGN2TG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "BINARY_Y\[1\] LSB_Z\[3\] 54.800 ns Longest " "Info: Longest tpd from source pin \"BINARY_Y\[1\]\" to destination pin \"LSB_Z\[3\]\" is 54.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns BINARY_Y\[1\] 1 PIN PIN_33 65 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 65; PIN Node = 'BINARY_Y\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BINARY_Y[1] } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.000 ns) + CELL(2.700 ns) 25.000 ns Mux12~1 2 COMB LC1_A31 1 " "Info: 2: + IC(12.000 ns) + CELL(2.700 ns) = 25.000 ns; Loc. = LC1_A31; Fanout = 1; COMB Node = 'Mux12~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "14.700 ns" { BINARY_Y[1] Mux12~1 } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 30.800 ns Mux12~3 3 COMB LC2_A50 1 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 30.800 ns; Loc. = LC2_A50; Fanout = 1; COMB Node = 'Mux12~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.800 ns" { Mux12~1 Mux12~3 } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 36.500 ns Mux12~5 4 COMB LC8_A39 1 " "Info: 4: + IC(3.000 ns) + CELL(2.700 ns) = 36.500 ns; Loc. = LC8_A39; Fanout = 1; COMB Node = 'Mux12~5'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.700 ns" { Mux12~3 Mux12~5 } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 39.700 ns Mux12~6 5 COMB LC2_A39 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 39.700 ns; Loc. = LC2_A39; Fanout = 1; COMB Node = 'Mux12~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux12~5 Mux12~6 } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 45.200 ns Mux12~12 6 COMB LC6_A31 1 " "Info: 6: + IC(2.800 ns) + CELL(2.700 ns) = 45.200 ns; Loc. = LC6_A31; Fanout = 1; COMB Node = 'Mux12~12'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux12~6 Mux12~12 } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(5.000 ns) 54.800 ns LSB_Z\[3\] 7 PIN PIN_23 0 " "Info: 7: + IC(4.600 ns) + CELL(5.000 ns) = 54.800 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LSB_Z\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.600 ns" { Mux12~12 LSB_Z[3] } "NODE_NAME" } } { "design2TG.vhd" "" { Text "Z:/DESIGN2TG/design2TG.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.800 ns ( 52.55 % ) " "Info: Total cell delay = 28.800 ns ( 52.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.000 ns ( 47.45 % ) " "Info: Total interconnect delay = 26.000 ns ( 47.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "54.800 ns" { BINARY_Y[1] Mux12~1 Mux12~3 Mux12~5 Mux12~6 Mux12~12 LSB_Z[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "54.800 ns" { BINARY_Y[1] {} BINARY_Y[1]~out {} Mux12~1 {} Mux12~3 {} Mux12~5 {} Mux12~6 {} Mux12~12 {} LSB_Z[3] {} } { 0.000ns 0.000ns 12.000ns 3.100ns 3.000ns 0.500ns 2.800ns 4.600ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 21:34:15 2013 " "Info: Processing ended: Tue Dec 10 21:34:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
