<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1869</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1869-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811869.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">VRNDSCALESS—Round Scalar Float32 Value&#160;To&#160;Include A Given Number&#160;Of Fraction Bits</p>
<p style="position:absolute;top:47px;left:637px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, V-Z</p>
<p style="position:absolute;top:1103px;left:764px;white-space:nowrap" class="ft00">Vol. 2C&#160;5-483</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">VRNDSCALESS—Round Scalar Float32 Value To&#160;Include A Given Number Of Fraction Bits</p>
<p style="position:absolute;top:275px;left:354px;white-space:nowrap" class="ft03">Instruction Operand&#160;Encoding</p>
<p style="position:absolute;top:360px;left:69px;white-space:nowrap" class="ft01">Description</p>
<p style="position:absolute;top:382px;left:69px;white-space:nowrap" class="ft07">Rounds the single-precision floating-point&#160;value in the low doubleword element of the&#160;second source operand (the&#160;<br/>third operand) by the&#160;rounding mode&#160;specified in the&#160;immediate operand&#160;<a href="o_b5573232dd8f1481-1862.html">(see Figure&#160;5-29</a>) and places the&#160;result in&#160;<br/>the corresponding element&#160;of the&#160;destination operand (the&#160;first operand) according&#160;to the writemask.&#160;The double-<br/>word&#160;elements&#160;at bits 127:32&#160;of the&#160;destination&#160;are copied&#160;from&#160;the&#160;first source&#160;operand (the&#160;second&#160;operand).<br/>The&#160;destination and first source&#160;operands are&#160;XMM&#160;registers,&#160;the&#160;2nd source&#160;operand can be an&#160;XMM register&#160;or&#160;<br/>memory location.&#160;Bits MAX_VL-1:128&#160;of&#160;the destination register&#160;are cleared.<br/>The&#160;rounding&#160;process rounds&#160;the input&#160;to an integral&#160;value, plus number&#160;bits of&#160;fraction&#160;that are&#160;specified by&#160;<br/>imm8[7:4]&#160;(to be&#160;included in&#160;the&#160;result)&#160;and returns&#160;the result&#160;as a&#160;single-precision floating-point value.<br/>It should&#160;be&#160;noticed&#160;that no overflow is&#160;induced while executing&#160;this instruction (although the&#160;source&#160;is scaled by&#160;<br/>the imm8[7:4] value).<br/>The immediate operand&#160;also specifies control&#160;fields for&#160;the&#160;rounding operation,&#160;three&#160;bit fields are defined and&#160;<br/>shown in&#160;the “Immediate&#160;Control&#160;Description” figure&#160;below.&#160;Bit 3 of the&#160;immediate&#160;byte controls the processor&#160;<br/>behavior for a precision exception, bit&#160;2 selects the&#160;source&#160;of rounding mode control.&#160;Bits&#160;1:0&#160;specify a&#160;non-sticky&#160;<br/>rounding-mode value (Immediate control&#160;tables&#160;below&#160;lists&#160;the&#160;encoded values for rounding-mode field).<br/>The Precision Floating-Point Exception is&#160;signaled according to&#160;the immediate operand. If any&#160;source operand&#160;is an&#160;<br/>SNaN then&#160;it will be converted to&#160;a QNaN. If&#160;DAZ&#160;is set&#160;to ‘1 then&#160;denormals will be&#160;converted to&#160;zero before&#160;<br/>rounding.<br/>The&#160;sign of the&#160;result&#160;of&#160;this instruction&#160;is&#160;preserved, including the&#160;sign of&#160;zero.</p>
<p style="position:absolute;top:744px;left:69px;white-space:nowrap" class="ft04">The&#160;formula of the operation for VRNDSCALESS&#160;is</p>
<p style="position:absolute;top:768px;left:95px;white-space:nowrap" class="ft04">ROUND(x) = 2</p>
<p style="position:absolute;top:765px;left:193px;white-space:nowrap" class="ft05">-M</p>
<p style="position:absolute;top:768px;left:207px;white-space:nowrap" class="ft04">*Round_to_INT(x*2</p>
<p style="position:absolute;top:765px;left:344px;white-space:nowrap" class="ft05">M</p>
<p style="position:absolute;top:768px;left:354px;white-space:nowrap" class="ft04">, round_ctrl),&#160;</p>
<p style="position:absolute;top:792px;left:94px;white-space:nowrap" class="ft08">round_ctrl = imm[3:0];<br/>M=imm[7:4];</p>
<p style="position:absolute;top:838px;left:69px;white-space:nowrap" class="ft04">The operation of x*2</p>
<p style="position:absolute;top:836px;left:209px;white-space:nowrap" class="ft05">M</p>
<p style="position:absolute;top:838px;left:218px;white-space:nowrap" class="ft04">&#160;is&#160;computed as if&#160;the exponent&#160;range is&#160;unlimited (i.e. no overflow ever&#160;occurs).</p>
<p style="position:absolute;top:861px;left:69px;white-space:nowrap" class="ft06">VRNDSCALESS&#160;is&#160;a more&#160;general form&#160;of&#160;the&#160;VEX-encoded VROUNDSS&#160;instruction.&#160;In VROUNDSS,&#160;the&#160;formula&#160;of&#160;<br/>the operation on&#160;each element is</p>
<p style="position:absolute;top:901px;left:95px;white-space:nowrap" class="ft08">ROUND(x) = Round_to_INT(x,&#160;round_ctrl),&#160;<br/>round_ctrl = imm[3:0];</p>
<p style="position:absolute;top:967px;left:69px;white-space:nowrap" class="ft07">EVEX encoded version: The&#160;source&#160;operand is a XMM register&#160;or a 32-bit memory&#160;location. The&#160;destination operand&#160;<br/>is a&#160;XMM register.<br/>Handling of special&#160;case of input&#160;values are<a href="o_b5573232dd8f1481-1862.html">&#160;listed in&#160;Table 5-22.</a></p>
<p style="position:absolute;top:123px;left:78px;white-space:nowrap" class="ft04">Opcode/</p>
<p style="position:absolute;top:137px;left:78px;white-space:nowrap" class="ft04">Instruction</p>
<p style="position:absolute;top:123px;left:311px;white-space:nowrap" class="ft04">Op /&#160;</p>
<p style="position:absolute;top:137px;left:311px;white-space:nowrap" class="ft04">En</p>
<p style="position:absolute;top:123px;left:355px;white-space:nowrap" class="ft04">64/32&#160;</p>
<p style="position:absolute;top:137px;left:355px;white-space:nowrap" class="ft04">bit Mode&#160;</p>
<p style="position:absolute;top:153px;left:355px;white-space:nowrap" class="ft04">Support</p>
<p style="position:absolute;top:123px;left:428px;white-space:nowrap" class="ft04">CPUID&#160;</p>
<p style="position:absolute;top:137px;left:428px;white-space:nowrap" class="ft04">Feature&#160;</p>
<p style="position:absolute;top:153px;left:428px;white-space:nowrap" class="ft04">Flag</p>
<p style="position:absolute;top:123px;left:504px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:172px;left:78px;white-space:nowrap" class="ft04">EVEX.NDS.LIG.66.0F3A.W0&#160;0A&#160;/r ib</p>
<p style="position:absolute;top:172px;left:311px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:172px;left:355px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:172px;left:428px;white-space:nowrap" class="ft04">AVX512F</p>
<p style="position:absolute;top:172px;left:504px;white-space:nowrap" class="ft04">Rounds scalar&#160;single-precision&#160;floating-point&#160;value in&#160;</p>
<p style="position:absolute;top:189px;left:504px;white-space:nowrap" class="ft04">xmm3/m32&#160;to&#160;a&#160;number of&#160;fraction bits specified by&#160;the&#160;</p>
<p style="position:absolute;top:205px;left:504px;white-space:nowrap" class="ft04">imm8&#160;field.&#160;Stores&#160;the result in&#160;xmm1&#160;register&#160;under&#160;</p>
<p style="position:absolute;top:222px;left:504px;white-space:nowrap" class="ft04">writemask.</p>
<p style="position:absolute;top:191px;left:78px;white-space:nowrap" class="ft04">VRNDSCALESS xmm1 {k1}{z}, xmm2,&#160;</p>
<p style="position:absolute;top:208px;left:78px;white-space:nowrap" class="ft04">xmm3/m32{sae}, imm8</p>
<p style="position:absolute;top:298px;left:101px;white-space:nowrap" class="ft04">Op/En</p>
<p style="position:absolute;top:298px;left:221px;white-space:nowrap" class="ft04">Operand&#160;1&#160;</p>
<p style="position:absolute;top:298px;left:388px;white-space:nowrap" class="ft04">Operand 2</p>
<p style="position:absolute;top:298px;left:554px;white-space:nowrap" class="ft04">Operand&#160;3</p>
<p style="position:absolute;top:298px;left:721px;white-space:nowrap" class="ft04">Operand 4</p>
<p style="position:absolute;top:322px;left:107px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:322px;left:208px;white-space:nowrap" class="ft04">ModRM:reg (w)</p>
<p style="position:absolute;top:322px;left:379px;white-space:nowrap" class="ft04">EVEX.vvvv (r)</p>
<p style="position:absolute;top:322px;left:543px;white-space:nowrap" class="ft04">ModRM:r/m (r)</p>
<p style="position:absolute;top:322px;left:742px;white-space:nowrap" class="ft04">NA</p>
</div>
</body>
</html>
