{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702175297652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702175297652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 23:28:17 2023 " "Processing started: Sat Dec 09 23:28:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702175297652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702175297652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaDeSalgadosFinal -c MaquinaDeSalgadosFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaDeSalgadosFinal -c MaquinaDeSalgadosFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702175297652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702175298185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending_machine-rtl " "Found design unit 1: vending_machine-rtl" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 241 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298683 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor8-structural " "Found design unit 1: subtractor8-structural" {  } { { "subtractor8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/subtractor8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298687 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor8 " "Found entity 1: subtractor8" {  } { { "subtractor8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/subtractor8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-model " "Found design unit 1: mux21-model" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298689 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-model " "Found design unit 1: full_adder-model" {  } { { "full_adder.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298691 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_1bit-structural " "Found design unit 1: comparator_1bit-structural" {  } { { "comparator_1bit.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298694 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_1bit " "Found entity 1: comparator_1bit" {  } { { "comparator_1bit.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8-structural " "Found design unit 1: comparator8-structural" {  } { { "comparator8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298697 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8 " "Found entity 1: comparator8" {  } { { "comparator8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_CO-structural " "Found design unit 1: comparator_CO-structural" {  } { { "comparator.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298701 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_CO " "Found entity 1: comparator_CO" {  } { { "comparator.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8-model " "Found design unit 1: adder8-model" {  } { { "adder8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/adder8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298705 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/adder8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator8-rtl " "Found design unit 1: accumulator8-rtl" {  } { { "accumulator8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/accumulator8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298710 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator8 " "Found entity 1: accumulator8" {  } { { "accumulator8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/accumulator8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702175298710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702175298710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702175298754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "balance_lower vending_machine.vhd(301) " "Verilog HDL or VHDL warning at vending_machine.vhd(301): object \"balance_lower\" assigned a value but never read" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702175298756 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice_reg vending_machine.vhd(395) " "VHDL Process Statement warning at vending_machine.vhd(395): signal \"choice_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298759 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S0_reg vending_machine.vhd(397) " "VHDL Process Statement warning at vending_machine.vhd(397): signal \"stock_S0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298759 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S1_reg vending_machine.vhd(408) " "VHDL Process Statement warning at vending_machine.vhd(408): signal \"stock_S1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298759 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S0_reg vending_machine.vhd(423) " "VHDL Process Statement warning at vending_machine.vhd(423): signal \"stock_S0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S1_reg vending_machine.vhd(423) " "VHDL Process Statement warning at vending_machine.vhd(423): signal \"stock_S1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S0_reg vending_machine.vhd(425) " "VHDL Process Statement warning at vending_machine.vhd(425): signal \"stock_S0_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stock_S1_reg vending_machine.vhd(425) " "VHDL Process Statement warning at vending_machine.vhd(425): signal \"stock_S1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V vending_machine.vhd(435) " "VHDL Process Statement warning at vending_machine.vhd(435): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V vending_machine.vhd(436) " "VHDL Process Statement warning at vending_machine.vhd(436): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1702175298760 "|vending_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:mux " "Elaborating entity \"mux21\" for hierarchy \"mux21:mux\"" {  } { { "vending_machine.vhd" "mux" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298814 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux21.vhd(19) " "Inferred latch for \"output\[0\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux21.vhd(19) " "Inferred latch for \"output\[1\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux21.vhd(19) " "Inferred latch for \"output\[2\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux21.vhd(19) " "Inferred latch for \"output\[3\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux21.vhd(19) " "Inferred latch for \"output\[4\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux21.vhd(19) " "Inferred latch for \"output\[5\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux21.vhd(19) " "Inferred latch for \"output\[6\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux21.vhd(19) " "Inferred latch for \"output\[7\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux21.vhd(19) " "Inferred latch for \"output\[8\]\" at mux21.vhd(19)" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702175298815 "|vending_machine|mux21:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator8 accumulator8:accumulator " "Elaborating entity \"accumulator8\" for hierarchy \"accumulator8:accumulator\"" {  } { { "vending_machine.vhd" "accumulator" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out accumulator8.vhd(30) " "Verilog HDL or VHDL warning at accumulator8.vhd(30): object \"c_out\" assigned a value but never read" {  } { { "accumulator8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/accumulator8.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702175298819 "|vending_machine|accumulator8:accumulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 accumulator8:accumulator\|adder8:adder " "Elaborating entity \"adder8\" for hierarchy \"accumulator8:accumulator\|adder8:adder\"" {  } { { "accumulator8.vhd" "adder" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/accumulator8.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder accumulator8:accumulator\|adder8:adder\|full_adder:bit0 " "Elaborating entity \"full_adder\" for hierarchy \"accumulator8:accumulator\|adder8:adder\|full_adder:bit0\"" {  } { { "adder8.vhd" "bit0" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/adder8.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8 comparator8:comparator " "Elaborating entity \"comparator8\" for hierarchy \"comparator8:comparator\"" {  } { { "vending_machine.vhd" "comparator" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_1bit comparator8:comparator\|comparator_1bit:bit8 " "Elaborating entity \"comparator_1bit\" for hierarchy \"comparator8:comparator\|comparator_1bit:bit8\"" {  } { { "comparator8.vhd" "bit8" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator8.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_CO comparator8:comparator\|comparator_CO:bit7 " "Elaborating entity \"comparator_CO\" for hierarchy \"comparator8:comparator\|comparator_CO:bit7\"" {  } { { "comparator8.vhd" "bit7" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/comparator8.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor8 subtractor8:subtractor " "Elaborating entity \"subtractor8\" for hierarchy \"subtractor8:subtractor\"" {  } { { "vending_machine.vhd" "subtractor" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175298852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out subtractor8.vhd(25) " "Verilog HDL or VHDL warning at subtractor8.vhd(25): object \"c_out\" assigned a value but never read" {  } { { "subtractor8.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/subtractor8.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702175298853 "|vending_machine|subtractor8:subtractor"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux21:mux\|output\[2\] mux21:mux\|output\[1\] " "Duplicate LATCH primitive \"mux21:mux\|output\[2\]\" merged with LATCH primitive \"mux21:mux\|output\[1\]\"" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175299692 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux21:mux\|output\[4\] mux21:mux\|output\[1\] " "Duplicate LATCH primitive \"mux21:mux\|output\[4\]\" merged with LATCH primitive \"mux21:mux\|output\[1\]\"" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175299692 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mux21:mux\|output\[7\] mux21:mux\|output\[1\] " "Duplicate LATCH primitive \"mux21:mux\|output\[7\]\" merged with LATCH primitive \"mux21:mux\|output\[1\]\"" {  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702175299692 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1702175299692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux21:mux\|output\[1\] " "Latch mux21:mux\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[2\] " "Ports D and ENA on the latch are fed by the same signal choice\[2\]" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 233 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1702175299692 ""}  } { { "mux21.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/mux21.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1702175299692 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[3\] GND " "Pin \"ESTQ\[3\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[4\] GND " "Pin \"ESTQ\[4\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[5\] GND " "Pin \"ESTQ\[5\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[6\] GND " "Pin \"ESTQ\[6\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[7\] GND " "Pin \"ESTQ\[7\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ESTQ\[8\] GND " "Pin \"ESTQ\[8\]\" is stuck at GND" {  } { { "vending_machine.vhd" "" { Text "C:/Users/south/Documents/GitHub/VendingMachine---Circuitos-Digitais/MaquinaDeSalgadosFinal/vending_machine.vhd" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702175299863 "|vending_machine|ESTQ[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702175299863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1702175300020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702175300602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702175300602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702175300700 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702175300700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702175300700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702175300700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702175300732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 23:28:20 2023 " "Processing ended: Sat Dec 09 23:28:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702175300732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702175300732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702175300732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702175300732 ""}
