{
  "design": {
    "design_info": {
      "boundary_crc": "0x920FCA663FEE0E04",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../fft_test.gen/sources_1/bd/design_2",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2"
    },
    "design_tree": {
      "rst_clk_100MHz_100M": "",
      "AD9220_ReadModule_0": "",
      "data_to_axis_0": "",
      "axis_window_real2cplx_0": "",
      "xfft_0": "",
      "xlconcat_0": "",
      "xlconstant_1": "",
      "axis_data_fifo_0": "",
      "rst_clk_100MHz_100M1": "",
      "rst_clk_100MHz_100M2": "",
      "clk_wiz_0": "",
      "magnitude2_0": ""
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "IO_data_0": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "clk_driver": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "65000000"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "components": {
      "rst_clk_100MHz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_2_rst_clk_100MHz_100M_0",
        "xci_path": "ip\\design_2_rst_clk_100MHz_100M_0\\design_2_rst_clk_100MHz_100M_0.xci",
        "inst_hier_path": "rst_clk_100MHz_100M",
        "has_run_ip_tcl": "true"
      },
      "AD9220_ReadModule_0": {
        "vlnv": "xilinx.com:module_ref:AD9220_ReadModule:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_AD9220_ReadModule_0_0",
        "xci_path": "ip\\design_2_AD9220_ReadModule_0_0\\design_2_AD9220_ReadModule_0_0.xci",
        "inst_hier_path": "AD9220_ReadModule_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AD9220_ReadModule",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "130000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_driver": {
            "direction": "O"
          },
          "IO_data": {
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "ADC_Data": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "OTR": {
            "direction": "O"
          }
        }
      },
      "data_to_axis_0": {
        "vlnv": "xilinx.com:module_ref:data_to_axis:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_data_to_axis_0_0",
        "xci_path": "ip\\design_2_data_to_axis_0_0\\design_2_data_to_axis_0_0.xci",
        "inst_hier_path": "data_to_axis_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_to_axis",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ADC_Data": {
            "direction": "I",
            "left": "11",
            "right": "0"
          }
        }
      },
      "axis_window_real2cplx_0": {
        "vlnv": "xilinx.com:module_ref:axis_window_real2cplx:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_axis_window_real2cplx_0_0",
        "xci_path": "ip\\design_2_axis_window_real2cplx_0_0\\design_2_axis_window_real2cplx_0_0.xci",
        "inst_hier_path": "axis_window_real2cplx_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_window_real2cplx",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "xfft_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "ip_revision": "15",
        "xci_name": "design_2_xfft_0_0",
        "xci_path": "ip\\design_2_xfft_0_0_2\\design_2_xfft_0_0.xci",
        "inst_hier_path": "xfft_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "aresetn": {
            "value": "true"
          },
          "input_width": {
            "value": "16"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "3"
          },
          "output_ordering": {
            "value": "natural_order"
          },
          "scaling_options": {
            "value": "scaled"
          },
          "target_clock_frequency": {
            "value": "100"
          },
          "target_data_throughput": {
            "value": "65"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "7",
        "xci_name": "design_2_xlconcat_0_0",
        "xci_path": "ip\\design_2_xlconcat_0_0\\design_2_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "IN1_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "10",
        "xci_name": "design_2_xlconstant_1_0",
        "xci_path": "ip\\design_2_xlconstant_1_0_1\\design_2_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_2_axis_data_fifo_0_0",
        "xci_path": "ip\\design_2_axis_data_fifo_0_0_1\\design_2_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "2048"
          },
          "FIFO_MODE": {
            "value": "2"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "5"
          },
          "TDATA_NUM_BYTES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "rst_clk_100MHz_100M1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_2_rst_clk_100MHz_100M_1",
        "xci_path": "ip\\design_2_rst_clk_100MHz_100M_1\\design_2_rst_clk_100MHz_100M_1.xci",
        "inst_hier_path": "rst_clk_100MHz_100M1",
        "has_run_ip_tcl": "true"
      },
      "rst_clk_100MHz_100M2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_2_rst_clk_100MHz_100M1_0",
        "xci_path": "ip\\design_2_rst_clk_100MHz_100M1_0\\design_2_rst_clk_100MHz_100M1_0.xci",
        "inst_hier_path": "rst_clk_100MHz_100M2",
        "has_run_ip_tcl": "true"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "design_2_clk_wiz_0_1",
        "xci_path": "ip\\design_2_clk_wiz_0_1\\design_2_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "157.214"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "218.946"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "130"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "162.960"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "218.946"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "172.894"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "218.946"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "65"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "52"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "13"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "20"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PLL_CLKIN_PERIOD": {
            "value": "8.000"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "magnitude2_0": {
        "vlnv": "xilinx.com:module_ref:magnitude2:1.0",
        "ip_revision": "1",
        "xci_name": "design_2_magnitude2_0_0",
        "xci_path": "ip\\design_2_magnitude2_0_0\\design_2_magnitude2_0_0.xci",
        "inst_hier_path": "magnitude2_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "magnitude2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "i_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "i_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "i_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "i_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "i_axis_tready",
                "direction": "O"
              }
            }
          },
          "o_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "o_axis_tdata",
                "direction": "O",
                "left": "33",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "o_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "o_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "o_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "alck": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "nets": {
      "AD9220_ReadModule_0_ADC_Data": {
        "ports": [
          "AD9220_ReadModule_0/ADC_Data",
          "data_to_axis_0/ADC_Data"
        ]
      },
      "AD9220_ReadModule_0_clk_driver": {
        "ports": [
          "AD9220_ReadModule_0/clk_driver",
          "clk_driver",
          "data_to_axis_0/clk"
        ]
      },
      "IO_data_0_1": {
        "ports": [
          "IO_data_0",
          "AD9220_ReadModule_0/IO_data"
        ]
      },
      "axis_data_fifo_0_m_axis_tdata": {
        "ports": [
          "axis_data_fifo_0/m_axis_tdata",
          "xlconcat_0/In0"
        ]
      },
      "axis_data_fifo_0_m_axis_tlast": {
        "ports": [
          "axis_data_fifo_0/m_axis_tlast",
          "xfft_0/s_axis_data_tlast"
        ]
      },
      "axis_data_fifo_0_m_axis_tvalid": {
        "ports": [
          "axis_data_fifo_0/m_axis_tvalid",
          "xfft_0/s_axis_data_tvalid"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "axis_data_fifo_0/s_axis_tready",
          "axis_window_real2cplx_0/m_axis_tready"
        ]
      },
      "axis_window_real2cplx_0_m_axis_tdata": {
        "ports": [
          "axis_window_real2cplx_0/m_axis_tdata",
          "axis_data_fifo_0/s_axis_tdata"
        ]
      },
      "axis_window_real2cplx_0_m_axis_tlast": {
        "ports": [
          "axis_window_real2cplx_0/m_axis_tlast",
          "axis_data_fifo_0/s_axis_tlast"
        ]
      },
      "axis_window_real2cplx_0_m_axis_tvalid": {
        "ports": [
          "axis_window_real2cplx_0/m_axis_tvalid",
          "axis_data_fifo_0/s_axis_tvalid"
        ]
      },
      "axis_window_real2cplx_0_s_axis_tready": {
        "ports": [
          "axis_window_real2cplx_0/s_axis_tready",
          "data_to_axis_0/m_axis_tready"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rst_clk_100MHz_100M1/slowest_sync_clk",
          "AD9220_ReadModule_0/clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "rst_clk_100MHz_100M/slowest_sync_clk",
          "axis_data_fifo_0/m_axis_aclk",
          "xfft_0/aclk",
          "magnitude2_0/alck"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "rst_clk_100MHz_100M2/slowest_sync_clk",
          "axis_data_fifo_0/s_axis_aclk",
          "axis_window_real2cplx_0/aclk"
        ]
      },
      "data_to_axis_0_m_axis_tdata": {
        "ports": [
          "data_to_axis_0/m_axis_tdata",
          "axis_window_real2cplx_0/s_axis_tdata"
        ]
      },
      "data_to_axis_0_m_axis_tlast": {
        "ports": [
          "data_to_axis_0/m_axis_tlast",
          "axis_window_real2cplx_0/s_axis_tlast"
        ]
      },
      "data_to_axis_0_m_axis_tvalid": {
        "ports": [
          "data_to_axis_0/m_axis_tvalid",
          "axis_window_real2cplx_0/s_axis_tvalid"
        ]
      },
      "magnitude2_0_i_axis_tready": {
        "ports": [
          "magnitude2_0/i_axis_tready",
          "xfft_0/m_axis_data_tready"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "rst_clk_100MHz_100M/ext_reset_in",
          "rst_clk_100MHz_100M1/ext_reset_in",
          "rst_clk_100MHz_100M2/ext_reset_in"
        ]
      },
      "rst_clk_100MHz_100M1_peripheral_aresetn": {
        "ports": [
          "rst_clk_100MHz_100M1/peripheral_aresetn",
          "AD9220_ReadModule_0/rstn"
        ]
      },
      "rst_clk_100MHz_100M2_peripheral_aresetn": {
        "ports": [
          "rst_clk_100MHz_100M2/peripheral_aresetn",
          "axis_data_fifo_0/s_axis_aresetn",
          "axis_window_real2cplx_0/aresetn",
          "data_to_axis_0/rstn"
        ]
      },
      "rst_clk_100MHz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_100MHz_100M/peripheral_aresetn",
          "xfft_0/aresetn",
          "magnitude2_0/aresetn"
        ]
      },
      "sys_clk_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xfft_0_m_axis_data_tdata": {
        "ports": [
          "xfft_0/m_axis_data_tdata",
          "magnitude2_0/i_axis_tdata"
        ]
      },
      "xfft_0_m_axis_data_tlast": {
        "ports": [
          "xfft_0/m_axis_data_tlast",
          "magnitude2_0/i_axis_tlast"
        ]
      },
      "xfft_0_m_axis_data_tvalid": {
        "ports": [
          "xfft_0/m_axis_data_tvalid",
          "magnitude2_0/i_axis_tvalid"
        ]
      },
      "xfft_0_s_axis_data_tready": {
        "ports": [
          "xfft_0/s_axis_data_tready",
          "axis_data_fifo_0/m_axis_tready"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "xfft_0/s_axis_data_tdata"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_0/In1"
        ]
      }
    }
  }
}