// Seed: 1431408912
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd97,
    parameter id_3  = 32'd76,
    parameter id_4  = 32'd76,
    parameter id_9  = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire _id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_12;
  assign id_3 = id_4;
  logic [id_3 : id_4  ?  -1 : id_9] id_13;
  wire [id_12 : 1 'b0] id_14;
  bit
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  wire id_37 = id_8;
  wire id_38;
  always @(*) id_30 = id_30;
  assign id_7  = id_21;
  assign id_27 = 1 - id_16;
  wire  [  -1  :  {  1  {  1  }  }  ]  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
endmodule
