
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//swapon_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004024d0 <.init>:
  4024d0:	stp	x29, x30, [sp, #-16]!
  4024d4:	mov	x29, sp
  4024d8:	bl	402c50 <ferror@plt+0x60>
  4024dc:	ldp	x29, x30, [sp], #16
  4024e0:	ret

Disassembly of section .plt:

00000000004024f0 <mnt_table_set_parser_errcb@plt-0x20>:
  4024f0:	stp	x16, x30, [sp, #-16]!
  4024f4:	adrp	x16, 419000 <ferror@plt+0x16410>
  4024f8:	ldr	x17, [x16, #4088]
  4024fc:	add	x16, x16, #0xff8
  402500:	br	x17
  402504:	nop
  402508:	nop
  40250c:	nop

0000000000402510 <mnt_table_set_parser_errcb@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402514:	ldr	x17, [x16]
  402518:	add	x16, x16, #0x0
  40251c:	br	x17

0000000000402520 <memcpy@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402524:	ldr	x17, [x16, #8]
  402528:	add	x16, x16, #0x8
  40252c:	br	x17

0000000000402530 <mnt_fs_get_source@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402534:	ldr	x17, [x16, #16]
  402538:	add	x16, x16, #0x10
  40253c:	br	x17

0000000000402540 <_exit@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402544:	ldr	x17, [x16, #24]
  402548:	add	x16, x16, #0x18
  40254c:	br	x17

0000000000402550 <setuid@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402554:	ldr	x17, [x16, #32]
  402558:	add	x16, x16, #0x20
  40255c:	br	x17

0000000000402560 <strtoul@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402564:	ldr	x17, [x16, #40]
  402568:	add	x16, x16, #0x28
  40256c:	br	x17

0000000000402570 <strlen@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402574:	ldr	x17, [x16, #48]
  402578:	add	x16, x16, #0x30
  40257c:	br	x17

0000000000402580 <fputs@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402584:	ldr	x17, [x16, #56]
  402588:	add	x16, x16, #0x38
  40258c:	br	x17

0000000000402590 <exit@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402594:	ldr	x17, [x16, #64]
  402598:	add	x16, x16, #0x40
  40259c:	br	x17

00000000004025a0 <mnt_unref_table@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025a4:	ldr	x17, [x16, #72]
  4025a8:	add	x16, x16, #0x48
  4025ac:	br	x17

00000000004025b0 <dup@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025b4:	ldr	x17, [x16, #80]
  4025b8:	add	x16, x16, #0x50
  4025bc:	br	x17

00000000004025c0 <scols_line_refer_data@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025c4:	ldr	x17, [x16, #88]
  4025c8:	add	x16, x16, #0x58
  4025cc:	br	x17

00000000004025d0 <blkid_probe_lookup_value@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025d4:	ldr	x17, [x16, #96]
  4025d8:	add	x16, x16, #0x60
  4025dc:	br	x17

00000000004025e0 <strtod@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025e4:	ldr	x17, [x16, #104]
  4025e8:	add	x16, x16, #0x68
  4025ec:	br	x17

00000000004025f0 <geteuid@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025f4:	ldr	x17, [x16, #112]
  4025f8:	add	x16, x16, #0x70
  4025fc:	br	x17

0000000000402600 <scols_table_enable_noheadings@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402604:	ldr	x17, [x16, #120]
  402608:	add	x16, x16, #0x78
  40260c:	br	x17

0000000000402610 <scols_table_new_column@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402614:	ldr	x17, [x16, #128]
  402618:	add	x16, x16, #0x80
  40261c:	br	x17

0000000000402620 <mnt_table_find_source@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402624:	ldr	x17, [x16, #136]
  402628:	add	x16, x16, #0x88
  40262c:	br	x17

0000000000402630 <blkid_new_probe_from_filename@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402634:	ldr	x17, [x16, #144]
  402638:	add	x16, x16, #0x90
  40263c:	br	x17

0000000000402640 <blkid_probe_enable_superblocks@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402644:	ldr	x17, [x16, #152]
  402648:	add	x16, x16, #0x98
  40264c:	br	x17

0000000000402650 <getuid@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402654:	ldr	x17, [x16, #160]
  402658:	add	x16, x16, #0xa0
  40265c:	br	x17

0000000000402660 <mnt_table_next_fs@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402664:	ldr	x17, [x16, #168]
  402668:	add	x16, x16, #0xa8
  40266c:	br	x17

0000000000402670 <__cxa_atexit@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402674:	ldr	x17, [x16, #176]
  402678:	add	x16, x16, #0xb0
  40267c:	br	x17

0000000000402680 <fputc@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402684:	ldr	x17, [x16, #184]
  402688:	add	x16, x16, #0xb8
  40268c:	br	x17

0000000000402690 <scols_table_enable_raw@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402694:	ldr	x17, [x16, #192]
  402698:	add	x16, x16, #0xc0
  40269c:	br	x17

00000000004026a0 <mnt_new_iter@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026a4:	ldr	x17, [x16, #200]
  4026a8:	add	x16, x16, #0xc8
  4026ac:	br	x17

00000000004026b0 <fork@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026b4:	ldr	x17, [x16, #208]
  4026b8:	add	x16, x16, #0xd0
  4026bc:	br	x17

00000000004026c0 <blkid_do_safeprobe@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026c4:	ldr	x17, [x16, #216]
  4026c8:	add	x16, x16, #0xd8
  4026cc:	br	x17

00000000004026d0 <lseek@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026d4:	ldr	x17, [x16, #224]
  4026d8:	add	x16, x16, #0xe0
  4026dc:	br	x17

00000000004026e0 <snprintf@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026e4:	ldr	x17, [x16, #232]
  4026e8:	add	x16, x16, #0xe8
  4026ec:	br	x17

00000000004026f0 <localeconv@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026f4:	ldr	x17, [x16, #240]
  4026f8:	add	x16, x16, #0xf0
  4026fc:	br	x17

0000000000402700 <fileno@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402704:	ldr	x17, [x16, #248]
  402708:	add	x16, x16, #0xf8
  40270c:	br	x17

0000000000402710 <fsync@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402714:	ldr	x17, [x16, #256]
  402718:	add	x16, x16, #0x100
  40271c:	br	x17

0000000000402720 <malloc@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402724:	ldr	x17, [x16, #264]
  402728:	add	x16, x16, #0x108
  40272c:	br	x17

0000000000402730 <open@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402734:	ldr	x17, [x16, #272]
  402738:	add	x16, x16, #0x110
  40273c:	br	x17

0000000000402740 <mnt_new_table@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402744:	ldr	x17, [x16, #280]
  402748:	add	x16, x16, #0x118
  40274c:	br	x17

0000000000402750 <mnt_resolve_spec@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402754:	ldr	x17, [x16, #288]
  402758:	add	x16, x16, #0x120
  40275c:	br	x17

0000000000402760 <__strtol_internal@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402764:	ldr	x17, [x16, #296]
  402768:	add	x16, x16, #0x128
  40276c:	br	x17

0000000000402770 <mnt_fs_get_priority@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402774:	ldr	x17, [x16, #304]
  402778:	add	x16, x16, #0x130
  40277c:	br	x17

0000000000402780 <strncmp@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402784:	ldr	x17, [x16, #312]
  402788:	add	x16, x16, #0x138
  40278c:	br	x17

0000000000402790 <bindtextdomain@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402794:	ldr	x17, [x16, #320]
  402798:	add	x16, x16, #0x140
  40279c:	br	x17

00000000004027a0 <__libc_start_main@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027a4:	ldr	x17, [x16, #328]
  4027a8:	add	x16, x16, #0x148
  4027ac:	br	x17

00000000004027b0 <fgetc@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027b4:	ldr	x17, [x16, #336]
  4027b8:	add	x16, x16, #0x150
  4027bc:	br	x17

00000000004027c0 <scols_new_table@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027c4:	ldr	x17, [x16, #344]
  4027c8:	add	x16, x16, #0x158
  4027cc:	br	x17

00000000004027d0 <mnt_table_parse_swaps@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027d4:	ldr	x17, [x16, #352]
  4027d8:	add	x16, x16, #0x160
  4027dc:	br	x17

00000000004027e0 <blkid_probe_set_superblocks_flags@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027e4:	ldr	x17, [x16, #360]
  4027e8:	add	x16, x16, #0x168
  4027ec:	br	x17

00000000004027f0 <__strtoul_internal@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027f4:	ldr	x17, [x16, #368]
  4027f8:	add	x16, x16, #0x170
  4027fc:	br	x17

0000000000402800 <mnt_fs_get_swaptype@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402804:	ldr	x17, [x16, #376]
  402808:	add	x16, x16, #0x178
  40280c:	br	x17

0000000000402810 <realloc@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402814:	ldr	x17, [x16, #384]
  402818:	add	x16, x16, #0x180
  40281c:	br	x17

0000000000402820 <getpagesize@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402824:	ldr	x17, [x16, #392]
  402828:	add	x16, x16, #0x188
  40282c:	br	x17

0000000000402830 <strdup@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402834:	ldr	x17, [x16, #400]
  402838:	add	x16, x16, #0x190
  40283c:	br	x17

0000000000402840 <scols_table_new_line@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402844:	ldr	x17, [x16, #408]
  402848:	add	x16, x16, #0x198
  40284c:	br	x17

0000000000402850 <scols_unref_table@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402854:	ldr	x17, [x16, #416]
  402858:	add	x16, x16, #0x1a0
  40285c:	br	x17

0000000000402860 <close@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402864:	ldr	x17, [x16, #424]
  402868:	add	x16, x16, #0x1a8
  40286c:	br	x17

0000000000402870 <__gmon_start__@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402874:	ldr	x17, [x16, #432]
  402878:	add	x16, x16, #0x1b0
  40287c:	br	x17

0000000000402880 <write@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402884:	ldr	x17, [x16, #440]
  402888:	add	x16, x16, #0x1b8
  40288c:	br	x17

0000000000402890 <blkid_probe_filter_superblocks_type@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402894:	ldr	x17, [x16, #448]
  402898:	add	x16, x16, #0x1c0
  40289c:	br	x17

00000000004028a0 <abort@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028a4:	ldr	x17, [x16, #456]
  4028a8:	add	x16, x16, #0x1c8
  4028ac:	br	x17

00000000004028b0 <setgid@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028b4:	ldr	x17, [x16, #464]
  4028b8:	add	x16, x16, #0x1d0
  4028bc:	br	x17

00000000004028c0 <access@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028c4:	ldr	x17, [x16, #472]
  4028c8:	add	x16, x16, #0x1d8
  4028cc:	br	x17

00000000004028d0 <memcmp@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028d4:	ldr	x17, [x16, #480]
  4028d8:	add	x16, x16, #0x1e0
  4028dc:	br	x17

00000000004028e0 <textdomain@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028e4:	ldr	x17, [x16, #488]
  4028e8:	add	x16, x16, #0x1e8
  4028ec:	br	x17

00000000004028f0 <mnt_init_debug@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028f4:	ldr	x17, [x16, #496]
  4028f8:	add	x16, x16, #0x1f0
  4028fc:	br	x17

0000000000402900 <execvp@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402904:	ldr	x17, [x16, #504]
  402908:	add	x16, x16, #0x1f8
  40290c:	br	x17

0000000000402910 <getopt_long@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402914:	ldr	x17, [x16, #512]
  402918:	add	x16, x16, #0x200
  40291c:	br	x17

0000000000402920 <strcmp@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402924:	ldr	x17, [x16, #520]
  402928:	add	x16, x16, #0x208
  40292c:	br	x17

0000000000402930 <warn@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402934:	ldr	x17, [x16, #528]
  402938:	add	x16, x16, #0x210
  40293c:	br	x17

0000000000402940 <__ctype_b_loc@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402944:	ldr	x17, [x16, #536]
  402948:	add	x16, x16, #0x218
  40294c:	br	x17

0000000000402950 <mnt_table_is_empty@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402954:	ldr	x17, [x16, #544]
  402958:	add	x16, x16, #0x220
  40295c:	br	x17

0000000000402960 <mnt_new_cache@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402964:	ldr	x17, [x16, #552]
  402968:	add	x16, x16, #0x228
  40296c:	br	x17

0000000000402970 <strtol@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402974:	ldr	x17, [x16, #560]
  402978:	add	x16, x16, #0x230
  40297c:	br	x17

0000000000402980 <mnt_fs_get_option@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402984:	ldr	x17, [x16, #568]
  402988:	add	x16, x16, #0x238
  40298c:	br	x17

0000000000402990 <mnt_free_iter@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402994:	ldr	x17, [x16, #576]
  402998:	add	x16, x16, #0x240
  40299c:	br	x17

00000000004029a0 <mnt_unref_cache@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029a4:	ldr	x17, [x16, #584]
  4029a8:	add	x16, x16, #0x248
  4029ac:	br	x17

00000000004029b0 <free@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029b4:	ldr	x17, [x16, #592]
  4029b8:	add	x16, x16, #0x250
  4029bc:	br	x17

00000000004029c0 <mnt_optstr_get_option@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029c4:	ldr	x17, [x16, #600]
  4029c8:	add	x16, x16, #0x258
  4029cc:	br	x17

00000000004029d0 <getgid@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029d4:	ldr	x17, [x16, #608]
  4029d8:	add	x16, x16, #0x260
  4029dc:	br	x17

00000000004029e0 <mnt_table_find_next_fs@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029e4:	ldr	x17, [x16, #616]
  4029e8:	add	x16, x16, #0x268
  4029ec:	br	x17

00000000004029f0 <mnt_table_set_cache@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029f4:	ldr	x17, [x16, #624]
  4029f8:	add	x16, x16, #0x270
  4029fc:	br	x17

0000000000402a00 <strncasecmp@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a04:	ldr	x17, [x16, #632]
  402a08:	add	x16, x16, #0x278
  402a0c:	br	x17

0000000000402a10 <vasprintf@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a14:	ldr	x17, [x16, #640]
  402a18:	add	x16, x16, #0x280
  402a1c:	br	x17

0000000000402a20 <strndup@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a24:	ldr	x17, [x16, #648]
  402a28:	add	x16, x16, #0x288
  402a2c:	br	x17

0000000000402a30 <strspn@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a34:	ldr	x17, [x16, #656]
  402a38:	add	x16, x16, #0x290
  402a3c:	br	x17

0000000000402a40 <strchr@plt>:
  402a40:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a44:	ldr	x17, [x16, #664]
  402a48:	add	x16, x16, #0x298
  402a4c:	br	x17

0000000000402a50 <mnt_resolve_tag@plt>:
  402a50:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a54:	ldr	x17, [x16, #672]
  402a58:	add	x16, x16, #0x2a0
  402a5c:	br	x17

0000000000402a60 <mnt_get_fstab_path@plt>:
  402a60:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a64:	ldr	x17, [x16, #680]
  402a68:	add	x16, x16, #0x2a8
  402a6c:	br	x17

0000000000402a70 <blkid_free_probe@plt>:
  402a70:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a74:	ldr	x17, [x16, #688]
  402a78:	add	x16, x16, #0x2b0
  402a7c:	br	x17

0000000000402a80 <mnt_fs_get_size@plt>:
  402a80:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a84:	ldr	x17, [x16, #696]
  402a88:	add	x16, x16, #0x2b8
  402a8c:	br	x17

0000000000402a90 <fflush@plt>:
  402a90:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a94:	ldr	x17, [x16, #704]
  402a98:	add	x16, x16, #0x2c0
  402a9c:	br	x17

0000000000402aa0 <swapon@plt>:
  402aa0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402aa4:	ldr	x17, [x16, #712]
  402aa8:	add	x16, x16, #0x2c8
  402aac:	br	x17

0000000000402ab0 <scols_print_table@plt>:
  402ab0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ab4:	ldr	x17, [x16, #720]
  402ab8:	add	x16, x16, #0x2d0
  402abc:	br	x17

0000000000402ac0 <warnx@plt>:
  402ac0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ac4:	ldr	x17, [x16, #728]
  402ac8:	add	x16, x16, #0x2d8
  402acc:	br	x17

0000000000402ad0 <read@plt>:
  402ad0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ad4:	ldr	x17, [x16, #736]
  402ad8:	add	x16, x16, #0x2e0
  402adc:	br	x17

0000000000402ae0 <__fxstat@plt>:
  402ae0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ae4:	ldr	x17, [x16, #744]
  402ae8:	add	x16, x16, #0x2e8
  402aec:	br	x17

0000000000402af0 <dcgettext@plt>:
  402af0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402af4:	ldr	x17, [x16, #752]
  402af8:	add	x16, x16, #0x2f0
  402afc:	br	x17

0000000000402b00 <mnt_fs_is_swaparea@plt>:
  402b00:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b04:	ldr	x17, [x16, #760]
  402b08:	add	x16, x16, #0x2f8
  402b0c:	br	x17

0000000000402b10 <mnt_fs_get_usedsize@plt>:
  402b10:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b14:	ldr	x17, [x16, #768]
  402b18:	add	x16, x16, #0x300
  402b1c:	br	x17

0000000000402b20 <errx@plt>:
  402b20:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b24:	ldr	x17, [x16, #776]
  402b28:	add	x16, x16, #0x308
  402b2c:	br	x17

0000000000402b30 <mnt_fs_get_options@plt>:
  402b30:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b34:	ldr	x17, [x16, #784]
  402b38:	add	x16, x16, #0x310
  402b3c:	br	x17

0000000000402b40 <strcspn@plt>:
  402b40:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b44:	ldr	x17, [x16, #792]
  402b48:	add	x16, x16, #0x318
  402b4c:	br	x17

0000000000402b50 <printf@plt>:
  402b50:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b54:	ldr	x17, [x16, #800]
  402b58:	add	x16, x16, #0x320
  402b5c:	br	x17

0000000000402b60 <mnt_table_parse_fstab@plt>:
  402b60:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b64:	ldr	x17, [x16, #808]
  402b68:	add	x16, x16, #0x328
  402b6c:	br	x17

0000000000402b70 <__assert_fail@plt>:
  402b70:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b74:	ldr	x17, [x16, #816]
  402b78:	add	x16, x16, #0x330
  402b7c:	br	x17

0000000000402b80 <__errno_location@plt>:
  402b80:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b84:	ldr	x17, [x16, #824]
  402b88:	add	x16, x16, #0x338
  402b8c:	br	x17

0000000000402b90 <waitpid@plt>:
  402b90:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b94:	ldr	x17, [x16, #832]
  402b98:	add	x16, x16, #0x340
  402b9c:	br	x17

0000000000402ba0 <fprintf@plt>:
  402ba0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ba4:	ldr	x17, [x16, #840]
  402ba8:	add	x16, x16, #0x348
  402bac:	br	x17

0000000000402bb0 <scols_init_debug@plt>:
  402bb0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bb4:	ldr	x17, [x16, #848]
  402bb8:	add	x16, x16, #0x350
  402bbc:	br	x17

0000000000402bc0 <err@plt>:
  402bc0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bc4:	ldr	x17, [x16, #856]
  402bc8:	add	x16, x16, #0x358
  402bcc:	br	x17

0000000000402bd0 <ioctl@plt>:
  402bd0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bd4:	ldr	x17, [x16, #864]
  402bd8:	add	x16, x16, #0x360
  402bdc:	br	x17

0000000000402be0 <setlocale@plt>:
  402be0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402be4:	ldr	x17, [x16, #872]
  402be8:	add	x16, x16, #0x368
  402bec:	br	x17

0000000000402bf0 <ferror@plt>:
  402bf0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bf4:	ldr	x17, [x16, #880]
  402bf8:	add	x16, x16, #0x370
  402bfc:	br	x17

Disassembly of section .text:

0000000000402c00 <.text>:
  402c00:	mov	x29, #0x0                   	// #0
  402c04:	mov	x30, #0x0                   	// #0
  402c08:	mov	x5, x0
  402c0c:	ldr	x1, [sp]
  402c10:	add	x2, sp, #0x8
  402c14:	mov	x6, sp
  402c18:	movz	x0, #0x0, lsl #48
  402c1c:	movk	x0, #0x0, lsl #32
  402c20:	movk	x0, #0x40, lsl #16
  402c24:	movk	x0, #0x3b6c
  402c28:	movz	x3, #0x0, lsl #48
  402c2c:	movk	x3, #0x0, lsl #32
  402c30:	movk	x3, #0x40, lsl #16
  402c34:	movk	x3, #0x7338
  402c38:	movz	x4, #0x0, lsl #48
  402c3c:	movk	x4, #0x0, lsl #32
  402c40:	movk	x4, #0x40, lsl #16
  402c44:	movk	x4, #0x73b8
  402c48:	bl	4027a0 <__libc_start_main@plt>
  402c4c:	bl	4028a0 <abort@plt>
  402c50:	adrp	x0, 419000 <ferror@plt+0x16410>
  402c54:	ldr	x0, [x0, #4064]
  402c58:	cbz	x0, 402c60 <ferror@plt+0x70>
  402c5c:	b	402870 <__gmon_start__@plt>
  402c60:	ret
  402c64:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402c68:	add	x0, x0, #0x390
  402c6c:	adrp	x1, 41a000 <ferror@plt+0x17410>
  402c70:	add	x1, x1, #0x390
  402c74:	cmp	x0, x1
  402c78:	b.eq	402cac <ferror@plt+0xbc>  // b.none
  402c7c:	stp	x29, x30, [sp, #-32]!
  402c80:	mov	x29, sp
  402c84:	adrp	x0, 407000 <ferror@plt+0x4410>
  402c88:	ldr	x0, [x0, #1000]
  402c8c:	str	x0, [sp, #24]
  402c90:	mov	x1, x0
  402c94:	cbz	x1, 402ca4 <ferror@plt+0xb4>
  402c98:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402c9c:	add	x0, x0, #0x390
  402ca0:	blr	x1
  402ca4:	ldp	x29, x30, [sp], #32
  402ca8:	ret
  402cac:	ret
  402cb0:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402cb4:	add	x0, x0, #0x390
  402cb8:	adrp	x1, 41a000 <ferror@plt+0x17410>
  402cbc:	add	x1, x1, #0x390
  402cc0:	sub	x0, x0, x1
  402cc4:	lsr	x1, x0, #63
  402cc8:	add	x0, x1, x0, asr #3
  402ccc:	cmp	xzr, x0, asr #1
  402cd0:	b.eq	402d08 <ferror@plt+0x118>  // b.none
  402cd4:	stp	x29, x30, [sp, #-32]!
  402cd8:	mov	x29, sp
  402cdc:	asr	x1, x0, #1
  402ce0:	adrp	x0, 407000 <ferror@plt+0x4410>
  402ce4:	ldr	x0, [x0, #1008]
  402ce8:	str	x0, [sp, #24]
  402cec:	mov	x2, x0
  402cf0:	cbz	x2, 402d00 <ferror@plt+0x110>
  402cf4:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402cf8:	add	x0, x0, #0x390
  402cfc:	blr	x2
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	ret
  402d08:	ret
  402d0c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402d10:	ldrb	w0, [x0, #952]
  402d14:	cbnz	w0, 402d38 <ferror@plt+0x148>
  402d18:	stp	x29, x30, [sp, #-16]!
  402d1c:	mov	x29, sp
  402d20:	bl	402c64 <ferror@plt+0x74>
  402d24:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402d28:	mov	w1, #0x1                   	// #1
  402d2c:	strb	w1, [x0, #952]
  402d30:	ldp	x29, x30, [sp], #16
  402d34:	ret
  402d38:	ret
  402d3c:	stp	x29, x30, [sp, #-16]!
  402d40:	mov	x29, sp
  402d44:	bl	402cb0 <ferror@plt+0xc0>
  402d48:	ldp	x29, x30, [sp], #16
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	mov	x29, sp
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	stp	x21, x22, [sp, #32]
  402d60:	str	x23, [sp, #48]
  402d64:	cbz	x0, 402d84 <ferror@plt+0x194>
  402d68:	mov	x23, x0
  402d6c:	mov	x21, x1
  402d70:	mov	x19, #0x0                   	// #0
  402d74:	adrp	x22, 408000 <ferror@plt+0x5410>
  402d78:	add	x22, x22, #0x518
  402d7c:	add	x22, x22, #0x18
  402d80:	b	402db0 <ferror@plt+0x1c0>
  402d84:	adrp	x3, 408000 <ferror@plt+0x5410>
  402d88:	add	x3, x3, #0x518
  402d8c:	mov	w2, #0x8e                  	// #142
  402d90:	adrp	x1, 407000 <ferror@plt+0x4410>
  402d94:	add	x1, x1, #0x3f8
  402d98:	adrp	x0, 407000 <ferror@plt+0x4410>
  402d9c:	add	x0, x0, #0x410
  402da0:	bl	402b70 <__assert_fail@plt>
  402da4:	add	x19, x19, #0x1
  402da8:	cmp	x19, #0x7
  402dac:	b.eq	402ddc <ferror@plt+0x1ec>  // b.none
  402db0:	lsl	x1, x19, #5
  402db4:	ldr	x20, [x1, x22]
  402db8:	mov	x2, x21
  402dbc:	mov	x1, x20
  402dc0:	mov	x0, x23
  402dc4:	bl	402a00 <strncasecmp@plt>
  402dc8:	cbnz	w0, 402da4 <ferror@plt+0x1b4>
  402dcc:	ldrsb	w0, [x20, x21]
  402dd0:	cbnz	w0, 402da4 <ferror@plt+0x1b4>
  402dd4:	mov	w0, w19
  402dd8:	b	402dfc <ferror@plt+0x20c>
  402ddc:	mov	w2, #0x5                   	// #5
  402de0:	adrp	x1, 407000 <ferror@plt+0x4410>
  402de4:	add	x1, x1, #0x418
  402de8:	mov	x0, #0x0                   	// #0
  402dec:	bl	402af0 <dcgettext@plt>
  402df0:	mov	x1, x23
  402df4:	bl	402ac0 <warnx@plt>
  402df8:	mov	w0, #0xffffffff            	// #-1
  402dfc:	ldp	x19, x20, [sp, #16]
  402e00:	ldp	x21, x22, [sp, #32]
  402e04:	ldr	x23, [sp, #48]
  402e08:	ldp	x29, x30, [sp], #64
  402e0c:	ret
  402e10:	stp	x29, x30, [sp, #-256]!
  402e14:	mov	x29, sp
  402e18:	str	x2, [sp, #208]
  402e1c:	str	x3, [sp, #216]
  402e20:	str	x4, [sp, #224]
  402e24:	str	x5, [sp, #232]
  402e28:	str	x6, [sp, #240]
  402e2c:	str	x7, [sp, #248]
  402e30:	str	q0, [sp, #80]
  402e34:	str	q1, [sp, #96]
  402e38:	str	q2, [sp, #112]
  402e3c:	str	q3, [sp, #128]
  402e40:	str	q4, [sp, #144]
  402e44:	str	q5, [sp, #160]
  402e48:	str	q6, [sp, #176]
  402e4c:	str	q7, [sp, #192]
  402e50:	add	x2, sp, #0x100
  402e54:	str	x2, [sp, #48]
  402e58:	str	x2, [sp, #56]
  402e5c:	add	x2, sp, #0xd0
  402e60:	str	x2, [sp, #64]
  402e64:	mov	w2, #0xffffffd0            	// #-48
  402e68:	str	w2, [sp, #72]
  402e6c:	mov	w2, #0xffffff80            	// #-128
  402e70:	str	w2, [sp, #76]
  402e74:	ldp	x2, x3, [sp, #48]
  402e78:	stp	x2, x3, [sp, #16]
  402e7c:	ldp	x2, x3, [sp, #64]
  402e80:	stp	x2, x3, [sp, #32]
  402e84:	add	x2, sp, #0x10
  402e88:	bl	402a10 <vasprintf@plt>
  402e8c:	tbnz	w0, #31, 402e98 <ferror@plt+0x2a8>
  402e90:	ldp	x29, x30, [sp], #256
  402e94:	ret
  402e98:	adrp	x1, 407000 <ferror@plt+0x4410>
  402e9c:	add	x1, x1, #0x430
  402ea0:	mov	w0, #0x1                   	// #1
  402ea4:	bl	402bc0 <err@plt>
  402ea8:	stp	x29, x30, [sp, #-80]!
  402eac:	mov	x29, sp
  402eb0:	str	xzr, [sp, #72]
  402eb4:	str	xzr, [sp, #64]
  402eb8:	cbz	x0, 402f7c <ferror@plt+0x38c>
  402ebc:	stp	x19, x20, [sp, #16]
  402ec0:	mov	x20, x0
  402ec4:	mov	x19, x1
  402ec8:	cbz	x1, 402fac <ferror@plt+0x3bc>
  402ecc:	mov	x3, #0x0                   	// #0
  402ed0:	mov	x2, #0x0                   	// #0
  402ed4:	adrp	x1, 407000 <ferror@plt+0x4410>
  402ed8:	add	x1, x1, #0x458
  402edc:	mov	x0, x19
  402ee0:	bl	4029c0 <mnt_optstr_get_option@plt>
  402ee4:	cbnz	w0, 402ef0 <ferror@plt+0x300>
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	str	w0, [x20, #8]
  402ef0:	add	x3, sp, #0x40
  402ef4:	add	x2, sp, #0x48
  402ef8:	adrp	x1, 407000 <ferror@plt+0x4410>
  402efc:	add	x1, x1, #0x460
  402f00:	mov	x0, x19
  402f04:	bl	4029c0 <mnt_optstr_get_option@plt>
  402f08:	cbnz	w0, 402fe8 <ferror@plt+0x3f8>
  402f0c:	stp	x21, x22, [sp, #32]
  402f10:	ldr	w22, [x20]
  402f14:	orr	w0, w22, #0x10000
  402f18:	str	w0, [x20]
  402f1c:	ldr	x21, [sp, #72]
  402f20:	cbz	x21, 402fd8 <ferror@plt+0x3e8>
  402f24:	str	x23, [sp, #48]
  402f28:	ldr	x23, [sp, #64]
  402f2c:	mov	x2, x23
  402f30:	adrp	x1, 407000 <ferror@plt+0x4410>
  402f34:	add	x1, x1, #0x468
  402f38:	mov	x0, x21
  402f3c:	bl	402780 <strncmp@plt>
  402f40:	cbnz	w0, 402f4c <ferror@plt+0x35c>
  402f44:	orr	w22, w22, #0x30000
  402f48:	str	w22, [x20]
  402f4c:	mov	x2, x23
  402f50:	adrp	x1, 407000 <ferror@plt+0x4410>
  402f54:	add	x1, x1, #0x470
  402f58:	mov	x0, x21
  402f5c:	bl	402780 <strncmp@plt>
  402f60:	cbnz	w0, 402fe0 <ferror@plt+0x3f0>
  402f64:	ldr	w0, [x20]
  402f68:	orr	w0, w0, #0x40000
  402f6c:	str	w0, [x20]
  402f70:	ldp	x21, x22, [sp, #32]
  402f74:	ldr	x23, [sp, #48]
  402f78:	b	402fe8 <ferror@plt+0x3f8>
  402f7c:	stp	x19, x20, [sp, #16]
  402f80:	stp	x21, x22, [sp, #32]
  402f84:	str	x23, [sp, #48]
  402f88:	adrp	x3, 408000 <ferror@plt+0x5410>
  402f8c:	add	x3, x3, #0x518
  402f90:	add	x3, x3, #0xf8
  402f94:	mov	w2, #0x2b9                 	// #697
  402f98:	adrp	x1, 407000 <ferror@plt+0x4410>
  402f9c:	add	x1, x1, #0x3f8
  402fa0:	adrp	x0, 407000 <ferror@plt+0x4410>
  402fa4:	add	x0, x0, #0x448
  402fa8:	bl	402b70 <__assert_fail@plt>
  402fac:	stp	x21, x22, [sp, #32]
  402fb0:	str	x23, [sp, #48]
  402fb4:	adrp	x3, 408000 <ferror@plt+0x5410>
  402fb8:	add	x3, x3, #0x518
  402fbc:	add	x3, x3, #0xf8
  402fc0:	mov	w2, #0x2ba                 	// #698
  402fc4:	adrp	x1, 407000 <ferror@plt+0x4410>
  402fc8:	add	x1, x1, #0x3f8
  402fcc:	adrp	x0, 407000 <ferror@plt+0x4410>
  402fd0:	add	x0, x0, #0x450
  402fd4:	bl	402b70 <__assert_fail@plt>
  402fd8:	ldp	x21, x22, [sp, #32]
  402fdc:	b	402fe8 <ferror@plt+0x3f8>
  402fe0:	ldp	x21, x22, [sp, #32]
  402fe4:	ldr	x23, [sp, #48]
  402fe8:	str	xzr, [sp, #72]
  402fec:	mov	x3, #0x0                   	// #0
  402ff0:	add	x2, sp, #0x48
  402ff4:	adrp	x1, 407000 <ferror@plt+0x4410>
  402ff8:	add	x1, x1, #0x478
  402ffc:	mov	x0, x19
  403000:	bl	4029c0 <mnt_optstr_get_option@plt>
  403004:	cbnz	w0, 403020 <ferror@plt+0x430>
  403008:	ldr	x0, [sp, #72]
  40300c:	cbz	x0, 403020 <ferror@plt+0x430>
  403010:	mov	w2, #0xa                   	// #10
  403014:	mov	x1, #0x0                   	// #0
  403018:	bl	402970 <strtol@plt>
  40301c:	str	w0, [x20, #4]
  403020:	mov	w0, #0x0                   	// #0
  403024:	ldp	x19, x20, [sp, #16]
  403028:	ldp	x29, x30, [sp], #80
  40302c:	ret
  403030:	sub	sp, sp, #0x1c0
  403034:	stp	x29, x30, [sp, #96]
  403038:	add	x29, sp, #0x60
  40303c:	cbz	x0, 4030ec <ferror@plt+0x4fc>
  403040:	stp	x19, x20, [sp, #112]
  403044:	stp	x23, x24, [sp, #144]
  403048:	mov	x23, x0
  40304c:	mov	x24, x1
  403050:	mov	x19, x2
  403054:	cbz	x1, 403124 <ferror@plt+0x534>
  403058:	stp	x27, x28, [sp, #176]
  40305c:	cbz	w3, 403154 <ferror@plt+0x564>
  403060:	ldr	w28, [x1, #4]
  403064:	str	xzr, [sp, #256]
  403068:	cbz	x2, 40318c <ferror@plt+0x59c>
  40306c:	stp	x21, x22, [sp, #128]
  403070:	mov	w1, #0x0                   	// #0
  403074:	mov	x0, x19
  403078:	bl	402730 <open@plt>
  40307c:	mov	w21, w0
  403080:	cmn	w0, #0x1
  403084:	b.eq	4031b8 <ferror@plt+0x5c8>  // b.none
  403088:	add	x2, sp, #0x140
  40308c:	mov	w1, w0
  403090:	mov	w0, #0x0                   	// #0
  403094:	bl	402ae0 <__fxstat@plt>
  403098:	tbnz	w0, #31, 4031dc <ferror@plt+0x5ec>
  40309c:	ldr	w0, [sp, #336]
  4030a0:	and	w1, w0, #0xf000
  4030a4:	cmp	w1, #0x6, lsl #12
  4030a8:	b.eq	403a44 <ferror@plt+0xe54>  // b.none
  4030ac:	mov	w1, #0xe3f                 	// #3647
  4030b0:	mov	w20, w1
  4030b4:	tst	w0, w1
  4030b8:	b.ne	403204 <ferror@plt+0x614>  // b.any
  4030bc:	ldr	w0, [sp, #336]
  4030c0:	and	w0, w0, #0xf000
  4030c4:	cmp	w0, #0x8, lsl #12
  4030c8:	b.eq	403234 <ferror@plt+0x644>  // b.none
  4030cc:	cmp	w0, #0x6, lsl #12
  4030d0:	b.ne	40334c <ferror@plt+0x75c>  // b.any
  4030d4:	add	x1, sp, #0x100
  4030d8:	mov	w0, w21
  4030dc:	bl	405224 <ferror@plt+0x2634>
  4030e0:	cbnz	w0, 403328 <ferror@plt+0x738>
  4030e4:	stp	x25, x26, [sp, #160]
  4030e8:	b	403254 <ferror@plt+0x664>
  4030ec:	stp	x19, x20, [sp, #112]
  4030f0:	stp	x21, x22, [sp, #128]
  4030f4:	stp	x23, x24, [sp, #144]
  4030f8:	stp	x25, x26, [sp, #160]
  4030fc:	stp	x27, x28, [sp, #176]
  403100:	adrp	x3, 408000 <ferror@plt+0x5410>
  403104:	add	x3, x3, #0x518
  403108:	add	x3, x3, #0x108
  40310c:	mov	w2, #0x273                 	// #627
  403110:	adrp	x1, 407000 <ferror@plt+0x4410>
  403114:	add	x1, x1, #0x3f8
  403118:	adrp	x0, 407000 <ferror@plt+0x4410>
  40311c:	add	x0, x0, #0x490
  403120:	bl	402b70 <__assert_fail@plt>
  403124:	stp	x21, x22, [sp, #128]
  403128:	stp	x25, x26, [sp, #160]
  40312c:	stp	x27, x28, [sp, #176]
  403130:	adrp	x3, 408000 <ferror@plt+0x5410>
  403134:	add	x3, x3, #0x518
  403138:	add	x3, x3, #0x108
  40313c:	mov	w2, #0x274                 	// #628
  403140:	adrp	x1, 407000 <ferror@plt+0x4410>
  403144:	add	x1, x1, #0x3f8
  403148:	adrp	x0, 407000 <ferror@plt+0x4410>
  40314c:	add	x0, x0, #0x498
  403150:	bl	402b70 <__assert_fail@plt>
  403154:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403158:	ldr	x1, [x0, #968]
  40315c:	mov	x0, x2
  403160:	bl	402750 <mnt_resolve_spec@plt>
  403164:	cbz	x0, 40317c <ferror@plt+0x58c>
  403168:	stp	x21, x22, [sp, #128]
  40316c:	ldr	w28, [x24, #4]
  403170:	str	xzr, [sp, #256]
  403174:	mov	x19, x0
  403178:	b	403070 <ferror@plt+0x480>
  40317c:	mov	x0, x19
  403180:	bl	404dfc <ferror@plt+0x220c>
  403184:	mov	w20, w0
  403188:	b	403950 <ferror@plt+0xd60>
  40318c:	stp	x21, x22, [sp, #128]
  403190:	stp	x25, x26, [sp, #160]
  403194:	adrp	x3, 408000 <ferror@plt+0x5410>
  403198:	add	x3, x3, #0x518
  40319c:	add	x3, x3, #0x118
  4031a0:	mov	w2, #0x202                 	// #514
  4031a4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4031a8:	add	x1, x1, #0x3f8
  4031ac:	adrp	x0, 407000 <ferror@plt+0x4410>
  4031b0:	add	x0, x0, #0x4a0
  4031b4:	bl	402b70 <__assert_fail@plt>
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4031c0:	add	x1, x1, #0x4b0
  4031c4:	mov	x0, #0x0                   	// #0
  4031c8:	bl	402af0 <dcgettext@plt>
  4031cc:	mov	x1, x19
  4031d0:	bl	402930 <warn@plt>
  4031d4:	mov	x20, #0x0                   	// #0
  4031d8:	b	4033a4 <ferror@plt+0x7b4>
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4031e4:	add	x1, x1, #0x4c0
  4031e8:	mov	x0, #0x0                   	// #0
  4031ec:	bl	402af0 <dcgettext@plt>
  4031f0:	mov	x1, x19
  4031f4:	bl	402930 <warn@plt>
  4031f8:	mov	x20, #0x0                   	// #0
  4031fc:	b	40339c <ferror@plt+0x7ac>
  403200:	mov	w20, #0xe07                 	// #3591
  403204:	mov	w2, #0x5                   	// #5
  403208:	adrp	x1, 407000 <ferror@plt+0x4410>
  40320c:	add	x1, x1, #0x4d8
  403210:	mov	x0, #0x0                   	// #0
  403214:	bl	402af0 <dcgettext@plt>
  403218:	mov	w3, #0x1b6                 	// #438
  40321c:	bic	w3, w3, w20
  403220:	ldr	w2, [sp, #336]
  403224:	and	w2, w2, #0xfff
  403228:	mov	x1, x19
  40322c:	bl	402ac0 <warnx@plt>
  403230:	b	4030bc <ferror@plt+0x4cc>
  403234:	ldr	w0, [sp, #344]
  403238:	cbnz	w0, 4032d0 <ferror@plt+0x6e0>
  40323c:	ldr	x0, [sp, #368]
  403240:	ldr	x1, [sp, #384]
  403244:	cmp	x0, x1, lsl #9
  403248:	b.gt	403304 <ferror@plt+0x714>
  40324c:	stp	x25, x26, [sp, #160]
  403250:	str	x0, [sp, #256]
  403254:	mov	x0, #0x10000               	// #65536
  403258:	bl	402720 <malloc@plt>
  40325c:	mov	x20, x0
  403260:	cbz	x0, 403354 <ferror@plt+0x764>
  403264:	mov	x2, #0x10000               	// #65536
  403268:	mov	x1, x0
  40326c:	mov	w0, w21
  403270:	bl	402ad0 <read@plt>
  403274:	mov	x25, x0
  403278:	cmn	x0, #0x1
  40327c:	b.eq	403370 <ferror@plt+0x780>  // b.none
  403280:	mov	w22, #0x1000                	// #4096
  403284:	adrp	x0, 407000 <ferror@plt+0x4410>
  403288:	add	x0, x0, #0x5a0
  40328c:	str	x0, [sp, #200]
  403290:	adrp	x0, 407000 <ferror@plt+0x4410>
  403294:	add	x0, x0, #0x5b0
  403298:	str	x0, [sp, #208]
  40329c:	adrp	x0, 407000 <ferror@plt+0x4410>
  4032a0:	add	x0, x0, #0x5c0
  4032a4:	str	x0, [sp, #216]
  4032a8:	adrp	x0, 407000 <ferror@plt+0x4410>
  4032ac:	add	x0, x0, #0x5d0
  4032b0:	str	x0, [sp, #224]
  4032b4:	adrp	x0, 407000 <ferror@plt+0x4410>
  4032b8:	add	x0, x0, #0x5e0
  4032bc:	str	x0, [sp, #240]
  4032c0:	adrp	x0, 407000 <ferror@plt+0x4410>
  4032c4:	add	x0, x0, #0x5f0
  4032c8:	str	x0, [sp, #248]
  4032cc:	b	403998 <ferror@plt+0xda8>
  4032d0:	mov	w2, #0x5                   	// #5
  4032d4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4032d8:	add	x1, x1, #0x508
  4032dc:	mov	x0, #0x0                   	// #0
  4032e0:	bl	402af0 <dcgettext@plt>
  4032e4:	ldr	w2, [sp, #344]
  4032e8:	mov	x1, x19
  4032ec:	bl	402ac0 <warnx@plt>
  4032f0:	ldr	w0, [sp, #336]
  4032f4:	and	w0, w0, #0xf000
  4032f8:	cmp	w0, #0x8, lsl #12
  4032fc:	b.eq	40323c <ferror@plt+0x64c>  // b.none
  403300:	b	4030cc <ferror@plt+0x4dc>
  403304:	mov	w2, #0x5                   	// #5
  403308:	adrp	x1, 407000 <ferror@plt+0x4410>
  40330c:	add	x1, x1, #0x538
  403310:	mov	x0, #0x0                   	// #0
  403314:	bl	402af0 <dcgettext@plt>
  403318:	mov	x1, x19
  40331c:	bl	402ac0 <warnx@plt>
  403320:	mov	x20, #0x0                   	// #0
  403324:	b	40339c <ferror@plt+0x7ac>
  403328:	mov	w2, #0x5                   	// #5
  40332c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403330:	add	x1, x1, #0x568
  403334:	mov	x0, #0x0                   	// #0
  403338:	bl	402af0 <dcgettext@plt>
  40333c:	mov	x1, x19
  403340:	bl	402ac0 <warnx@plt>
  403344:	mov	x20, #0x0                   	// #0
  403348:	b	40339c <ferror@plt+0x7ac>
  40334c:	stp	x25, x26, [sp, #160]
  403350:	b	403254 <ferror@plt+0x664>
  403354:	mov	x2, #0x10000               	// #65536
  403358:	adrp	x1, 407000 <ferror@plt+0x4410>
  40335c:	add	x1, x1, #0x580
  403360:	mov	w0, #0x1                   	// #1
  403364:	bl	402bc0 <err@plt>
  403368:	mov	w22, #0x10000               	// #65536
  40336c:	b	403998 <ferror@plt+0xda8>
  403370:	mov	x0, x20
  403374:	bl	4029b0 <free@plt>
  403378:	mov	w2, #0x5                   	// #5
  40337c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403380:	add	x1, x1, #0x600
  403384:	mov	x0, #0x0                   	// #0
  403388:	bl	402af0 <dcgettext@plt>
  40338c:	mov	x1, x19
  403390:	bl	402ac0 <warnx@plt>
  403394:	mov	x20, #0x0                   	// #0
  403398:	ldp	x25, x26, [sp, #160]
  40339c:	mov	w0, w21
  4033a0:	bl	402860 <close@plt>
  4033a4:	mov	x0, x20
  4033a8:	bl	4029b0 <free@plt>
  4033ac:	mov	w20, #0xffffffff            	// #-1
  4033b0:	ldp	x21, x22, [sp, #128]
  4033b4:	b	403950 <ferror@plt+0xd60>
  4033b8:	mov	w2, #0x5                   	// #5
  4033bc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4033c0:	add	x1, x1, #0x620
  4033c4:	mov	x0, #0x0                   	// #0
  4033c8:	bl	402af0 <dcgettext@plt>
  4033cc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4033d0:	add	x1, x1, #0x488
  4033d4:	adrp	x3, 407000 <ferror@plt+0x4410>
  4033d8:	add	x3, x3, #0x480
  4033dc:	cmp	w25, #0x1
  4033e0:	csel	x3, x3, x1, ne  // ne = any
  4033e4:	mov	w2, w22
  4033e8:	mov	x1, x19
  4033ec:	bl	402ac0 <warnx@plt>
  4033f0:	b	403860 <ferror@plt+0xc70>
  4033f4:	ldr	w0, [x20, #1024]
  4033f8:	cmp	w0, #0x1
  4033fc:	b.eq	4034f4 <ferror@plt+0x904>  // b.none
  403400:	rev	w0, w0
  403404:	mov	w26, #0x0                   	// #0
  403408:	cmp	w0, #0x1
  40340c:	b.eq	4034fc <ferror@plt+0x90c>  // b.none
  403410:	mov	w26, w26
  403414:	ldr	x0, [sp, #232]
  403418:	madd	x26, x26, x0, x0
  40341c:	ldrb	w0, [x23, #72]
  403420:	tbnz	w0, #6, 403508 <ferror@plt+0x918>
  403424:	ldr	x0, [sp, #256]
  403428:	cmp	x0, x26
  40342c:	b.cc	4038e4 <ferror@plt+0xcf4>  // b.lo, b.ul, b.last
  403430:	bl	402820 <getpagesize@plt>
  403434:	tbnz	w0, #31, 403440 <ferror@plt+0x850>
  403438:	cmp	w0, w22
  40343c:	b.eq	4038e4 <ferror@plt+0xcf4>  // b.none
  403440:	ldrb	w0, [x23, #72]
  403444:	tbz	w0, #2, 403738 <ferror@plt+0xb48>
  403448:	ldrsb	w0, [x20, #1052]
  40344c:	mov	x27, #0x0                   	// #0
  403450:	cbnz	w0, 403568 <ferror@plt+0x978>
  403454:	ldrb	w3, [x20, #1036]
  403458:	mov	x26, #0x0                   	// #0
  40345c:	cbnz	w3, 403588 <ferror@plt+0x998>
  403460:	mov	w2, #0x5                   	// #5
  403464:	adrp	x1, 407000 <ferror@plt+0x4410>
  403468:	add	x1, x1, #0x720
  40346c:	mov	x0, #0x0                   	// #0
  403470:	bl	402af0 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	402ac0 <warnx@plt>
  40347c:	mov	w2, #0x5                   	// #5
  403480:	adrp	x1, 407000 <ferror@plt+0x4410>
  403484:	add	x1, x1, #0x750
  403488:	mov	x0, #0x0                   	// #0
  40348c:	bl	402af0 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	402ac0 <warnx@plt>
  403498:	bl	4026b0 <fork@plt>
  40349c:	mov	w22, w0
  4034a0:	cmn	w0, #0x1
  4034a4:	b.eq	403624 <ferror@plt+0xa34>  // b.none
  4034a8:	cbz	w0, 403644 <ferror@plt+0xa54>
  4034ac:	mov	w2, #0x0                   	// #0
  4034b0:	add	x1, sp, #0x108
  4034b4:	mov	w0, w22
  4034b8:	bl	402b90 <waitpid@plt>
  4034bc:	cmn	w0, #0x1
  4034c0:	b.ne	403718 <ferror@plt+0xb28>  // b.any
  4034c4:	bl	402b80 <__errno_location@plt>
  4034c8:	ldr	w0, [x0]
  4034cc:	cmp	w0, #0x4
  4034d0:	b.eq	4034ac <ferror@plt+0x8bc>  // b.none
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4034dc:	add	x1, x1, #0x7b0
  4034e0:	mov	x0, #0x0                   	// #0
  4034e4:	bl	402af0 <dcgettext@plt>
  4034e8:	bl	402930 <warn@plt>
  4034ec:	ldp	x25, x26, [sp, #160]
  4034f0:	b	40339c <ferror@plt+0x7ac>
  4034f4:	ldr	w26, [x20, #1028]
  4034f8:	b	403410 <ferror@plt+0x820>
  4034fc:	ldr	w26, [x20, #1028]
  403500:	rev	w26, w26
  403504:	b	403410 <ferror@plt+0x820>
  403508:	mov	w2, #0x5                   	// #5
  40350c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403510:	add	x1, x1, #0x650
  403514:	mov	x0, #0x0                   	// #0
  403518:	bl	402af0 <dcgettext@plt>
  40351c:	ldr	x4, [sp, #256]
  403520:	mov	x3, x26
  403524:	mov	w2, w22
  403528:	mov	x1, x19
  40352c:	bl	402ac0 <warnx@plt>
  403530:	ldr	x0, [sp, #256]
  403534:	cmp	x0, x26
  403538:	b.cs	403430 <ferror@plt+0x840>  // b.hs, b.nlast
  40353c:	ldrb	w0, [x23, #72]
  403540:	tbz	w0, #6, 4038e4 <ferror@plt+0xcf4>
  403544:	mov	w2, #0x5                   	// #5
  403548:	adrp	x1, 407000 <ferror@plt+0x4410>
  40354c:	add	x1, x1, #0x680
  403550:	mov	x0, #0x0                   	// #0
  403554:	bl	402af0 <dcgettext@plt>
  403558:	mov	x2, x26
  40355c:	mov	x1, x19
  403560:	bl	402ac0 <warnx@plt>
  403564:	b	4038e4 <ferror@plt+0xcf4>
  403568:	add	x0, x20, #0x41c
  40356c:	bl	402830 <strdup@plt>
  403570:	mov	x27, x0
  403574:	cbnz	x0, 403454 <ferror@plt+0x864>
  403578:	adrp	x1, 407000 <ferror@plt+0x4410>
  40357c:	add	x1, x1, #0x6c0
  403580:	mov	w0, #0x1                   	// #1
  403584:	bl	402bc0 <err@plt>
  403588:	ldrb	w7, [x20, #1040]
  40358c:	ldrb	w6, [x20, #1039]
  403590:	ldrb	w5, [x20, #1038]
  403594:	ldrb	w4, [x20, #1037]
  403598:	ldrb	w0, [x20, #1051]
  40359c:	str	w0, [sp, #80]
  4035a0:	ldrb	w0, [x20, #1050]
  4035a4:	str	w0, [sp, #72]
  4035a8:	ldrb	w0, [x20, #1049]
  4035ac:	str	w0, [sp, #64]
  4035b0:	ldrb	w0, [x20, #1048]
  4035b4:	str	w0, [sp, #56]
  4035b8:	ldrb	w0, [x20, #1047]
  4035bc:	str	w0, [sp, #48]
  4035c0:	ldrb	w0, [x20, #1046]
  4035c4:	str	w0, [sp, #40]
  4035c8:	ldrb	w0, [x20, #1045]
  4035cc:	str	w0, [sp, #32]
  4035d0:	ldrb	w0, [x20, #1044]
  4035d4:	str	w0, [sp, #24]
  4035d8:	ldrb	w0, [x20, #1043]
  4035dc:	str	w0, [sp, #16]
  4035e0:	ldrb	w0, [x20, #1042]
  4035e4:	str	w0, [sp, #8]
  4035e8:	ldrb	w0, [x20, #1041]
  4035ec:	str	w0, [sp]
  4035f0:	adrp	x2, 407000 <ferror@plt+0x4410>
  4035f4:	add	x2, x2, #0x6d8
  4035f8:	mov	x1, #0x25                  	// #37
  4035fc:	add	x0, sp, #0x108
  403600:	bl	4026e0 <snprintf@plt>
  403604:	add	x0, sp, #0x108
  403608:	bl	402830 <strdup@plt>
  40360c:	mov	x26, x0
  403610:	cbnz	x0, 403460 <ferror@plt+0x870>
  403614:	adrp	x1, 407000 <ferror@plt+0x4410>
  403618:	add	x1, x1, #0x6c0
  40361c:	mov	w0, #0x1                   	// #1
  403620:	bl	402bc0 <err@plt>
  403624:	mov	w2, #0x5                   	// #5
  403628:	adrp	x1, 407000 <ferror@plt+0x4410>
  40362c:	add	x1, x1, #0x770
  403630:	mov	x0, #0x0                   	// #0
  403634:	bl	402af0 <dcgettext@plt>
  403638:	bl	402930 <warn@plt>
  40363c:	ldp	x25, x26, [sp, #160]
  403640:	b	40339c <ferror@plt+0x7ac>
  403644:	bl	4025f0 <geteuid@plt>
  403648:	mov	w20, w0
  40364c:	bl	402650 <getuid@plt>
  403650:	cmp	w20, w0
  403654:	b.eq	403670 <ferror@plt+0xa80>  // b.none
  403658:	bl	4029d0 <getgid@plt>
  40365c:	bl	4028b0 <setgid@plt>
  403660:	tbnz	w0, #31, 403708 <ferror@plt+0xb18>
  403664:	bl	402650 <getuid@plt>
  403668:	bl	402550 <setuid@plt>
  40366c:	tbnz	w0, #31, 403710 <ferror@plt+0xb20>
  403670:	adrp	x0, 407000 <ferror@plt+0x4410>
  403674:	add	x0, x0, #0x780
  403678:	str	x0, [sp, #264]
  40367c:	cbz	x27, 403694 <ferror@plt+0xaa4>
  403680:	adrp	x0, 407000 <ferror@plt+0x4410>
  403684:	add	x0, x0, #0x788
  403688:	str	x0, [sp, #272]
  40368c:	str	x27, [sp, #280]
  403690:	mov	w25, #0x3                   	// #3
  403694:	cbz	x26, 4036b4 <ferror@plt+0xac4>
  403698:	add	w0, w25, #0x1
  40369c:	add	x2, sp, #0x108
  4036a0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4036a4:	add	x1, x1, #0x790
  4036a8:	str	x1, [x2, w25, sxtw #3]
  4036ac:	str	x26, [x2, w0, sxtw #3]
  4036b0:	add	w25, w25, #0x2
  4036b4:	add	x1, sp, #0x108
  4036b8:	str	x19, [x1, w25, sxtw #3]
  4036bc:	add	w25, w25, #0x1
  4036c0:	str	xzr, [x1, w25, sxtw #3]
  4036c4:	adrp	x0, 407000 <ferror@plt+0x4410>
  4036c8:	add	x0, x0, #0x780
  4036cc:	bl	402900 <execvp@plt>
  4036d0:	bl	402b80 <__errno_location@plt>
  4036d4:	ldr	w0, [x0]
  4036d8:	cmp	w0, #0x2
  4036dc:	cset	w19, eq  // eq = none
  4036e0:	add	w19, w19, #0x7e
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4036ec:	add	x1, x1, #0x798
  4036f0:	mov	x0, #0x0                   	// #0
  4036f4:	bl	402af0 <dcgettext@plt>
  4036f8:	ldr	x2, [sp, #264]
  4036fc:	mov	x1, x0
  403700:	mov	w0, w19
  403704:	bl	402bc0 <err@plt>
  403708:	mov	w0, #0x1                   	// #1
  40370c:	bl	402590 <exit@plt>
  403710:	mov	w0, #0x1                   	// #1
  403714:	bl	402590 <exit@plt>
  403718:	tbnz	w0, #31, 4034d4 <ferror@plt+0x8e4>
  40371c:	ldr	w0, [sp, #264]
  403720:	tst	x0, #0x7f
  403724:	b.ne	403848 <ferror@plt+0xc58>  // b.any
  403728:	tst	x0, #0xff00
  40372c:	b.eq	4038e4 <ferror@plt+0xcf4>  // b.none
  403730:	ldp	x25, x26, [sp, #160]
  403734:	b	40339c <ferror@plt+0x7ac>
  403738:	mov	w2, #0x5                   	// #5
  40373c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403740:	add	x1, x1, #0x7c0
  403744:	mov	x0, #0x0                   	// #0
  403748:	bl	402af0 <dcgettext@plt>
  40374c:	mov	x1, x19
  403750:	bl	402ac0 <warnx@plt>
  403754:	b	4038e4 <ferror@plt+0xcf4>
  403758:	mov	w2, #0x5                   	// #5
  40375c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403760:	add	x1, x1, #0x4b0
  403764:	mov	x0, #0x0                   	// #0
  403768:	bl	402af0 <dcgettext@plt>
  40376c:	mov	x1, x19
  403770:	bl	402930 <warn@plt>
  403774:	ldp	x25, x26, [sp, #160]
  403778:	b	40339c <ferror@plt+0x7ac>
  40377c:	mov	w2, #0x5                   	// #5
  403780:	adrp	x1, 407000 <ferror@plt+0x4410>
  403784:	add	x1, x1, #0x858
  403788:	mov	x0, #0x0                   	// #0
  40378c:	bl	402af0 <dcgettext@plt>
  403790:	mov	x1, x19
  403794:	bl	402930 <warn@plt>
  403798:	mov	w0, w22
  40379c:	bl	402710 <fsync@plt>
  4037a0:	mov	w23, w0
  4037a4:	mov	w0, w22
  4037a8:	bl	402860 <close@plt>
  4037ac:	orr	w0, w0, w23
  4037b0:	cbz	w0, 403a3c <ferror@plt+0xe4c>
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4037bc:	add	x1, x1, #0x890
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	bl	402af0 <dcgettext@plt>
  4037c8:	mov	x1, x19
  4037cc:	bl	402930 <warn@plt>
  4037d0:	ldp	x25, x26, [sp, #160]
  4037d4:	b	40339c <ferror@plt+0x7ac>
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4037e0:	add	x1, x1, #0x870
  4037e4:	mov	x0, #0x0                   	// #0
  4037e8:	bl	402af0 <dcgettext@plt>
  4037ec:	mov	x1, x19
  4037f0:	bl	402930 <warn@plt>
  4037f4:	b	403798 <ferror@plt+0xba8>
  4037f8:	mov	w28, #0x0                   	// #0
  4037fc:	b	403908 <ferror@plt+0xd18>
  403800:	mov	w2, #0x5                   	// #5
  403804:	adrp	x1, 407000 <ferror@plt+0x4410>
  403808:	add	x1, x1, #0x8a8
  40380c:	mov	x0, #0x0                   	// #0
  403810:	bl	402af0 <dcgettext@plt>
  403814:	mov	x1, x19
  403818:	bl	402b50 <printf@plt>
  40381c:	b	403934 <ferror@plt+0xd44>
  403820:	mov	w2, #0x5                   	// #5
  403824:	adrp	x1, 407000 <ferror@plt+0x4410>
  403828:	add	x1, x1, #0x8b8
  40382c:	mov	x0, #0x0                   	// #0
  403830:	bl	402af0 <dcgettext@plt>
  403834:	mov	x1, x19
  403838:	bl	402930 <warn@plt>
  40383c:	ldp	x21, x22, [sp, #128]
  403840:	ldp	x25, x26, [sp, #160]
  403844:	b	403950 <ferror@plt+0xd60>
  403848:	ldp	x25, x26, [sp, #160]
  40384c:	b	40339c <ferror@plt+0x7ac>
  403850:	mov	w25, #0x1                   	// #1
  403854:	cbz	w22, 403370 <ferror@plt+0x780>
  403858:	ldrb	w0, [x23, #72]
  40385c:	tbnz	w0, #6, 4033b8 <ferror@plt+0x7c8>
  403860:	cmp	w25, #0x1
  403864:	b.eq	4033f4 <ferror@plt+0x804>  // b.none
  403868:	mov	w2, #0x5                   	// #5
  40386c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403870:	add	x1, x1, #0x810
  403874:	mov	x0, #0x0                   	// #0
  403878:	bl	402af0 <dcgettext@plt>
  40387c:	mov	x1, x19
  403880:	bl	402ac0 <warnx@plt>
  403884:	mov	w1, #0x1                   	// #1
  403888:	mov	x0, x19
  40388c:	bl	402730 <open@plt>
  403890:	mov	w22, w0
  403894:	cmn	w0, #0x1
  403898:	b.eq	403758 <ferror@plt+0xb68>  // b.none
  40389c:	mov	w2, #0x0                   	// #0
  4038a0:	mov	x1, x27
  4038a4:	bl	4026d0 <lseek@plt>
  4038a8:	tbnz	x0, #63, 40377c <ferror@plt+0xb8c>
  4038ac:	mov	x2, #0xa                   	// #10
  4038b0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4038b4:	add	x1, x1, #0x5a0
  4038b8:	mov	w0, w22
  4038bc:	bl	402880 <write@plt>
  4038c0:	cmp	x0, #0xa
  4038c4:	b.ne	4037d8 <ferror@plt+0xbe8>  // b.any
  4038c8:	mov	w0, w22
  4038cc:	bl	402710 <fsync@plt>
  4038d0:	mov	w25, w0
  4038d4:	mov	w0, w22
  4038d8:	bl	402860 <close@plt>
  4038dc:	orr	w0, w0, w25
  4038e0:	cbnz	w0, 4037b4 <ferror@plt+0xbc4>
  4038e4:	mov	x0, x20
  4038e8:	bl	4029b0 <free@plt>
  4038ec:	mov	w0, w21
  4038f0:	bl	402860 <close@plt>
  4038f4:	tbnz	w28, #31, 4037f8 <ferror@plt+0xc08>
  4038f8:	mov	w0, #0x7fff                	// #32767
  4038fc:	cmp	w28, w0
  403900:	csel	w28, w28, w0, le
  403904:	orr	w28, w28, #0x8000
  403908:	ldr	w0, [x24]
  40390c:	cbz	w0, 40392c <ferror@plt+0xd3c>
  403910:	tst	w0, #0xfff8ffff
  403914:	b.ne	40392c <ferror@plt+0xd3c>  // b.any
  403918:	and	w2, w0, #0x60000
  40391c:	orr	w1, w28, #0x10000
  403920:	orr	w28, w28, w0
  403924:	cmp	w2, #0x60, lsl #12
  403928:	csel	w28, w28, w1, ne  // ne = any
  40392c:	ldrb	w0, [x23, #72]
  403930:	tbnz	w0, #6, 403800 <ferror@plt+0xc10>
  403934:	mov	w1, w28
  403938:	mov	x0, x19
  40393c:	bl	402aa0 <swapon@plt>
  403940:	mov	w20, w0
  403944:	tbnz	w0, #31, 403820 <ferror@plt+0xc30>
  403948:	ldp	x21, x22, [sp, #128]
  40394c:	ldp	x25, x26, [sp, #160]
  403950:	mov	w0, w20
  403954:	ldp	x19, x20, [sp, #112]
  403958:	ldp	x23, x24, [sp, #144]
  40395c:	ldp	x27, x28, [sp, #176]
  403960:	ldp	x29, x30, [sp, #96]
  403964:	add	sp, sp, #0x1c0
  403968:	ret
  40396c:	mov	w25, #0x2                   	// #2
  403970:	b	403854 <ferror@plt+0xc64>
  403974:	mov	w25, #0x2                   	// #2
  403978:	b	403854 <ferror@plt+0xc64>
  40397c:	mov	w25, #0x2                   	// #2
  403980:	b	403854 <ferror@plt+0xc64>
  403984:	mov	w25, #0x2                   	// #2
  403988:	b	403854 <ferror@plt+0xc64>
  40398c:	lsl	w22, w22, #1
  403990:	cmp	w22, #0x10, lsl #12
  403994:	b.hi	403370 <ferror@plt+0x780>  // b.pmore
  403998:	cmp	w22, #0x8, lsl #12
  40399c:	b.eq	403368 <ferror@plt+0x778>  // b.none
  4039a0:	tbnz	x25, #63, 403370 <ferror@plt+0x780>
  4039a4:	mov	w0, w22
  4039a8:	str	x0, [sp, #232]
  4039ac:	sub	x27, x0, #0xa
  4039b0:	cmp	x27, x25
  4039b4:	b.hi	403370 <ferror@plt+0x780>  // b.pmore
  4039b8:	add	x26, x20, x27
  4039bc:	mov	x2, #0xa                   	// #10
  4039c0:	ldr	x1, [sp, #200]
  4039c4:	mov	x0, x26
  4039c8:	bl	4028d0 <memcmp@plt>
  4039cc:	cbz	w0, 403850 <ferror@plt+0xc60>
  4039d0:	mov	x2, #0x9                   	// #9
  4039d4:	ldr	x1, [sp, #208]
  4039d8:	mov	x0, x26
  4039dc:	bl	4028d0 <memcmp@plt>
  4039e0:	cbz	w0, 40396c <ferror@plt+0xd7c>
  4039e4:	mov	x2, #0x9                   	// #9
  4039e8:	ldr	x1, [sp, #216]
  4039ec:	mov	x0, x26
  4039f0:	bl	4028d0 <memcmp@plt>
  4039f4:	cbz	w0, 403974 <ferror@plt+0xd84>
  4039f8:	mov	x2, #0x9                   	// #9
  4039fc:	ldr	x1, [sp, #224]
  403a00:	mov	x0, x26
  403a04:	bl	4028d0 <memcmp@plt>
  403a08:	cbz	w0, 40397c <ferror@plt+0xd8c>
  403a0c:	mov	x2, #0x8                   	// #8
  403a10:	ldr	x1, [sp, #240]
  403a14:	mov	x0, x26
  403a18:	bl	4028d0 <memcmp@plt>
  403a1c:	cbz	w0, 403984 <ferror@plt+0xd94>
  403a20:	mov	x2, #0xa                   	// #10
  403a24:	ldr	x1, [sp, #248]
  403a28:	mov	x0, x26
  403a2c:	bl	4028d0 <memcmp@plt>
  403a30:	cbnz	w0, 40398c <ferror@plt+0xd9c>
  403a34:	mov	w25, #0x2                   	// #2
  403a38:	b	403854 <ferror@plt+0xc64>
  403a3c:	ldp	x25, x26, [sp, #160]
  403a40:	b	40339c <ferror@plt+0x7ac>
  403a44:	mov	w1, #0xe07                 	// #3591
  403a48:	tst	w0, w1
  403a4c:	b.ne	403200 <ferror@plt+0x610>  // b.any
  403a50:	ldr	w0, [sp, #336]
  403a54:	and	w0, w0, #0xf000
  403a58:	b	4030cc <ferror@plt+0x4dc>
  403a5c:	stp	x29, x30, [sp, #-32]!
  403a60:	mov	x29, sp
  403a64:	stp	x19, x20, [sp, #16]
  403a68:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403a6c:	ldr	x20, [x0, #936]
  403a70:	bl	402b80 <__errno_location@plt>
  403a74:	mov	x19, x0
  403a78:	str	wzr, [x0]
  403a7c:	mov	x0, x20
  403a80:	bl	402bf0 <ferror@plt>
  403a84:	cbz	w0, 403acc <ferror@plt+0xedc>
  403a88:	ldr	w0, [x19]
  403a8c:	cmp	w0, #0x9
  403a90:	b.eq	403a9c <ferror@plt+0xeac>  // b.none
  403a94:	cmp	w0, #0x20
  403a98:	b.ne	403af8 <ferror@plt+0xf08>  // b.any
  403a9c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403aa0:	ldr	x20, [x0, #912]
  403aa4:	str	wzr, [x19]
  403aa8:	mov	x0, x20
  403aac:	bl	402bf0 <ferror@plt>
  403ab0:	cbz	w0, 403b38 <ferror@plt+0xf48>
  403ab4:	ldr	w0, [x19]
  403ab8:	cmp	w0, #0x9
  403abc:	b.ne	403b64 <ferror@plt+0xf74>  // b.any
  403ac0:	ldp	x19, x20, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #32
  403ac8:	ret
  403acc:	mov	x0, x20
  403ad0:	bl	402a90 <fflush@plt>
  403ad4:	cbnz	w0, 403a88 <ferror@plt+0xe98>
  403ad8:	mov	x0, x20
  403adc:	bl	402700 <fileno@plt>
  403ae0:	tbnz	w0, #31, 403a88 <ferror@plt+0xe98>
  403ae4:	bl	4025b0 <dup@plt>
  403ae8:	tbnz	w0, #31, 403a88 <ferror@plt+0xe98>
  403aec:	bl	402860 <close@plt>
  403af0:	cbz	w0, 403a9c <ferror@plt+0xeac>
  403af4:	b	403a88 <ferror@plt+0xe98>
  403af8:	cbz	w0, 403b1c <ferror@plt+0xf2c>
  403afc:	mov	w2, #0x5                   	// #5
  403b00:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b04:	add	x1, x1, #0x8d0
  403b08:	mov	x0, #0x0                   	// #0
  403b0c:	bl	402af0 <dcgettext@plt>
  403b10:	bl	402930 <warn@plt>
  403b14:	mov	w0, #0x1                   	// #1
  403b18:	bl	402540 <_exit@plt>
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b24:	add	x1, x1, #0x8d0
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	bl	402af0 <dcgettext@plt>
  403b30:	bl	402ac0 <warnx@plt>
  403b34:	b	403b14 <ferror@plt+0xf24>
  403b38:	mov	x0, x20
  403b3c:	bl	402a90 <fflush@plt>
  403b40:	cbnz	w0, 403ab4 <ferror@plt+0xec4>
  403b44:	mov	x0, x20
  403b48:	bl	402700 <fileno@plt>
  403b4c:	tbnz	w0, #31, 403ab4 <ferror@plt+0xec4>
  403b50:	bl	4025b0 <dup@plt>
  403b54:	tbnz	w0, #31, 403ab4 <ferror@plt+0xec4>
  403b58:	bl	402860 <close@plt>
  403b5c:	cbz	w0, 403ac0 <ferror@plt+0xed0>
  403b60:	b	403ab4 <ferror@plt+0xec4>
  403b64:	mov	w0, #0x1                   	// #1
  403b68:	bl	402540 <_exit@plt>
  403b6c:	stp	x29, x30, [sp, #-240]!
  403b70:	mov	x29, sp
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	stp	x21, x22, [sp, #32]
  403b7c:	stp	x23, x24, [sp, #48]
  403b80:	stp	x25, x26, [sp, #64]
  403b84:	stp	x27, x28, [sp, #80]
  403b88:	mov	w24, w0
  403b8c:	mov	x22, x1
  403b90:	stp	xzr, xzr, [sp, #216]
  403b94:	str	wzr, [sp, #232]
  403b98:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b9c:	add	x1, x1, #0x9f8
  403ba0:	mov	w0, #0x6                   	// #6
  403ba4:	bl	402be0 <setlocale@plt>
  403ba8:	adrp	x19, 407000 <ferror@plt+0x4410>
  403bac:	add	x19, x19, #0x8f8
  403bb0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403bb4:	add	x1, x1, #0x8e0
  403bb8:	mov	x0, x19
  403bbc:	bl	402790 <bindtextdomain@plt>
  403bc0:	mov	x0, x19
  403bc4:	bl	4028e0 <textdomain@plt>
  403bc8:	adrp	x0, 403000 <ferror@plt+0x410>
  403bcc:	add	x0, x0, #0xa5c
  403bd0:	bl	4073c0 <ferror@plt+0x47d0>
  403bd4:	stp	xzr, xzr, [sp, #136]
  403bd8:	stp	xzr, xzr, [sp, #152]
  403bdc:	stp	xzr, xzr, [sp, #168]
  403be0:	stp	xzr, xzr, [sp, #184]
  403be4:	str	xzr, [sp, #200]
  403be8:	str	wzr, [sp, #208]
  403bec:	mov	w0, #0xffffffff            	// #-1
  403bf0:	str	w0, [sp, #200]
  403bf4:	mov	w0, #0x0                   	// #0
  403bf8:	bl	4028f0 <mnt_init_debug@plt>
  403bfc:	bl	402960 <mnt_new_cache@plt>
  403c00:	adrp	x1, 41a000 <ferror@plt+0x17410>
  403c04:	str	x0, [x1, #968]
  403c08:	mov	x27, #0x0                   	// #0
  403c0c:	adrp	x21, 408000 <ferror@plt+0x5410>
  403c10:	add	x21, x21, #0x518
  403c14:	add	x25, x21, #0x128
  403c18:	adrp	x23, 408000 <ferror@plt+0x5410>
  403c1c:	add	x23, x23, #0x158
  403c20:	adrp	x26, 408000 <ferror@plt+0x5410>
  403c24:	add	x26, x26, #0x408
  403c28:	mov	x4, #0x0                   	// #0
  403c2c:	mov	x3, x25
  403c30:	mov	x2, x23
  403c34:	mov	x1, x22
  403c38:	mov	w0, w24
  403c3c:	bl	402910 <getopt_long@plt>
  403c40:	mov	w19, w0
  403c44:	cmn	w0, #0x1
  403c48:	b.eq	40442c <ferror@plt+0x183c>  // b.none
  403c4c:	cmp	w0, #0x60
  403c50:	b.le	403d88 <ferror@plt+0x1198>
  403c54:	add	x0, sp, #0xd8
  403c58:	add	x20, x21, #0x328
  403c5c:	b	403c8c <ferror@plt+0x109c>
  403c60:	ldr	w2, [x1, #4]!
  403c64:	cmp	w2, #0x0
  403c68:	ccmp	w19, w2, #0x1, ne  // ne = any
  403c6c:	b.ge	403ca0 <ferror@plt+0x10b0>  // b.tcont
  403c70:	b	403c78 <ferror@plt+0x1088>
  403c74:	str	w19, [x0]
  403c78:	ldr	w1, [x20, #64]!
  403c7c:	add	x0, x0, #0x4
  403c80:	cmp	w1, #0x0
  403c84:	ccmp	w19, w1, #0x1, ne  // ne = any
  403c88:	b.lt	403d88 <ferror@plt+0x1198>  // b.tstop
  403c8c:	ldr	w2, [x20]
  403c90:	cmp	w2, #0x0
  403c94:	mov	x1, x20
  403c98:	ccmp	w19, w2, #0x1, ne  // ne = any
  403c9c:	b.lt	403c78 <ferror@plt+0x1088>  // b.tstop
  403ca0:	cmp	w19, w2
  403ca4:	b.ne	403c60 <ferror@plt+0x1070>  // b.any
  403ca8:	ldr	w1, [x0]
  403cac:	cbz	w1, 403c74 <ferror@plt+0x1084>
  403cb0:	cmp	w19, w1
  403cb4:	b.eq	403c78 <ferror@plt+0x1088>  // b.none
  403cb8:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403cbc:	ldr	x19, [x0, #912]
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cc8:	add	x1, x1, #0x908
  403ccc:	mov	x0, #0x0                   	// #0
  403cd0:	bl	402af0 <dcgettext@plt>
  403cd4:	adrp	x1, 41a000 <ferror@plt+0x17410>
  403cd8:	ldr	x2, [x1, #944]
  403cdc:	mov	x1, x0
  403ce0:	mov	x0, x19
  403ce4:	bl	402ba0 <fprintf@plt>
  403ce8:	mov	x19, #0x0                   	// #0
  403cec:	adrp	x22, 407000 <ferror@plt+0x4410>
  403cf0:	add	x22, x22, #0x950
  403cf4:	adrp	x21, 408000 <ferror@plt+0x5410>
  403cf8:	add	x21, x21, #0x518
  403cfc:	adrp	x23, 407000 <ferror@plt+0x4410>
  403d00:	b	403d28 <ferror@plt+0x1138>
  403d04:	cbz	x2, 403d4c <ferror@plt+0x115c>
  403d08:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d0c:	add	x1, x1, #0x930
  403d10:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403d14:	ldr	x0, [x0, #912]
  403d18:	bl	402ba0 <fprintf@plt>
  403d1c:	add	x19, x19, #0x4
  403d20:	cmp	x19, #0x3c
  403d24:	b.eq	403d70 <ferror@plt+0x1180>  // b.none
  403d28:	ldr	w3, [x20, x19]
  403d2c:	cbz	w3, 403d70 <ferror@plt+0x1180>
  403d30:	mov	x2, x22
  403d34:	add	x0, x21, #0x128
  403d38:	ldr	w1, [x0, #24]
  403d3c:	cmp	w3, w1
  403d40:	b.eq	403d04 <ferror@plt+0x1114>  // b.none
  403d44:	ldr	x2, [x0, #32]!
  403d48:	cbnz	x2, 403d38 <ferror@plt+0x1148>
  403d4c:	sub	w0, w3, #0x21
  403d50:	cmp	w0, #0x5d
  403d54:	b.hi	403d1c <ferror@plt+0x112c>  // b.pmore
  403d58:	mov	w2, w3
  403d5c:	add	x1, x23, #0x938
  403d60:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403d64:	ldr	x0, [x0, #912]
  403d68:	bl	402ba0 <fprintf@plt>
  403d6c:	b	403d1c <ferror@plt+0x112c>
  403d70:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403d74:	ldr	x1, [x0, #912]
  403d78:	mov	w0, #0xa                   	// #10
  403d7c:	bl	402680 <fputc@plt>
  403d80:	mov	w0, #0x1                   	// #1
  403d84:	bl	402590 <exit@plt>
  403d88:	cmp	w19, #0x84
  403d8c:	b.hi	4043f4 <ferror@plt+0x1804>  // b.pmore
  403d90:	ldrh	w0, [x26, w19, uxtw #1]
  403d94:	adr	x1, 403da0 <ferror@plt+0x11b0>
  403d98:	add	x0, x1, w0, sxth #2
  403d9c:	br	x0
  403da0:	ldrb	w0, [sp, #208]
  403da4:	orr	w0, w0, #0x1
  403da8:	strb	w0, [sp, #208]
  403dac:	b	403c28 <ferror@plt+0x1038>
  403db0:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403db4:	ldr	x27, [x0, #920]
  403db8:	b	403c28 <ferror@plt+0x1038>
  403dbc:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403dc0:	ldr	x19, [x0, #920]
  403dc4:	mov	w2, #0x5                   	// #5
  403dc8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403dcc:	add	x1, x1, #0x940
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	bl	402af0 <dcgettext@plt>
  403dd8:	mov	x1, x0
  403ddc:	mov	x0, x19
  403de0:	bl	406208 <ferror@plt+0x3618>
  403de4:	sxth	w0, w0
  403de8:	str	w0, [sp, #200]
  403dec:	b	403c28 <ferror@plt+0x1038>
  403df0:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403df4:	ldr	x0, [x0, #920]
  403df8:	bl	404e38 <ferror@plt+0x2248>
  403dfc:	b	403c28 <ferror@plt+0x1038>
  403e00:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403e04:	ldr	x0, [x0, #920]
  403e08:	bl	404edc <ferror@plt+0x22ec>
  403e0c:	b	403c28 <ferror@plt+0x1038>
  403e10:	ldr	w19, [sp, #196]
  403e14:	orr	w0, w19, #0x10000
  403e18:	str	w0, [sp, #196]
  403e1c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403e20:	ldr	x0, [x0, #920]
  403e24:	cbz	x0, 403c28 <ferror@plt+0x1038>
  403e28:	ldrsb	w1, [x0]
  403e2c:	cmp	w1, #0x3d
  403e30:	b.eq	403e5c <ferror@plt+0x126c>  // b.none
  403e34:	adrp	x0, 41a000 <ferror@plt+0x17410>
  403e38:	ldr	x20, [x0, #920]
  403e3c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e40:	add	x1, x1, #0x468
  403e44:	mov	x0, x20
  403e48:	bl	402920 <strcmp@plt>
  403e4c:	cbnz	w0, 403e6c <ferror@plt+0x127c>
  403e50:	orr	w19, w19, #0x30000
  403e54:	str	w19, [sp, #196]
  403e58:	b	403c28 <ferror@plt+0x1038>
  403e5c:	add	x0, x0, #0x1
  403e60:	adrp	x1, 41a000 <ferror@plt+0x17410>
  403e64:	str	x0, [x1, #920]
  403e68:	b	403e34 <ferror@plt+0x1244>
  403e6c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e70:	add	x1, x1, #0x470
  403e74:	mov	x0, x20
  403e78:	bl	402920 <strcmp@plt>
  403e7c:	cbnz	w0, 403e90 <ferror@plt+0x12a0>
  403e80:	mov	w0, #0x50000               	// #327680
  403e84:	orr	w19, w19, w0
  403e88:	str	w19, [sp, #196]
  403e8c:	b	403c28 <ferror@plt+0x1038>
  403e90:	mov	w2, #0x5                   	// #5
  403e94:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e98:	add	x1, x1, #0x960
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	bl	402af0 <dcgettext@plt>
  403ea4:	adrp	x1, 41a000 <ferror@plt+0x17410>
  403ea8:	ldr	x2, [x1, #920]
  403eac:	mov	x1, x0
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	bl	402b20 <errx@plt>
  403eb8:	mov	w0, #0x1                   	// #1
  403ebc:	str	w0, [sp, #204]
  403ec0:	b	403c28 <ferror@plt+0x1038>
  403ec4:	ldrb	w0, [sp, #208]
  403ec8:	orr	w0, w0, #0x4
  403ecc:	strb	w0, [sp, #208]
  403ed0:	b	403c28 <ferror@plt+0x1038>
  403ed4:	bl	404cf0 <ferror@plt+0x2100>
  403ed8:	mov	x24, x0
  403edc:	cbz	x0, 403ff8 <ferror@plt+0x1408>
  403ee0:	bl	402950 <mnt_table_is_empty@plt>
  403ee4:	mov	w19, w0
  403ee8:	cbz	w0, 403f10 <ferror@plt+0x1320>
  403eec:	mov	w19, #0x0                   	// #0
  403ef0:	mov	w0, w19
  403ef4:	ldp	x19, x20, [sp, #16]
  403ef8:	ldp	x21, x22, [sp, #32]
  403efc:	ldp	x23, x24, [sp, #48]
  403f00:	ldp	x25, x26, [sp, #64]
  403f04:	ldp	x27, x28, [sp, #80]
  403f08:	ldp	x29, x30, [sp], #240
  403f0c:	ret
  403f10:	mov	w0, #0x0                   	// #0
  403f14:	bl	4026a0 <mnt_new_iter@plt>
  403f18:	mov	x25, x0
  403f1c:	cbz	x0, 403fcc <ferror@plt+0x13dc>
  403f20:	mov	w2, #0x5                   	// #5
  403f24:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f28:	add	x1, x1, #0x9a8
  403f2c:	mov	x0, #0x0                   	// #0
  403f30:	bl	402af0 <dcgettext@plt>
  403f34:	mov	x20, x0
  403f38:	mov	w2, #0x5                   	// #5
  403f3c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f40:	add	x1, x1, #0x9c8
  403f44:	mov	x0, #0x0                   	// #0
  403f48:	bl	402af0 <dcgettext@plt>
  403f4c:	mov	x1, x0
  403f50:	mov	x0, x20
  403f54:	bl	402b50 <printf@plt>
  403f58:	adrp	x26, 407000 <ferror@plt+0x4410>
  403f5c:	add	x26, x26, #0x9d8
  403f60:	add	x2, sp, #0x78
  403f64:	mov	x1, x25
  403f68:	mov	x0, x24
  403f6c:	bl	402660 <mnt_table_next_fs@plt>
  403f70:	cbnz	w0, 403fec <ferror@plt+0x13fc>
  403f74:	ldr	x0, [sp, #120]
  403f78:	bl	402530 <mnt_fs_get_source@plt>
  403f7c:	mov	x20, x0
  403f80:	ldr	x0, [sp, #120]
  403f84:	bl	402800 <mnt_fs_get_swaptype@plt>
  403f88:	mov	x21, x0
  403f8c:	ldr	x0, [sp, #120]
  403f90:	bl	402a80 <mnt_fs_get_size@plt>
  403f94:	mov	x22, x0
  403f98:	ldr	x0, [sp, #120]
  403f9c:	bl	402b10 <mnt_fs_get_usedsize@plt>
  403fa0:	mov	x23, x0
  403fa4:	ldr	x0, [sp, #120]
  403fa8:	bl	402770 <mnt_fs_get_priority@plt>
  403fac:	mov	w5, w0
  403fb0:	mov	x4, x23
  403fb4:	mov	x3, x22
  403fb8:	mov	x2, x21
  403fbc:	mov	x1, x20
  403fc0:	mov	x0, x26
  403fc4:	bl	402b50 <printf@plt>
  403fc8:	b	403f60 <ferror@plt+0x1370>
  403fcc:	mov	w2, #0x5                   	// #5
  403fd0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403fd4:	add	x1, x1, #0x980
  403fd8:	mov	x0, #0x0                   	// #0
  403fdc:	bl	402af0 <dcgettext@plt>
  403fe0:	mov	x1, x0
  403fe4:	mov	w0, #0x1                   	// #1
  403fe8:	bl	402bc0 <err@plt>
  403fec:	mov	x0, x25
  403ff0:	bl	402990 <mnt_free_iter@plt>
  403ff4:	b	403ef0 <ferror@plt+0x1300>
  403ff8:	mov	w19, #0xffffffff            	// #-1
  403ffc:	b	403ef0 <ferror@plt+0x1300>
  404000:	ldrb	w0, [sp, #208]
  404004:	orr	w0, w0, #0x40
  404008:	strb	w0, [sp, #208]
  40400c:	b	403c28 <ferror@plt+0x1038>
  404010:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404014:	ldr	x0, [x0, #920]
  404018:	cbz	x0, 404038 <ferror@plt+0x1448>
  40401c:	adrp	x3, 402000 <mnt_table_set_parser_errcb@plt-0x510>
  404020:	add	x3, x3, #0xd50
  404024:	mov	x2, #0xe                   	// #14
  404028:	add	x1, sp, #0x88
  40402c:	bl	406998 <ferror@plt+0x3da8>
  404030:	str	w0, [sp, #192]
  404034:	tbnz	w0, #31, 404c24 <ferror@plt+0x2034>
  404038:	ldrb	w0, [sp, #208]
  40403c:	orr	w0, w0, #0x20
  404040:	strb	w0, [sp, #208]
  404044:	b	403c28 <ferror@plt+0x1038>
  404048:	str	wzr, [sp, #136]
  40404c:	mov	w0, #0x1                   	// #1
  404050:	str	w0, [sp, #140]
  404054:	mov	w0, #0x2                   	// #2
  404058:	str	w0, [sp, #144]
  40405c:	mov	w0, #0x3                   	// #3
  404060:	str	w0, [sp, #148]
  404064:	mov	w0, #0x4                   	// #4
  404068:	str	w0, [sp, #152]
  40406c:	mov	w0, #0x5                   	// #5
  404070:	str	w0, [sp, #156]
  404074:	mov	w0, #0x6                   	// #6
  404078:	str	w0, [sp, #160]
  40407c:	mov	w0, #0x7                   	// #7
  404080:	str	w0, [sp, #192]
  404084:	b	403c28 <ferror@plt+0x1038>
  404088:	ldrb	w0, [sp, #208]
  40408c:	orr	w0, w0, #0x8
  404090:	strb	w0, [sp, #208]
  404094:	b	403c28 <ferror@plt+0x1038>
  404098:	ldrb	w0, [sp, #208]
  40409c:	orr	w0, w0, #0x10
  4040a0:	strb	w0, [sp, #208]
  4040a4:	b	403c28 <ferror@plt+0x1038>
  4040a8:	ldrb	w0, [sp, #208]
  4040ac:	orr	w0, w0, #0x2
  4040b0:	strb	w0, [sp, #208]
  4040b4:	b	403c28 <ferror@plt+0x1038>
  4040b8:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4040bc:	ldr	x19, [x0, #936]
  4040c0:	mov	w2, #0x5                   	// #5
  4040c4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4040c8:	add	x1, x1, #0x9f0
  4040cc:	mov	x0, #0x0                   	// #0
  4040d0:	bl	402af0 <dcgettext@plt>
  4040d4:	mov	x1, x19
  4040d8:	bl	402580 <fputs@plt>
  4040dc:	mov	w2, #0x5                   	// #5
  4040e0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4040e4:	add	x1, x1, #0xa00
  4040e8:	mov	x0, #0x0                   	// #0
  4040ec:	bl	402af0 <dcgettext@plt>
  4040f0:	adrp	x1, 41a000 <ferror@plt+0x17410>
  4040f4:	ldr	x2, [x1, #944]
  4040f8:	mov	x1, x0
  4040fc:	mov	x0, x19
  404100:	bl	402ba0 <fprintf@plt>
  404104:	mov	x1, x19
  404108:	mov	w0, #0xa                   	// #10
  40410c:	bl	402680 <fputc@plt>
  404110:	mov	w2, #0x5                   	// #5
  404114:	adrp	x1, 407000 <ferror@plt+0x4410>
  404118:	add	x1, x1, #0xa18
  40411c:	mov	x0, #0x0                   	// #0
  404120:	bl	402af0 <dcgettext@plt>
  404124:	mov	x1, x19
  404128:	bl	402580 <fputs@plt>
  40412c:	mov	w2, #0x5                   	// #5
  404130:	adrp	x1, 407000 <ferror@plt+0x4410>
  404134:	add	x1, x1, #0xa50
  404138:	mov	x0, #0x0                   	// #0
  40413c:	bl	402af0 <dcgettext@plt>
  404140:	mov	x1, x19
  404144:	bl	402580 <fputs@plt>
  404148:	mov	w2, #0x5                   	// #5
  40414c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404150:	add	x1, x1, #0xa60
  404154:	mov	x0, #0x0                   	// #0
  404158:	bl	402af0 <dcgettext@plt>
  40415c:	mov	x1, x19
  404160:	bl	402580 <fputs@plt>
  404164:	mov	w2, #0x5                   	// #5
  404168:	adrp	x1, 407000 <ferror@plt+0x4410>
  40416c:	add	x1, x1, #0xaa0
  404170:	mov	x0, #0x0                   	// #0
  404174:	bl	402af0 <dcgettext@plt>
  404178:	mov	x1, x19
  40417c:	bl	402580 <fputs@plt>
  404180:	mov	w2, #0x5                   	// #5
  404184:	adrp	x1, 407000 <ferror@plt+0x4410>
  404188:	add	x1, x1, #0xae8
  40418c:	mov	x0, #0x0                   	// #0
  404190:	bl	402af0 <dcgettext@plt>
  404194:	mov	x1, x19
  404198:	bl	402580 <fputs@plt>
  40419c:	mov	w2, #0x5                   	// #5
  4041a0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4041a4:	add	x1, x1, #0xb30
  4041a8:	mov	x0, #0x0                   	// #0
  4041ac:	bl	402af0 <dcgettext@plt>
  4041b0:	mov	x1, x19
  4041b4:	bl	402580 <fputs@plt>
  4041b8:	mov	w2, #0x5                   	// #5
  4041bc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4041c0:	add	x1, x1, #0xb78
  4041c4:	mov	x0, #0x0                   	// #0
  4041c8:	bl	402af0 <dcgettext@plt>
  4041cc:	mov	x1, x19
  4041d0:	bl	402580 <fputs@plt>
  4041d4:	mov	w2, #0x5                   	// #5
  4041d8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4041dc:	add	x1, x1, #0xbb8
  4041e0:	mov	x0, #0x0                   	// #0
  4041e4:	bl	402af0 <dcgettext@plt>
  4041e8:	mov	x1, x19
  4041ec:	bl	402580 <fputs@plt>
  4041f0:	mov	w2, #0x5                   	// #5
  4041f4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4041f8:	add	x1, x1, #0xc00
  4041fc:	mov	x0, #0x0                   	// #0
  404200:	bl	402af0 <dcgettext@plt>
  404204:	mov	x1, x19
  404208:	bl	402580 <fputs@plt>
  40420c:	mov	w2, #0x5                   	// #5
  404210:	adrp	x1, 407000 <ferror@plt+0x4410>
  404214:	add	x1, x1, #0xc50
  404218:	mov	x0, #0x0                   	// #0
  40421c:	bl	402af0 <dcgettext@plt>
  404220:	mov	x1, x19
  404224:	bl	402580 <fputs@plt>
  404228:	mov	w2, #0x5                   	// #5
  40422c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404230:	add	x1, x1, #0xc90
  404234:	mov	x0, #0x0                   	// #0
  404238:	bl	402af0 <dcgettext@plt>
  40423c:	mov	x1, x19
  404240:	bl	402580 <fputs@plt>
  404244:	mov	w2, #0x5                   	// #5
  404248:	adrp	x1, 407000 <ferror@plt+0x4410>
  40424c:	add	x1, x1, #0xcd8
  404250:	mov	x0, #0x0                   	// #0
  404254:	bl	402af0 <dcgettext@plt>
  404258:	mov	x1, x19
  40425c:	bl	402580 <fputs@plt>
  404260:	mov	w2, #0x5                   	// #5
  404264:	adrp	x1, 407000 <ferror@plt+0x4410>
  404268:	add	x1, x1, #0xd20
  40426c:	mov	x0, #0x0                   	// #0
  404270:	bl	402af0 <dcgettext@plt>
  404274:	mov	x1, x19
  404278:	bl	402580 <fputs@plt>
  40427c:	mov	w2, #0x5                   	// #5
  404280:	adrp	x1, 407000 <ferror@plt+0x4410>
  404284:	add	x1, x1, #0xd68
  404288:	mov	x0, #0x0                   	// #0
  40428c:	bl	402af0 <dcgettext@plt>
  404290:	mov	x1, x19
  404294:	bl	402580 <fputs@plt>
  404298:	mov	x1, x19
  40429c:	mov	w0, #0xa                   	// #10
  4042a0:	bl	402680 <fputc@plt>
  4042a4:	mov	w2, #0x5                   	// #5
  4042a8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4042ac:	add	x1, x1, #0xd90
  4042b0:	mov	x0, #0x0                   	// #0
  4042b4:	bl	402af0 <dcgettext@plt>
  4042b8:	mov	x20, x0
  4042bc:	mov	w2, #0x5                   	// #5
  4042c0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4042c4:	add	x1, x1, #0xda8
  4042c8:	mov	x0, #0x0                   	// #0
  4042cc:	bl	402af0 <dcgettext@plt>
  4042d0:	mov	x4, x0
  4042d4:	adrp	x3, 407000 <ferror@plt+0x4410>
  4042d8:	add	x3, x3, #0xdb8
  4042dc:	mov	x2, x20
  4042e0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4042e4:	add	x1, x1, #0xdc8
  4042e8:	adrp	x0, 407000 <ferror@plt+0x4410>
  4042ec:	add	x0, x0, #0xdd8
  4042f0:	bl	402b50 <printf@plt>
  4042f4:	mov	w2, #0x5                   	// #5
  4042f8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4042fc:	add	x1, x1, #0xdf0
  404300:	mov	x0, #0x0                   	// #0
  404304:	bl	402af0 <dcgettext@plt>
  404308:	mov	x1, x19
  40430c:	bl	402580 <fputs@plt>
  404310:	mov	w2, #0x5                   	// #5
  404314:	adrp	x1, 407000 <ferror@plt+0x4410>
  404318:	add	x1, x1, #0xfc0
  40431c:	mov	x0, #0x0                   	// #0
  404320:	bl	402af0 <dcgettext@plt>
  404324:	mov	x1, x19
  404328:	bl	402580 <fputs@plt>
  40432c:	mov	w2, #0x5                   	// #5
  404330:	adrp	x1, 408000 <ferror@plt+0x5410>
  404334:	add	x1, x1, #0xa8
  404338:	mov	x0, #0x0                   	// #0
  40433c:	bl	402af0 <dcgettext@plt>
  404340:	mov	x1, x19
  404344:	bl	402580 <fputs@plt>
  404348:	adrp	x20, 408000 <ferror@plt+0x5410>
  40434c:	add	x20, x20, #0x518
  404350:	add	x20, x20, #0x18
  404354:	mov	x21, #0x0                   	// #0
  404358:	mov	w24, #0x5                   	// #5
  40435c:	adrp	x22, 408000 <ferror@plt+0x5410>
  404360:	add	x22, x22, #0xc8
  404364:	ldr	x23, [x20]
  404368:	mov	w2, w24
  40436c:	ldr	x1, [x20, #24]
  404370:	mov	x0, #0x0                   	// #0
  404374:	bl	402af0 <dcgettext@plt>
  404378:	mov	x3, x0
  40437c:	mov	x2, x23
  404380:	mov	x1, x22
  404384:	mov	x0, x19
  404388:	bl	402ba0 <fprintf@plt>
  40438c:	add	x21, x21, #0x1
  404390:	add	x20, x20, #0x20
  404394:	cmp	x21, #0x7
  404398:	b.ne	404364 <ferror@plt+0x1774>  // b.any
  40439c:	mov	w2, #0x5                   	// #5
  4043a0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4043a4:	add	x1, x1, #0xd8
  4043a8:	mov	x0, #0x0                   	// #0
  4043ac:	bl	402af0 <dcgettext@plt>
  4043b0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4043b4:	add	x1, x1, #0xf8
  4043b8:	bl	402b50 <printf@plt>
  4043bc:	mov	w0, #0x0                   	// #0
  4043c0:	bl	402590 <exit@plt>
  4043c4:	mov	w2, #0x5                   	// #5
  4043c8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4043cc:	add	x1, x1, #0x108
  4043d0:	mov	x0, #0x0                   	// #0
  4043d4:	bl	402af0 <dcgettext@plt>
  4043d8:	adrp	x2, 408000 <ferror@plt+0x5410>
  4043dc:	add	x2, x2, #0x118
  4043e0:	adrp	x1, 41a000 <ferror@plt+0x17410>
  4043e4:	ldr	x1, [x1, #944]
  4043e8:	bl	402b50 <printf@plt>
  4043ec:	mov	w0, #0x0                   	// #0
  4043f0:	bl	402590 <exit@plt>
  4043f4:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4043f8:	ldr	x19, [x0, #912]
  4043fc:	mov	w2, #0x5                   	// #5
  404400:	adrp	x1, 408000 <ferror@plt+0x5410>
  404404:	add	x1, x1, #0x130
  404408:	mov	x0, #0x0                   	// #0
  40440c:	bl	402af0 <dcgettext@plt>
  404410:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404414:	ldr	x2, [x1, #944]
  404418:	mov	x1, x0
  40441c:	mov	x0, x19
  404420:	bl	402ba0 <fprintf@plt>
  404424:	mov	w0, #0x1                   	// #1
  404428:	bl	402590 <exit@plt>
  40442c:	ldrb	w0, [sp, #208]
  404430:	tbnz	w0, #5, 4044e0 <ferror@plt+0x18f0>
  404434:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404438:	ldrsw	x23, [x1, #928]
  40443c:	lsl	x26, x23, #3
  404440:	add	x23, x22, x23, lsl #3
  404444:	tbz	w0, #0, 404484 <ferror@plt+0x1894>
  404448:	ldr	w0, [sp, #204]
  40444c:	cbnz	w0, 40449c <ferror@plt+0x18ac>
  404450:	ldrb	w0, [sp, #208]
  404454:	mov	w19, #0x0                   	// #0
  404458:	tbnz	w0, #0, 40449c <ferror@plt+0x18ac>
  40445c:	cbz	x27, 40446c <ferror@plt+0x187c>
  404460:	mov	x1, x27
  404464:	add	x0, sp, #0xc4
  404468:	bl	402ea8 <ferror@plt+0x2b8>
  40446c:	mov	x21, #0x0                   	// #0
  404470:	adrp	x25, 41a000 <ferror@plt+0x17410>
  404474:	adrp	x24, 408000 <ferror@plt+0x5410>
  404478:	add	x24, x24, #0x228
  40447c:	add	x27, sp, #0xc4
  404480:	b	404b40 <ferror@plt+0x1f50>
  404484:	bl	404ed0 <ferror@plt+0x22e0>
  404488:	cbz	x0, 4044d0 <ferror@plt+0x18e0>
  40448c:	ldr	w0, [sp, #204]
  404490:	cbz	w0, 404450 <ferror@plt+0x1860>
  404494:	ldrb	w0, [sp, #208]
  404498:	tbz	w0, #0, 40492c <ferror@plt+0x1d3c>
  40449c:	bl	404c7c <ferror@plt+0x208c>
  4044a0:	mov	x24, x0
  4044a4:	cbz	x0, 40497c <ferror@plt+0x1d8c>
  4044a8:	mov	w0, #0x0                   	// #0
  4044ac:	bl	4026a0 <mnt_new_iter@plt>
  4044b0:	mov	x21, x0
  4044b4:	mov	w19, #0x0                   	// #0
  4044b8:	cbz	x0, 4049a8 <ferror@plt+0x1db8>
  4044bc:	adrp	x25, 404000 <ferror@plt+0x1410>
  4044c0:	add	x25, x25, #0xd94
  4044c4:	adrp	x28, 408000 <ferror@plt+0x5410>
  4044c8:	add	x28, x28, #0x278
  4044cc:	b	404a44 <ferror@plt+0x1e54>
  4044d0:	bl	404f74 <ferror@plt+0x2384>
  4044d4:	cbnz	x0, 40448c <ferror@plt+0x189c>
  4044d8:	ldr	x0, [x22, x26]
  4044dc:	cbnz	x0, 40448c <ferror@plt+0x189c>
  4044e0:	ldr	w0, [sp, #192]
  4044e4:	cbnz	w0, 404514 <ferror@plt+0x1924>
  4044e8:	str	wzr, [sp, #136]
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	str	w0, [sp, #140]
  4044f4:	mov	w0, #0x2                   	// #2
  4044f8:	str	w0, [sp, #144]
  4044fc:	mov	w0, #0x3                   	// #3
  404500:	str	w0, [sp, #148]
  404504:	mov	w0, #0x5                   	// #5
  404508:	str	w0, [sp, #192]
  40450c:	mov	w0, #0x4                   	// #4
  404510:	str	w0, [sp, #152]
  404514:	bl	404cf0 <ferror@plt+0x2100>
  404518:	mov	x27, x0
  40451c:	cbz	x0, 403ef0 <ferror@plt+0x1300>
  404520:	mov	w0, #0x0                   	// #0
  404524:	bl	4026a0 <mnt_new_iter@plt>
  404528:	mov	x28, x0
  40452c:	cbz	x0, 4045cc <ferror@plt+0x19dc>
  404530:	mov	w0, #0x0                   	// #0
  404534:	bl	402bb0 <scols_init_debug@plt>
  404538:	bl	4027c0 <scols_new_table@plt>
  40453c:	mov	x24, x0
  404540:	cbz	x0, 4045ec <ferror@plt+0x19fc>
  404544:	ldrb	w1, [sp, #208]
  404548:	ubfx	x1, x1, #4, #1
  40454c:	bl	402690 <scols_table_enable_raw@plt>
  404550:	ldrb	w1, [sp, #208]
  404554:	ubfx	x1, x1, #3, #1
  404558:	mov	x0, x24
  40455c:	bl	402600 <scols_table_enable_noheadings@plt>
  404560:	ldr	w0, [sp, #192]
  404564:	cmp	w0, #0x0
  404568:	b.le	4045c0 <ferror@plt+0x19d0>
  40456c:	add	x20, sp, #0x88
  404570:	mov	w19, #0x0                   	// #0
  404574:	adrp	x21, 408000 <ferror@plt+0x5410>
  404578:	add	x21, x21, #0x518
  40457c:	add	x21, x21, #0x18
  404580:	ldr	w0, [x20]
  404584:	cmp	w0, #0x6
  404588:	b.gt	40460c <ferror@plt+0x1a1c>
  40458c:	sbfiz	x0, x0, #5, #32
  404590:	add	x1, x21, x0
  404594:	ldr	w2, [x1, #16]
  404598:	ldr	d0, [x1, #8]
  40459c:	ldr	x1, [x21, x0]
  4045a0:	mov	x0, x24
  4045a4:	bl	402610 <scols_table_new_column@plt>
  4045a8:	cbz	x0, 404630 <ferror@plt+0x1a40>
  4045ac:	add	w19, w19, #0x1
  4045b0:	add	x20, x20, #0x4
  4045b4:	ldr	w0, [sp, #192]
  4045b8:	cmp	w19, w0
  4045bc:	b.lt	404580 <ferror@plt+0x1990>  // b.tstop
  4045c0:	adrp	x25, 408000 <ferror@plt+0x5410>
  4045c4:	add	x25, x25, #0x210
  4045c8:	b	4046b4 <ferror@plt+0x1ac4>
  4045cc:	mov	w2, #0x5                   	// #5
  4045d0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4045d4:	add	x1, x1, #0x980
  4045d8:	mov	x0, #0x0                   	// #0
  4045dc:	bl	402af0 <dcgettext@plt>
  4045e0:	mov	x1, x0
  4045e4:	mov	w0, #0x1                   	// #1
  4045e8:	bl	402bc0 <err@plt>
  4045ec:	mov	w2, #0x5                   	// #5
  4045f0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4045f4:	add	x1, x1, #0x170
  4045f8:	mov	x0, #0x0                   	// #0
  4045fc:	bl	402af0 <dcgettext@plt>
  404600:	mov	x1, x0
  404604:	mov	w0, #0x1                   	// #1
  404608:	bl	402bc0 <err@plt>
  40460c:	adrp	x3, 408000 <ferror@plt+0x5410>
  404610:	add	x3, x3, #0x518
  404614:	add	x3, x3, #0x468
  404618:	mov	w2, #0x9d                  	// #157
  40461c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404620:	add	x1, x1, #0x3f8
  404624:	adrp	x0, 408000 <ferror@plt+0x5410>
  404628:	add	x0, x0, #0x190
  40462c:	bl	402b70 <__assert_fail@plt>
  404630:	mov	w2, #0x5                   	// #5
  404634:	adrp	x1, 408000 <ferror@plt+0x5410>
  404638:	add	x1, x1, #0x1c0
  40463c:	bl	402af0 <dcgettext@plt>
  404640:	mov	x1, x0
  404644:	mov	w0, #0x1                   	// #1
  404648:	bl	402bc0 <err@plt>
  40464c:	adrp	x3, 408000 <ferror@plt+0x5410>
  404650:	add	x3, x3, #0x518
  404654:	add	x3, x3, #0x478
  404658:	mov	w2, #0xaf                  	// #175
  40465c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404660:	add	x1, x1, #0x3f8
  404664:	adrp	x0, 408000 <ferror@plt+0x5410>
  404668:	add	x0, x0, #0x1e8
  40466c:	bl	402b70 <__assert_fail@plt>
  404670:	mov	w2, #0x5                   	// #5
  404674:	adrp	x1, 408000 <ferror@plt+0x5410>
  404678:	add	x1, x1, #0x1f0
  40467c:	mov	x0, #0x0                   	// #0
  404680:	bl	402af0 <dcgettext@plt>
  404684:	mov	x1, x0
  404688:	mov	w0, #0x1                   	// #1
  40468c:	bl	402bc0 <err@plt>
  404690:	ldr	x0, [sp, #112]
  404694:	bl	404f80 <ferror@plt+0x2390>
  404698:	mov	x23, x0
  40469c:	ldr	w0, [sp, #192]
  4046a0:	cmp	w0, #0x0
  4046a4:	b.gt	40470c <ferror@plt+0x1b1c>
  4046a8:	cbz	x23, 4046b4 <ferror@plt+0x1ac4>
  4046ac:	mov	x0, x23
  4046b0:	bl	402a70 <blkid_free_probe@plt>
  4046b4:	add	x2, sp, #0x68
  4046b8:	mov	x1, x28
  4046bc:	mov	x0, x27
  4046c0:	bl	402660 <mnt_table_next_fs@plt>
  4046c4:	cbnz	w0, 40490c <ferror@plt+0x1d1c>
  4046c8:	ldr	x21, [sp, #104]
  4046cc:	cbz	x21, 40464c <ferror@plt+0x1a5c>
  4046d0:	mov	x1, #0x0                   	// #0
  4046d4:	mov	x0, x24
  4046d8:	bl	402840 <scols_table_new_line@plt>
  4046dc:	mov	x22, x0
  4046e0:	cbz	x0, 404670 <ferror@plt+0x1a80>
  4046e4:	mov	x0, x21
  4046e8:	bl	402530 <mnt_fs_get_source@plt>
  4046ec:	str	x0, [sp, #112]
  4046f0:	mov	w1, #0x4                   	// #4
  4046f4:	bl	4028c0 <access@plt>
  4046f8:	cbz	w0, 404690 <ferror@plt+0x1aa0>
  4046fc:	mov	x23, #0x0                   	// #0
  404700:	ldr	w0, [sp, #192]
  404704:	cmp	w0, #0x0
  404708:	b.le	4046b4 <ferror@plt+0x1ac4>
  40470c:	add	x20, sp, #0x88
  404710:	mov	x19, #0x0                   	// #0
  404714:	adrp	x26, 408000 <ferror@plt+0x5410>
  404718:	b	40478c <ferror@plt+0x1b9c>
  40471c:	adrp	x3, 408000 <ferror@plt+0x5410>
  404720:	add	x3, x3, #0x518
  404724:	add	x3, x3, #0x468
  404728:	mov	w2, #0x9d                  	// #157
  40472c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404730:	add	x1, x1, #0x3f8
  404734:	adrp	x0, 408000 <ferror@plt+0x5410>
  404738:	add	x0, x0, #0x190
  40473c:	bl	402b70 <__assert_fail@plt>
  404740:	cbnz	w0, 404778 <ferror@plt+0x1b88>
  404744:	mov	x0, x21
  404748:	bl	402530 <mnt_fs_get_source@plt>
  40474c:	mov	x2, x0
  404750:	adrp	x1, 407000 <ferror@plt+0x4410>
  404754:	add	x1, x1, #0x428
  404758:	add	x0, sp, #0x78
  40475c:	bl	402e10 <ferror@plt+0x220>
  404760:	ldr	x2, [sp, #120]
  404764:	cbz	x2, 404778 <ferror@plt+0x1b88>
  404768:	mov	x1, x19
  40476c:	mov	x0, x22
  404770:	bl	4025c0 <scols_line_refer_data@plt>
  404774:	cbnz	w0, 4048ec <ferror@plt+0x1cfc>
  404778:	add	x19, x19, #0x1
  40477c:	add	x20, x20, #0x4
  404780:	ldr	w0, [sp, #192]
  404784:	cmp	w0, w19
  404788:	b.le	4046a8 <ferror@plt+0x1ab8>
  40478c:	str	xzr, [sp, #120]
  404790:	ldr	w0, [x20]
  404794:	cmp	w0, #0x6
  404798:	b.gt	40471c <ferror@plt+0x1b2c>
  40479c:	cmp	w0, #0x3
  4047a0:	b.eq	404880 <ferror@plt+0x1c90>  // b.none
  4047a4:	b.gt	4047e0 <ferror@plt+0x1bf0>
  4047a8:	cmp	w0, #0x1
  4047ac:	b.eq	404850 <ferror@plt+0x1c60>  // b.none
  4047b0:	cmp	w0, #0x2
  4047b4:	b.ne	404740 <ferror@plt+0x1b50>  // b.any
  4047b8:	mov	x0, x21
  4047bc:	bl	402a80 <mnt_fs_get_size@plt>
  4047c0:	lsl	x1, x0, #10
  4047c4:	ldrb	w0, [sp, #208]
  4047c8:	tbz	w0, #1, 404870 <ferror@plt+0x1c80>
  4047cc:	mov	x2, x1
  4047d0:	mov	x1, x25
  4047d4:	add	x0, sp, #0x78
  4047d8:	bl	402e10 <ferror@plt+0x220>
  4047dc:	b	404760 <ferror@plt+0x1b70>
  4047e0:	cmp	w0, #0x5
  4047e4:	b.eq	4048b8 <ferror@plt+0x1cc8>  // b.none
  4047e8:	cmp	w0, #0x6
  4047ec:	b.ne	404828 <ferror@plt+0x1c38>  // b.any
  4047f0:	cbz	x23, 404778 <ferror@plt+0x1b88>
  4047f4:	mov	x3, #0x0                   	// #0
  4047f8:	add	x2, sp, #0x70
  4047fc:	adrp	x1, 408000 <ferror@plt+0x5410>
  404800:	add	x1, x1, #0x228
  404804:	mov	x0, x23
  404808:	bl	4025d0 <blkid_probe_lookup_value@plt>
  40480c:	cbnz	w0, 404760 <ferror@plt+0x1b70>
  404810:	ldr	x2, [sp, #112]
  404814:	adrp	x1, 407000 <ferror@plt+0x4410>
  404818:	add	x1, x1, #0x428
  40481c:	add	x0, sp, #0x78
  404820:	bl	402e10 <ferror@plt+0x220>
  404824:	b	404760 <ferror@plt+0x1b70>
  404828:	cmp	w0, #0x4
  40482c:	b.ne	404778 <ferror@plt+0x1b88>  // b.any
  404830:	mov	x0, x21
  404834:	bl	402770 <mnt_fs_get_priority@plt>
  404838:	mov	w2, w0
  40483c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404840:	add	x1, x1, #0x218
  404844:	add	x0, sp, #0x78
  404848:	bl	402e10 <ferror@plt+0x220>
  40484c:	b	404760 <ferror@plt+0x1b70>
  404850:	mov	x0, x21
  404854:	bl	402800 <mnt_fs_get_swaptype@plt>
  404858:	mov	x2, x0
  40485c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404860:	add	x1, x1, #0x428
  404864:	add	x0, sp, #0x78
  404868:	bl	402e10 <ferror@plt+0x220>
  40486c:	b	404760 <ferror@plt+0x1b70>
  404870:	mov	w0, #0x0                   	// #0
  404874:	bl	40677c <ferror@plt+0x3b8c>
  404878:	str	x0, [sp, #120]
  40487c:	b	404760 <ferror@plt+0x1b70>
  404880:	mov	x0, x21
  404884:	bl	402b10 <mnt_fs_get_usedsize@plt>
  404888:	lsl	x1, x0, #10
  40488c:	ldrb	w0, [sp, #208]
  404890:	tbz	w0, #1, 4048a8 <ferror@plt+0x1cb8>
  404894:	mov	x2, x1
  404898:	mov	x1, x25
  40489c:	add	x0, sp, #0x78
  4048a0:	bl	402e10 <ferror@plt+0x220>
  4048a4:	b	404760 <ferror@plt+0x1b70>
  4048a8:	mov	w0, #0x0                   	// #0
  4048ac:	bl	40677c <ferror@plt+0x3b8c>
  4048b0:	str	x0, [sp, #120]
  4048b4:	b	404760 <ferror@plt+0x1b70>
  4048b8:	cbz	x23, 404778 <ferror@plt+0x1b88>
  4048bc:	mov	x3, #0x0                   	// #0
  4048c0:	add	x2, sp, #0x70
  4048c4:	add	x1, x26, #0x220
  4048c8:	mov	x0, x23
  4048cc:	bl	4025d0 <blkid_probe_lookup_value@plt>
  4048d0:	cbnz	w0, 404760 <ferror@plt+0x1b70>
  4048d4:	ldr	x2, [sp, #112]
  4048d8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4048dc:	add	x1, x1, #0x428
  4048e0:	add	x0, sp, #0x78
  4048e4:	bl	402e10 <ferror@plt+0x220>
  4048e8:	b	404760 <ferror@plt+0x1b70>
  4048ec:	mov	w2, #0x5                   	// #5
  4048f0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4048f4:	add	x1, x1, #0x230
  4048f8:	mov	x0, #0x0                   	// #0
  4048fc:	bl	402af0 <dcgettext@plt>
  404900:	mov	x1, x0
  404904:	mov	w0, #0x1                   	// #1
  404908:	bl	402bc0 <err@plt>
  40490c:	mov	x0, x24
  404910:	bl	402ab0 <scols_print_table@plt>
  404914:	mov	x0, x24
  404918:	bl	402850 <scols_unref_table@plt>
  40491c:	mov	x0, x28
  404920:	bl	402990 <mnt_free_iter@plt>
  404924:	mov	w19, #0x0                   	// #0
  404928:	b	403ef0 <ferror@plt+0x1300>
  40492c:	mov	w2, #0x5                   	// #5
  404930:	adrp	x1, 408000 <ferror@plt+0x5410>
  404934:	add	x1, x1, #0x250
  404938:	mov	x0, #0x0                   	// #0
  40493c:	bl	402af0 <dcgettext@plt>
  404940:	bl	402ac0 <warnx@plt>
  404944:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404948:	ldr	x19, [x0, #912]
  40494c:	mov	w2, #0x5                   	// #5
  404950:	adrp	x1, 408000 <ferror@plt+0x5410>
  404954:	add	x1, x1, #0x130
  404958:	mov	x0, #0x0                   	// #0
  40495c:	bl	402af0 <dcgettext@plt>
  404960:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404964:	ldr	x2, [x1, #944]
  404968:	mov	x1, x0
  40496c:	mov	x0, x19
  404970:	bl	402ba0 <fprintf@plt>
  404974:	mov	w0, #0x1                   	// #1
  404978:	bl	402590 <exit@plt>
  40497c:	mov	w2, #0x5                   	// #5
  404980:	adrp	x1, 408000 <ferror@plt+0x5410>
  404984:	add	x1, x1, #0x260
  404988:	mov	x0, #0x0                   	// #0
  40498c:	bl	402af0 <dcgettext@plt>
  404990:	mov	x19, x0
  404994:	bl	402a60 <mnt_get_fstab_path@plt>
  404998:	mov	x2, x0
  40499c:	mov	x1, x19
  4049a0:	mov	w0, #0x1                   	// #1
  4049a4:	bl	402bc0 <err@plt>
  4049a8:	mov	w2, #0x5                   	// #5
  4049ac:	adrp	x1, 407000 <ferror@plt+0x4410>
  4049b0:	add	x1, x1, #0x980
  4049b4:	mov	x0, #0x0                   	// #0
  4049b8:	bl	402af0 <dcgettext@plt>
  4049bc:	mov	x1, x0
  4049c0:	mov	w0, #0x1                   	// #1
  4049c4:	bl	402bc0 <err@plt>
  4049c8:	ldur	x0, [sp, #196]
  4049cc:	str	x0, [sp, #120]
  4049d0:	ldr	w0, [sp, #204]
  4049d4:	str	w0, [sp, #128]
  4049d8:	ldr	x0, [sp, #112]
  4049dc:	bl	402b30 <mnt_fs_get_options@plt>
  4049e0:	mov	x1, x0
  4049e4:	cbz	x0, 4049f0 <ferror@plt+0x1e00>
  4049e8:	add	x0, sp, #0x78
  4049ec:	bl	402ea8 <ferror@plt+0x2b8>
  4049f0:	ldr	x0, [sp, #112]
  4049f4:	bl	402530 <mnt_fs_get_source@plt>
  4049f8:	adrp	x1, 41a000 <ferror@plt+0x17410>
  4049fc:	ldr	x1, [x1, #968]
  404a00:	bl	402750 <mnt_resolve_spec@plt>
  404a04:	mov	x20, x0
  404a08:	cbz	x0, 404ab0 <ferror@plt+0x1ec0>
  404a0c:	bl	404dbc <ferror@plt+0x21cc>
  404a10:	cbnz	w0, 404acc <ferror@plt+0x1edc>
  404a14:	ldr	w0, [sp, #128]
  404a18:	cbz	w0, 404a2c <ferror@plt+0x1e3c>
  404a1c:	mov	w1, #0x4                   	// #4
  404a20:	mov	x0, x20
  404a24:	bl	4028c0 <access@plt>
  404a28:	cbnz	w0, 404af4 <ferror@plt+0x1f04>
  404a2c:	mov	w3, #0x1                   	// #1
  404a30:	mov	x2, x20
  404a34:	add	x1, sp, #0x78
  404a38:	add	x0, sp, #0x88
  404a3c:	bl	403030 <ferror@plt+0x440>
  404a40:	orr	w19, w19, w0
  404a44:	add	x4, sp, #0x70
  404a48:	mov	x3, #0x0                   	// #0
  404a4c:	mov	x2, x25
  404a50:	mov	x1, x21
  404a54:	mov	x0, x24
  404a58:	bl	4029e0 <mnt_table_find_next_fs@plt>
  404a5c:	cbnz	w0, 404b1c <ferror@plt+0x1f2c>
  404a60:	mov	x3, #0x0                   	// #0
  404a64:	mov	x2, #0x0                   	// #0
  404a68:	mov	x1, x28
  404a6c:	ldr	x0, [sp, #112]
  404a70:	bl	402980 <mnt_fs_get_option@plt>
  404a74:	cbnz	w0, 4049c8 <ferror@plt+0x1dd8>
  404a78:	ldrb	w0, [sp, #208]
  404a7c:	tbz	w0, #6, 404a44 <ferror@plt+0x1e54>
  404a80:	mov	w2, #0x5                   	// #5
  404a84:	adrp	x1, 408000 <ferror@plt+0x5410>
  404a88:	add	x1, x1, #0x280
  404a8c:	mov	x0, #0x0                   	// #0
  404a90:	bl	402af0 <dcgettext@plt>
  404a94:	mov	x20, x0
  404a98:	ldr	x0, [sp, #112]
  404a9c:	bl	402530 <mnt_fs_get_source@plt>
  404aa0:	mov	x1, x0
  404aa4:	mov	x0, x20
  404aa8:	bl	402ac0 <warnx@plt>
  404aac:	b	404a44 <ferror@plt+0x1e54>
  404ab0:	ldr	w0, [sp, #128]
  404ab4:	cbnz	w0, 404a44 <ferror@plt+0x1e54>
  404ab8:	ldr	x0, [sp, #112]
  404abc:	bl	402530 <mnt_fs_get_source@plt>
  404ac0:	bl	404dfc <ferror@plt+0x220c>
  404ac4:	orr	w19, w19, w0
  404ac8:	b	404a44 <ferror@plt+0x1e54>
  404acc:	ldrb	w0, [sp, #208]
  404ad0:	tbz	w0, #6, 404a44 <ferror@plt+0x1e54>
  404ad4:	mov	w2, #0x5                   	// #5
  404ad8:	adrp	x1, 408000 <ferror@plt+0x5410>
  404adc:	add	x1, x1, #0x2a0
  404ae0:	mov	x0, #0x0                   	// #0
  404ae4:	bl	402af0 <dcgettext@plt>
  404ae8:	mov	x1, x20
  404aec:	bl	402ac0 <warnx@plt>
  404af0:	b	404a44 <ferror@plt+0x1e54>
  404af4:	ldrb	w0, [sp, #208]
  404af8:	tbz	w0, #6, 404a44 <ferror@plt+0x1e54>
  404afc:	mov	w2, #0x5                   	// #5
  404b00:	adrp	x1, 408000 <ferror@plt+0x5410>
  404b04:	add	x1, x1, #0x2c0
  404b08:	mov	x0, #0x0                   	// #0
  404b0c:	bl	402af0 <dcgettext@plt>
  404b10:	mov	x1, x20
  404b14:	bl	402ac0 <warnx@plt>
  404b18:	b	404a44 <ferror@plt+0x1e54>
  404b1c:	mov	x0, x21
  404b20:	bl	402990 <mnt_free_iter@plt>
  404b24:	b	40445c <ferror@plt+0x186c>
  404b28:	mov	w3, #0x1                   	// #1
  404b2c:	mov	x1, x27
  404b30:	add	x0, sp, #0x88
  404b34:	bl	403030 <ferror@plt+0x440>
  404b38:	orr	w19, w19, w0
  404b3c:	add	x21, x21, #0x1
  404b40:	bl	404ed0 <ferror@plt+0x22e0>
  404b44:	cmp	x0, x21
  404b48:	b.ls	404b7c <ferror@plt+0x1f8c>  // b.plast
  404b4c:	mov	x0, x21
  404b50:	bl	404ea8 <ferror@plt+0x22b8>
  404b54:	mov	x20, x0
  404b58:	ldr	x2, [x25, #968]
  404b5c:	mov	x1, x0
  404b60:	mov	x0, x24
  404b64:	bl	402a50 <mnt_resolve_tag@plt>
  404b68:	mov	x2, x0
  404b6c:	cbnz	x0, 404b28 <ferror@plt+0x1f38>
  404b70:	mov	x0, x20
  404b74:	bl	404dfc <ferror@plt+0x220c>
  404b78:	b	404b38 <ferror@plt+0x1f48>
  404b7c:	mov	x21, #0x0                   	// #0
  404b80:	adrp	x25, 41a000 <ferror@plt+0x17410>
  404b84:	adrp	x24, 408000 <ferror@plt+0x5410>
  404b88:	add	x24, x24, #0x220
  404b8c:	add	x27, sp, #0xc4
  404b90:	b	404bac <ferror@plt+0x1fbc>
  404b94:	mov	w3, #0x1                   	// #1
  404b98:	mov	x1, x27
  404b9c:	add	x0, sp, #0x88
  404ba0:	bl	403030 <ferror@plt+0x440>
  404ba4:	orr	w19, w19, w0
  404ba8:	add	x21, x21, #0x1
  404bac:	bl	404f74 <ferror@plt+0x2384>
  404bb0:	cmp	x0, x21
  404bb4:	b.ls	404be8 <ferror@plt+0x1ff8>  // b.plast
  404bb8:	mov	x0, x21
  404bbc:	bl	404f4c <ferror@plt+0x235c>
  404bc0:	mov	x20, x0
  404bc4:	ldr	x2, [x25, #968]
  404bc8:	mov	x1, x0
  404bcc:	mov	x0, x24
  404bd0:	bl	402a50 <mnt_resolve_tag@plt>
  404bd4:	mov	x2, x0
  404bd8:	cbnz	x0, 404b94 <ferror@plt+0x1fa4>
  404bdc:	mov	x0, x20
  404be0:	bl	404dfc <ferror@plt+0x220c>
  404be4:	b	404ba4 <ferror@plt+0x1fb4>
  404be8:	ldr	x2, [x22, x26]
  404bec:	cbz	x2, 404c10 <ferror@plt+0x2020>
  404bf0:	add	x20, sp, #0xc4
  404bf4:	mov	w3, #0x0                   	// #0
  404bf8:	mov	x1, x20
  404bfc:	add	x0, sp, #0x88
  404c00:	bl	403030 <ferror@plt+0x440>
  404c04:	orr	w19, w19, w0
  404c08:	ldr	x2, [x23, #8]!
  404c0c:	cbnz	x2, 404bf4 <ferror@plt+0x2004>
  404c10:	bl	404d64 <ferror@plt+0x2174>
  404c14:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404c18:	ldr	x0, [x0, #968]
  404c1c:	bl	4029a0 <mnt_unref_cache@plt>
  404c20:	b	403ef0 <ferror@plt+0x1300>
  404c24:	mov	w19, #0x1                   	// #1
  404c28:	b	403ef0 <ferror@plt+0x1300>
  404c2c:	cbz	x1, 404c74 <ferror@plt+0x2084>
  404c30:	stp	x29, x30, [sp, #-32]!
  404c34:	mov	x29, sp
  404c38:	stp	x19, x20, [sp, #16]
  404c3c:	mov	x19, x1
  404c40:	mov	w20, w2
  404c44:	mov	w2, #0x5                   	// #5
  404c48:	adrp	x1, 408000 <ferror@plt+0x5410>
  404c4c:	add	x1, x1, #0x9a0
  404c50:	mov	x0, #0x0                   	// #0
  404c54:	bl	402af0 <dcgettext@plt>
  404c58:	mov	w2, w20
  404c5c:	mov	x1, x19
  404c60:	bl	402ac0 <warnx@plt>
  404c64:	mov	w0, #0x1                   	// #1
  404c68:	ldp	x19, x20, [sp, #16]
  404c6c:	ldp	x29, x30, [sp], #32
  404c70:	ret
  404c74:	mov	w0, #0x1                   	// #1
  404c78:	ret
  404c7c:	stp	x29, x30, [sp, #-32]!
  404c80:	mov	x29, sp
  404c84:	stp	x19, x20, [sp, #16]
  404c88:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404c8c:	ldr	x19, [x0, #960]
  404c90:	cbz	x19, 404ca8 <ferror@plt+0x20b8>
  404c94:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404c98:	ldr	x0, [x0, #960]
  404c9c:	ldp	x19, x20, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #32
  404ca4:	ret
  404ca8:	bl	402740 <mnt_new_table@plt>
  404cac:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404cb0:	str	x0, [x1, #960]
  404cb4:	cbz	x0, 404c9c <ferror@plt+0x20ac>
  404cb8:	adrp	x1, 404000 <ferror@plt+0x1410>
  404cbc:	add	x1, x1, #0xc2c
  404cc0:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404cc4:	adrp	x20, 41a000 <ferror@plt+0x17410>
  404cc8:	add	x0, x20, #0x3c0
  404ccc:	ldr	x1, [x0, #8]
  404cd0:	ldr	x0, [x20, #960]
  404cd4:	bl	4029f0 <mnt_table_set_cache@plt>
  404cd8:	mov	x1, #0x0                   	// #0
  404cdc:	ldr	x0, [x20, #960]
  404ce0:	bl	402b60 <mnt_table_parse_fstab@plt>
  404ce4:	cbz	w0, 404c94 <ferror@plt+0x20a4>
  404ce8:	mov	x0, x19
  404cec:	b	404c9c <ferror@plt+0x20ac>
  404cf0:	stp	x29, x30, [sp, #-32]!
  404cf4:	mov	x29, sp
  404cf8:	stp	x19, x20, [sp, #16]
  404cfc:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404d00:	ldr	x19, [x0, #976]
  404d04:	cbz	x19, 404d1c <ferror@plt+0x212c>
  404d08:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404d0c:	ldr	x0, [x0, #976]
  404d10:	ldp	x19, x20, [sp, #16]
  404d14:	ldp	x29, x30, [sp], #32
  404d18:	ret
  404d1c:	bl	402740 <mnt_new_table@plt>
  404d20:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404d24:	str	x0, [x1, #976]
  404d28:	cbz	x0, 404d10 <ferror@plt+0x2120>
  404d2c:	adrp	x20, 41a000 <ferror@plt+0x17410>
  404d30:	add	x20, x20, #0x3c0
  404d34:	ldr	x1, [x20, #8]
  404d38:	bl	4029f0 <mnt_table_set_cache@plt>
  404d3c:	adrp	x1, 404000 <ferror@plt+0x1410>
  404d40:	add	x1, x1, #0xc2c
  404d44:	ldr	x0, [x20, #16]
  404d48:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404d4c:	mov	x1, #0x0                   	// #0
  404d50:	ldr	x0, [x20, #16]
  404d54:	bl	4027d0 <mnt_table_parse_swaps@plt>
  404d58:	cbz	w0, 404d08 <ferror@plt+0x2118>
  404d5c:	mov	x0, x19
  404d60:	b	404d10 <ferror@plt+0x2120>
  404d64:	stp	x29, x30, [sp, #-32]!
  404d68:	mov	x29, sp
  404d6c:	str	x19, [sp, #16]
  404d70:	adrp	x19, 41a000 <ferror@plt+0x17410>
  404d74:	add	x0, x19, #0x3c0
  404d78:	ldr	x0, [x0, #16]
  404d7c:	bl	4025a0 <mnt_unref_table@plt>
  404d80:	ldr	x0, [x19, #960]
  404d84:	bl	4025a0 <mnt_unref_table@plt>
  404d88:	ldr	x19, [sp, #16]
  404d8c:	ldp	x29, x30, [sp], #32
  404d90:	ret
  404d94:	cbz	x0, 404db4 <ferror@plt+0x21c4>
  404d98:	stp	x29, x30, [sp, #-16]!
  404d9c:	mov	x29, sp
  404da0:	bl	402b00 <mnt_fs_is_swaparea@plt>
  404da4:	cmp	w0, #0x0
  404da8:	cset	w0, ne  // ne = any
  404dac:	ldp	x29, x30, [sp], #16
  404db0:	ret
  404db4:	mov	w0, #0x0                   	// #0
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-32]!
  404dc0:	mov	x29, sp
  404dc4:	str	x19, [sp, #16]
  404dc8:	mov	x19, x0
  404dcc:	bl	404cf0 <ferror@plt+0x2100>
  404dd0:	cbz	x0, 404df4 <ferror@plt+0x2204>
  404dd4:	mov	w2, #0x1                   	// #1
  404dd8:	mov	x1, x19
  404ddc:	bl	402620 <mnt_table_find_source@plt>
  404de0:	cmp	x0, #0x0
  404de4:	cset	w0, ne  // ne = any
  404de8:	ldr	x19, [sp, #16]
  404dec:	ldp	x29, x30, [sp], #32
  404df0:	ret
  404df4:	mov	w0, #0x0                   	// #0
  404df8:	b	404de8 <ferror@plt+0x21f8>
  404dfc:	stp	x29, x30, [sp, #-32]!
  404e00:	mov	x29, sp
  404e04:	str	x19, [sp, #16]
  404e08:	mov	x19, x0
  404e0c:	mov	w2, #0x5                   	// #5
  404e10:	adrp	x1, 408000 <ferror@plt+0x5410>
  404e14:	add	x1, x1, #0x9c8
  404e18:	mov	x0, #0x0                   	// #0
  404e1c:	bl	402af0 <dcgettext@plt>
  404e20:	mov	x1, x19
  404e24:	bl	402ac0 <warnx@plt>
  404e28:	mov	w0, #0xffffffff            	// #-1
  404e2c:	ldr	x19, [sp, #16]
  404e30:	ldp	x29, x30, [sp], #32
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-32]!
  404e3c:	mov	x29, sp
  404e40:	stp	x19, x20, [sp, #16]
  404e44:	mov	x20, x0
  404e48:	adrp	x2, 41a000 <ferror@plt+0x17410>
  404e4c:	add	x2, x2, #0x3c0
  404e50:	ldr	x19, [x2, #32]
  404e54:	add	x19, x19, #0x1
  404e58:	str	x19, [x2, #32]
  404e5c:	lsl	x19, x19, #3
  404e60:	mov	x1, x19
  404e64:	ldr	x0, [x2, #24]
  404e68:	bl	402810 <realloc@plt>
  404e6c:	cmp	x0, #0x0
  404e70:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404e74:	b.ne	404e94 <ferror@plt+0x22a4>  // b.any
  404e78:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404e7c:	str	x0, [x1, #984]
  404e80:	add	x19, x0, x19
  404e84:	stur	x20, [x19, #-8]
  404e88:	ldp	x19, x20, [sp, #16]
  404e8c:	ldp	x29, x30, [sp], #32
  404e90:	ret
  404e94:	mov	x2, x19
  404e98:	adrp	x1, 407000 <ferror@plt+0x4410>
  404e9c:	add	x1, x1, #0x580
  404ea0:	mov	w0, #0x1                   	// #1
  404ea4:	bl	402bc0 <err@plt>
  404ea8:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404eac:	ldr	x1, [x1, #992]
  404eb0:	cmp	x1, x0
  404eb4:	b.ls	404ec8 <ferror@plt+0x22d8>  // b.plast
  404eb8:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404ebc:	ldr	x1, [x1, #984]
  404ec0:	ldr	x0, [x1, x0, lsl #3]
  404ec4:	ret
  404ec8:	mov	x0, #0x0                   	// #0
  404ecc:	b	404ec4 <ferror@plt+0x22d4>
  404ed0:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404ed4:	ldr	x0, [x0, #992]
  404ed8:	ret
  404edc:	stp	x29, x30, [sp, #-32]!
  404ee0:	mov	x29, sp
  404ee4:	stp	x19, x20, [sp, #16]
  404ee8:	mov	x20, x0
  404eec:	adrp	x2, 41a000 <ferror@plt+0x17410>
  404ef0:	add	x2, x2, #0x3c0
  404ef4:	ldr	x19, [x2, #48]
  404ef8:	add	x19, x19, #0x1
  404efc:	str	x19, [x2, #48]
  404f00:	lsl	x19, x19, #3
  404f04:	mov	x1, x19
  404f08:	ldr	x0, [x2, #40]
  404f0c:	bl	402810 <realloc@plt>
  404f10:	cmp	x0, #0x0
  404f14:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404f18:	b.ne	404f38 <ferror@plt+0x2348>  // b.any
  404f1c:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404f20:	str	x0, [x1, #1000]
  404f24:	add	x19, x0, x19
  404f28:	stur	x20, [x19, #-8]
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldp	x29, x30, [sp], #32
  404f34:	ret
  404f38:	mov	x2, x19
  404f3c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404f40:	add	x1, x1, #0x580
  404f44:	mov	w0, #0x1                   	// #1
  404f48:	bl	402bc0 <err@plt>
  404f4c:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404f50:	ldr	x1, [x1, #1008]
  404f54:	cmp	x1, x0
  404f58:	b.ls	404f6c <ferror@plt+0x237c>  // b.plast
  404f5c:	adrp	x1, 41a000 <ferror@plt+0x17410>
  404f60:	ldr	x1, [x1, #1000]
  404f64:	ldr	x0, [x1, x0, lsl #3]
  404f68:	ret
  404f6c:	mov	x0, #0x0                   	// #0
  404f70:	b	404f68 <ferror@plt+0x2378>
  404f74:	adrp	x0, 41a000 <ferror@plt+0x17410>
  404f78:	ldr	x0, [x0, #1008]
  404f7c:	ret
  404f80:	stp	x29, x30, [sp, #-64]!
  404f84:	mov	x29, sp
  404f88:	stp	x19, x20, [sp, #16]
  404f8c:	mov	x20, x0
  404f90:	str	xzr, [sp, #56]
  404f94:	adrp	x1, 407000 <ferror@plt+0x4410>
  404f98:	add	x1, x1, #0x488
  404f9c:	str	x1, [sp, #40]
  404fa0:	str	xzr, [sp, #48]
  404fa4:	bl	402630 <blkid_new_probe_from_filename@plt>
  404fa8:	mov	x19, x0
  404fac:	cbz	x0, 405050 <ferror@plt+0x2460>
  404fb0:	mov	w1, #0x1                   	// #1
  404fb4:	bl	402640 <blkid_probe_enable_superblocks@plt>
  404fb8:	mov	w1, #0x10a                 	// #266
  404fbc:	mov	x0, x19
  404fc0:	bl	4027e0 <blkid_probe_set_superblocks_flags@plt>
  404fc4:	add	x2, sp, #0x28
  404fc8:	mov	w1, #0x2                   	// #2
  404fcc:	mov	x0, x19
  404fd0:	bl	402890 <blkid_probe_filter_superblocks_type@plt>
  404fd4:	mov	x0, x19
  404fd8:	bl	4026c0 <blkid_do_safeprobe@plt>
  404fdc:	cmn	w0, #0x1
  404fe0:	b.eq	405070 <ferror@plt+0x2480>  // b.none
  404fe4:	cmn	w0, #0x2
  404fe8:	b.eq	4050a8 <ferror@plt+0x24b8>  // b.none
  404fec:	cmp	w0, #0x1
  404ff0:	b.eq	4050c8 <ferror@plt+0x24d8>  // b.none
  404ff4:	cbnz	w0, 40508c <ferror@plt+0x249c>
  404ff8:	mov	x3, #0x0                   	// #0
  404ffc:	add	x2, sp, #0x38
  405000:	adrp	x1, 408000 <ferror@plt+0x5410>
  405004:	add	x1, x1, #0xa58
  405008:	mov	x0, x19
  40500c:	bl	4025d0 <blkid_probe_lookup_value@plt>
  405010:	cbnz	w0, 405098 <ferror@plt+0x24a8>
  405014:	ldr	x0, [sp, #56]
  405018:	cbz	x0, 405098 <ferror@plt+0x24a8>
  40501c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405020:	add	x1, x1, #0x128
  405024:	bl	402920 <strcmp@plt>
  405028:	cbz	w0, 405098 <ferror@plt+0x24a8>
  40502c:	mov	w2, #0x5                   	// #5
  405030:	adrp	x1, 408000 <ferror@plt+0x5410>
  405034:	add	x1, x1, #0xa60
  405038:	mov	x0, #0x0                   	// #0
  40503c:	bl	402af0 <dcgettext@plt>
  405040:	ldr	x2, [sp, #56]
  405044:	mov	x1, x20
  405048:	bl	402ac0 <warnx@plt>
  40504c:	b	40508c <ferror@plt+0x249c>
  405050:	mov	w2, #0x5                   	// #5
  405054:	adrp	x1, 408000 <ferror@plt+0x5410>
  405058:	add	x1, x1, #0x9e8
  40505c:	mov	x0, #0x0                   	// #0
  405060:	bl	402af0 <dcgettext@plt>
  405064:	mov	x1, x20
  405068:	bl	402930 <warn@plt>
  40506c:	b	405098 <ferror@plt+0x24a8>
  405070:	mov	w2, #0x5                   	// #5
  405074:	adrp	x1, 408000 <ferror@plt+0x5410>
  405078:	add	x1, x1, #0x9e8
  40507c:	mov	x0, #0x0                   	// #0
  405080:	bl	402af0 <dcgettext@plt>
  405084:	mov	x1, x20
  405088:	bl	402930 <warn@plt>
  40508c:	mov	x0, x19
  405090:	bl	402a70 <blkid_free_probe@plt>
  405094:	mov	x19, #0x0                   	// #0
  405098:	mov	x0, x19
  40509c:	ldp	x19, x20, [sp, #16]
  4050a0:	ldp	x29, x30, [sp], #64
  4050a4:	ret
  4050a8:	mov	w2, #0x5                   	// #5
  4050ac:	adrp	x1, 408000 <ferror@plt+0x5410>
  4050b0:	add	x1, x1, #0xa08
  4050b4:	mov	x0, #0x0                   	// #0
  4050b8:	bl	402af0 <dcgettext@plt>
  4050bc:	mov	x1, x20
  4050c0:	bl	402ac0 <warnx@plt>
  4050c4:	b	40508c <ferror@plt+0x249c>
  4050c8:	mov	w2, #0x5                   	// #5
  4050cc:	adrp	x1, 408000 <ferror@plt+0x5410>
  4050d0:	add	x1, x1, #0xa38
  4050d4:	mov	x0, #0x0                   	// #0
  4050d8:	bl	402af0 <dcgettext@plt>
  4050dc:	mov	x1, x20
  4050e0:	bl	402ac0 <warnx@plt>
  4050e4:	b	40508c <ferror@plt+0x249c>
  4050e8:	stp	x29, x30, [sp, #-48]!
  4050ec:	mov	x29, sp
  4050f0:	str	x19, [sp, #16]
  4050f4:	mov	w19, w0
  4050f8:	mov	w2, #0x0                   	// #0
  4050fc:	bl	4026d0 <lseek@plt>
  405100:	tbnz	x0, #63, 405128 <ferror@plt+0x2538>
  405104:	mov	x2, #0x1                   	// #1
  405108:	add	x1, sp, #0x2f
  40510c:	mov	w0, w19
  405110:	bl	402ad0 <read@plt>
  405114:	cmp	x0, #0x0
  405118:	cset	x0, gt
  40511c:	ldr	x19, [sp, #16]
  405120:	ldp	x29, x30, [sp], #48
  405124:	ret
  405128:	mov	x0, #0x0                   	// #0
  40512c:	b	40511c <ferror@plt+0x252c>
  405130:	stp	x29, x30, [sp, #-144]!
  405134:	mov	x29, sp
  405138:	add	x2, sp, #0x10
  40513c:	mov	w1, w0
  405140:	mov	w0, #0x0                   	// #0
  405144:	bl	402ae0 <__fxstat@plt>
  405148:	cbnz	w0, 405164 <ferror@plt+0x2574>
  40514c:	ldr	w0, [sp, #32]
  405150:	and	w0, w0, #0xf000
  405154:	cmp	w0, #0x6, lsl #12
  405158:	cset	w0, eq  // eq = none
  40515c:	ldp	x29, x30, [sp], #144
  405160:	ret
  405164:	mov	w0, #0x0                   	// #0
  405168:	b	40515c <ferror@plt+0x256c>
  40516c:	stp	x29, x30, [sp, #-64]!
  405170:	mov	x29, sp
  405174:	stp	x19, x20, [sp, #16]
  405178:	stp	x21, x22, [sp, #32]
  40517c:	str	x23, [sp, #48]
  405180:	mov	w22, w0
  405184:	mov	x20, #0x0                   	// #0
  405188:	mov	x19, #0x400                 	// #1024
  40518c:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  405190:	mov	x21, #0xffffffffffffffff    	// #-1
  405194:	mov	x1, x19
  405198:	mov	w0, w22
  40519c:	bl	4050e8 <ferror@plt+0x24f8>
  4051a0:	cbz	x0, 4051c0 <ferror@plt+0x25d0>
  4051a4:	cmn	x19, #0x1
  4051a8:	b.eq	40521c <ferror@plt+0x262c>  // b.none
  4051ac:	lsl	x0, x19, #1
  4051b0:	cmp	x19, x23
  4051b4:	mov	x20, x19
  4051b8:	csel	x19, x0, x21, ls  // ls = plast
  4051bc:	b	405194 <ferror@plt+0x25a4>
  4051c0:	sub	x0, x19, #0x1
  4051c4:	cmp	x20, x0
  4051c8:	b.cs	4051f8 <ferror@plt+0x2608>  // b.hs, b.nlast
  4051cc:	add	x21, x19, x20
  4051d0:	lsr	x21, x21, #1
  4051d4:	mov	x1, x21
  4051d8:	mov	w0, w22
  4051dc:	bl	4050e8 <ferror@plt+0x24f8>
  4051e0:	cmp	x0, #0x0
  4051e4:	csel	x19, x19, x21, ne  // ne = any
  4051e8:	csel	x20, x21, x20, ne  // ne = any
  4051ec:	sub	x0, x19, #0x1
  4051f0:	cmp	x0, x20
  4051f4:	b.hi	4051cc <ferror@plt+0x25dc>  // b.pmore
  4051f8:	mov	x1, #0x0                   	// #0
  4051fc:	mov	w0, w22
  405200:	bl	4050e8 <ferror@plt+0x24f8>
  405204:	add	x0, x20, #0x1
  405208:	ldp	x19, x20, [sp, #16]
  40520c:	ldp	x21, x22, [sp, #32]
  405210:	ldr	x23, [sp, #48]
  405214:	ldp	x29, x30, [sp], #64
  405218:	ret
  40521c:	mov	x0, #0xffffffffffffffff    	// #-1
  405220:	b	405208 <ferror@plt+0x2618>
  405224:	stp	x29, x30, [sp, #-160]!
  405228:	mov	x29, sp
  40522c:	stp	x19, x20, [sp, #16]
  405230:	mov	w20, w0
  405234:	mov	x19, x1
  405238:	mov	x2, x1
  40523c:	mov	x1, #0x1272                	// #4722
  405240:	movk	x1, #0x8008, lsl #16
  405244:	bl	402bd0 <ioctl@plt>
  405248:	tbnz	w0, #31, 40525c <ferror@plt+0x266c>
  40524c:	mov	w0, #0x0                   	// #0
  405250:	ldp	x19, x20, [sp, #16]
  405254:	ldp	x29, x30, [sp], #160
  405258:	ret
  40525c:	add	x2, sp, #0x20
  405260:	mov	x1, #0x1260                	// #4704
  405264:	mov	w0, w20
  405268:	bl	402bd0 <ioctl@plt>
  40526c:	tbnz	w0, #31, 405284 <ferror@plt+0x2694>
  405270:	ldr	x0, [sp, #32]
  405274:	lsl	x0, x0, #9
  405278:	str	x0, [x19]
  40527c:	mov	w0, #0x0                   	// #0
  405280:	b	405250 <ferror@plt+0x2660>
  405284:	add	x2, sp, #0x20
  405288:	mov	x1, #0x204                 	// #516
  40528c:	movk	x1, #0x8020, lsl #16
  405290:	mov	w0, w20
  405294:	bl	402bd0 <ioctl@plt>
  405298:	tbnz	w0, #31, 4052b0 <ferror@plt+0x26c0>
  40529c:	ldr	w0, [sp, #32]
  4052a0:	lsl	x0, x0, #9
  4052a4:	str	x0, [x19]
  4052a8:	mov	w0, #0x0                   	// #0
  4052ac:	b	405250 <ferror@plt+0x2660>
  4052b0:	add	x2, sp, #0x20
  4052b4:	mov	w1, w20
  4052b8:	mov	w0, #0x0                   	// #0
  4052bc:	bl	402ae0 <__fxstat@plt>
  4052c0:	cbnz	w0, 4052d4 <ferror@plt+0x26e4>
  4052c4:	ldr	w1, [sp, #48]
  4052c8:	and	w1, w1, #0xf000
  4052cc:	cmp	w1, #0x8, lsl #12
  4052d0:	b.eq	4052fc <ferror@plt+0x270c>  // b.none
  4052d4:	ldr	w1, [sp, #48]
  4052d8:	and	w1, w1, #0xf000
  4052dc:	mov	w0, #0xffffffff            	// #-1
  4052e0:	cmp	w1, #0x6, lsl #12
  4052e4:	b.ne	405250 <ferror@plt+0x2660>  // b.any
  4052e8:	mov	w0, w20
  4052ec:	bl	40516c <ferror@plt+0x257c>
  4052f0:	str	x0, [x19]
  4052f4:	mov	w0, #0x0                   	// #0
  4052f8:	b	405250 <ferror@plt+0x2660>
  4052fc:	ldr	x1, [sp, #80]
  405300:	str	x1, [x19]
  405304:	b	405250 <ferror@plt+0x2660>
  405308:	stp	x29, x30, [sp, #-48]!
  40530c:	mov	x29, sp
  405310:	str	x19, [sp, #16]
  405314:	mov	x19, x1
  405318:	add	x1, sp, #0x28
  40531c:	bl	405224 <ferror@plt+0x2634>
  405320:	cbnz	w0, 40533c <ferror@plt+0x274c>
  405324:	ldr	x1, [sp, #40]
  405328:	lsr	x1, x1, #9
  40532c:	str	x1, [x19]
  405330:	ldr	x19, [sp, #16]
  405334:	ldp	x29, x30, [sp], #48
  405338:	ret
  40533c:	mov	w0, #0xffffffff            	// #-1
  405340:	b	405330 <ferror@plt+0x2740>
  405344:	stp	x29, x30, [sp, #-16]!
  405348:	mov	x29, sp
  40534c:	mov	x2, x1
  405350:	mov	x1, #0x1268                	// #4712
  405354:	bl	402bd0 <ioctl@plt>
  405358:	asr	w0, w0, #31
  40535c:	ldp	x29, x30, [sp], #16
  405360:	ret
  405364:	stp	x29, x30, [sp, #-32]!
  405368:	mov	x29, sp
  40536c:	str	x1, [sp, #24]
  405370:	add	x2, sp, #0x18
  405374:	mov	x1, #0x127b                	// #4731
  405378:	bl	402bd0 <ioctl@plt>
  40537c:	asr	w0, w0, #31
  405380:	ldp	x29, x30, [sp], #32
  405384:	ret
  405388:	stp	x29, x30, [sp, #-32]!
  40538c:	mov	x29, sp
  405390:	add	x2, sp, #0x1c
  405394:	mov	x1, #0x127a                	// #4730
  405398:	bl	402bd0 <ioctl@plt>
  40539c:	tbnz	w0, #31, 4053b4 <ferror@plt+0x27c4>
  4053a0:	ldr	w0, [sp, #28]
  4053a4:	cmp	w0, #0x0
  4053a8:	cset	w0, ne  // ne = any
  4053ac:	ldp	x29, x30, [sp], #32
  4053b0:	ret
  4053b4:	mov	w0, #0x0                   	// #0
  4053b8:	b	4053ac <ferror@plt+0x27bc>
  4053bc:	stp	x29, x30, [sp, #-176]!
  4053c0:	mov	x29, sp
  4053c4:	stp	x19, x20, [sp, #16]
  4053c8:	str	x21, [sp, #32]
  4053cc:	mov	x20, x0
  4053d0:	mov	x21, x1
  4053d4:	mov	w1, w2
  4053d8:	ldr	w2, [x0, #16]
  4053dc:	and	w2, w2, #0xf000
  4053e0:	cmp	w2, #0x6, lsl #12
  4053e4:	b.eq	40540c <ferror@plt+0x281c>  // b.none
  4053e8:	mov	x0, x21
  4053ec:	bl	402730 <open@plt>
  4053f0:	mov	w19, w0
  4053f4:	tbz	w19, #31, 405420 <ferror@plt+0x2830>
  4053f8:	mov	w0, w19
  4053fc:	ldp	x19, x20, [sp, #16]
  405400:	ldr	x21, [sp, #32]
  405404:	ldp	x29, x30, [sp], #176
  405408:	ret
  40540c:	orr	w1, w1, #0x80
  405410:	mov	x0, x21
  405414:	bl	402730 <open@plt>
  405418:	mov	w19, w0
  40541c:	b	4053f4 <ferror@plt+0x2804>
  405420:	add	x2, sp, #0x30
  405424:	mov	w1, w19
  405428:	mov	w0, #0x0                   	// #0
  40542c:	bl	402ae0 <__fxstat@plt>
  405430:	tbnz	w0, #31, 405490 <ferror@plt+0x28a0>
  405434:	ldr	x0, [x20]
  405438:	ldr	x1, [sp, #48]
  40543c:	cmp	x1, x0
  405440:	b.ne	405490 <ferror@plt+0x28a0>  // b.any
  405444:	ldr	x0, [x20, #8]
  405448:	ldr	x1, [sp, #56]
  40544c:	cmp	x1, x0
  405450:	b.ne	405490 <ferror@plt+0x28a0>  // b.any
  405454:	ldr	w0, [x20, #16]
  405458:	and	w0, w0, #0xf000
  40545c:	cmp	w0, #0x6, lsl #12
  405460:	b.ne	4053f8 <ferror@plt+0x2808>  // b.any
  405464:	mov	w0, w19
  405468:	bl	405388 <ferror@plt+0x2798>
  40546c:	cbz	w0, 4053f8 <ferror@plt+0x2808>
  405470:	mov	w2, #0x5                   	// #5
  405474:	adrp	x1, 408000 <ferror@plt+0x5410>
  405478:	add	x1, x1, #0xa88
  40547c:	mov	x0, #0x0                   	// #0
  405480:	bl	402af0 <dcgettext@plt>
  405484:	mov	x1, x21
  405488:	bl	402ac0 <warnx@plt>
  40548c:	b	4053f8 <ferror@plt+0x2808>
  405490:	mov	w0, w19
  405494:	bl	402860 <close@plt>
  405498:	bl	402b80 <__errno_location@plt>
  40549c:	mov	w1, #0x4d                  	// #77
  4054a0:	str	w1, [x0]
  4054a4:	mov	w19, #0xffffffff            	// #-1
  4054a8:	b	4053f8 <ferror@plt+0x2808>
  4054ac:	stp	x29, x30, [sp, #-16]!
  4054b0:	mov	x29, sp
  4054b4:	mov	x2, #0x0                   	// #0
  4054b8:	mov	x1, #0x5331                	// #21297
  4054bc:	bl	402bd0 <ioctl@plt>
  4054c0:	cmp	w0, #0x0
  4054c4:	csel	w0, w0, wzr, ge  // ge = tcont
  4054c8:	ldp	x29, x30, [sp], #16
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-48]!
  4054d4:	mov	x29, sp
  4054d8:	stp	x19, x20, [sp, #16]
  4054dc:	mov	x20, x1
  4054e0:	mov	x19, x2
  4054e4:	add	x2, sp, #0x20
  4054e8:	mov	x1, #0x301                 	// #769
  4054ec:	bl	402bd0 <ioctl@plt>
  4054f0:	cbnz	w0, 405510 <ferror@plt+0x2920>
  4054f4:	ldrb	w1, [sp, #32]
  4054f8:	str	w1, [x20]
  4054fc:	ldrb	w1, [sp, #33]
  405500:	str	w1, [x19]
  405504:	ldp	x19, x20, [sp, #16]
  405508:	ldp	x29, x30, [sp], #48
  40550c:	ret
  405510:	mov	w0, #0xffffffff            	// #-1
  405514:	b	405504 <ferror@plt+0x2914>
  405518:	cmp	w0, #0x7
  40551c:	b.eq	405604 <ferror@plt+0x2a14>  // b.none
  405520:	cmp	w0, #0x7
  405524:	b.gt	405594 <ferror@plt+0x29a4>
  405528:	cmp	w0, #0x3
  40552c:	b.eq	405610 <ferror@plt+0x2a20>  // b.none
  405530:	cmp	w0, #0x3
  405534:	b.le	405554 <ferror@plt+0x2964>
  405538:	cmp	w0, #0x5
  40553c:	b.eq	405630 <ferror@plt+0x2a40>  // b.none
  405540:	cmp	w0, #0x6
  405544:	b.ne	405580 <ferror@plt+0x2990>  // b.any
  405548:	adrp	x0, 408000 <ferror@plt+0x5410>
  40554c:	add	x0, x0, #0xac8
  405550:	b	40557c <ferror@plt+0x298c>
  405554:	cmp	w0, #0x1
  405558:	b.eq	40561c <ferror@plt+0x2a2c>  // b.none
  40555c:	cmp	w0, #0x2
  405560:	b.ne	405570 <ferror@plt+0x2980>  // b.any
  405564:	adrp	x0, 408000 <ferror@plt+0x5410>
  405568:	add	x0, x0, #0xb20
  40556c:	b	40557c <ferror@plt+0x298c>
  405570:	cbnz	w0, 405628 <ferror@plt+0x2a38>
  405574:	adrp	x0, 408000 <ferror@plt+0x5410>
  405578:	add	x0, x0, #0xad0
  40557c:	ret
  405580:	cmp	w0, #0x4
  405584:	b.ne	40563c <ferror@plt+0x2a4c>  // b.any
  405588:	adrp	x0, 408000 <ferror@plt+0x5410>
  40558c:	add	x0, x0, #0xb00
  405590:	b	40557c <ferror@plt+0x298c>
  405594:	cmp	w0, #0xd
  405598:	b.eq	405644 <ferror@plt+0x2a54>  // b.none
  40559c:	cmp	w0, #0xd
  4055a0:	b.le	4055c0 <ferror@plt+0x29d0>
  4055a4:	cmp	w0, #0x11
  4055a8:	b.eq	405664 <ferror@plt+0x2a74>  // b.none
  4055ac:	cmp	w0, #0x7f
  4055b0:	b.ne	4055f0 <ferror@plt+0x2a00>  // b.any
  4055b4:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055b8:	add	x0, x0, #0xb08
  4055bc:	b	40557c <ferror@plt+0x298c>
  4055c0:	cmp	w0, #0x9
  4055c4:	b.eq	405650 <ferror@plt+0x2a60>  // b.none
  4055c8:	cmp	w0, #0xc
  4055cc:	b.ne	4055dc <ferror@plt+0x29ec>  // b.any
  4055d0:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055d4:	add	x0, x0, #0xae0
  4055d8:	b	40557c <ferror@plt+0x298c>
  4055dc:	cmp	w0, #0x8
  4055e0:	b.ne	40565c <ferror@plt+0x2a6c>  // b.any
  4055e4:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055e8:	add	x0, x0, #0xb10
  4055ec:	b	40557c <ferror@plt+0x298c>
  4055f0:	cmp	w0, #0xe
  4055f4:	b.ne	405670 <ferror@plt+0x2a80>  // b.any
  4055f8:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055fc:	add	x0, x0, #0xb28
  405600:	b	40557c <ferror@plt+0x298c>
  405604:	adrp	x0, 408000 <ferror@plt+0x5410>
  405608:	add	x0, x0, #0xac0
  40560c:	b	40557c <ferror@plt+0x298c>
  405610:	adrp	x0, 408000 <ferror@plt+0x5410>
  405614:	add	x0, x0, #0xaa8
  405618:	b	40557c <ferror@plt+0x298c>
  40561c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405620:	add	x0, x0, #0xab8
  405624:	b	40557c <ferror@plt+0x298c>
  405628:	mov	x0, #0x0                   	// #0
  40562c:	b	40557c <ferror@plt+0x298c>
  405630:	adrp	x0, 408000 <ferror@plt+0x5410>
  405634:	add	x0, x0, #0xad8
  405638:	b	40557c <ferror@plt+0x298c>
  40563c:	mov	x0, #0x0                   	// #0
  405640:	b	40557c <ferror@plt+0x298c>
  405644:	adrp	x0, 408000 <ferror@plt+0x5410>
  405648:	add	x0, x0, #0xae8
  40564c:	b	40557c <ferror@plt+0x298c>
  405650:	adrp	x0, 408000 <ferror@plt+0x5410>
  405654:	add	x0, x0, #0xaf8
  405658:	b	40557c <ferror@plt+0x298c>
  40565c:	mov	x0, #0x0                   	// #0
  405660:	b	40557c <ferror@plt+0x298c>
  405664:	adrp	x0, 408000 <ferror@plt+0x5410>
  405668:	add	x0, x0, #0xb18
  40566c:	b	40557c <ferror@plt+0x298c>
  405670:	mov	x0, #0x0                   	// #0
  405674:	b	40557c <ferror@plt+0x298c>
  405678:	str	xzr, [x1]
  40567c:	cbnz	x0, 405688 <ferror@plt+0x2a98>
  405680:	b	4056e0 <ferror@plt+0x2af0>
  405684:	add	x0, x0, #0x1
  405688:	ldrsb	w2, [x0]
  40568c:	cmp	w2, #0x2f
  405690:	b.ne	4056a0 <ferror@plt+0x2ab0>  // b.any
  405694:	ldrsb	w2, [x0, #1]
  405698:	cmp	w2, #0x2f
  40569c:	b.eq	405684 <ferror@plt+0x2a94>  // b.none
  4056a0:	ldrsb	w2, [x0]
  4056a4:	cbz	w2, 4056e4 <ferror@plt+0x2af4>
  4056a8:	mov	x2, #0x1                   	// #1
  4056ac:	str	x2, [x1]
  4056b0:	add	x3, x0, x2
  4056b4:	ldrsb	w2, [x0, #1]
  4056b8:	cmp	w2, #0x2f
  4056bc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4056c0:	b.eq	4056e0 <ferror@plt+0x2af0>  // b.none
  4056c4:	ldr	x2, [x1]
  4056c8:	add	x2, x2, #0x1
  4056cc:	str	x2, [x1]
  4056d0:	ldrsb	w2, [x3, #1]!
  4056d4:	cmp	w2, #0x2f
  4056d8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4056dc:	b.ne	4056c4 <ferror@plt+0x2ad4>  // b.any
  4056e0:	ret
  4056e4:	mov	x0, #0x0                   	// #0
  4056e8:	b	4056e0 <ferror@plt+0x2af0>
  4056ec:	stp	x29, x30, [sp, #-80]!
  4056f0:	mov	x29, sp
  4056f4:	stp	x19, x20, [sp, #16]
  4056f8:	stp	x21, x22, [sp, #32]
  4056fc:	stp	x23, x24, [sp, #48]
  405700:	mov	x24, x1
  405704:	ldrsb	w1, [x0]
  405708:	cbz	w1, 405788 <ferror@plt+0x2b98>
  40570c:	str	x25, [sp, #64]
  405710:	mov	x19, #0x1                   	// #1
  405714:	mov	w21, #0x0                   	// #0
  405718:	mov	w23, #0x0                   	// #0
  40571c:	mov	w25, #0x1                   	// #1
  405720:	sub	x22, x0, #0x1
  405724:	b	40573c <ferror@plt+0x2b4c>
  405728:	mov	w21, w23
  40572c:	mov	w20, w19
  405730:	add	x19, x19, #0x1
  405734:	ldrsb	w1, [x22, x19]
  405738:	cbz	w1, 405768 <ferror@plt+0x2b78>
  40573c:	sub	w20, w19, #0x1
  405740:	cbnz	w21, 405728 <ferror@plt+0x2b38>
  405744:	cmp	w1, #0x5c
  405748:	b.eq	405760 <ferror@plt+0x2b70>  // b.none
  40574c:	mov	x0, x24
  405750:	bl	402a40 <strchr@plt>
  405754:	cbz	x0, 40572c <ferror@plt+0x2b3c>
  405758:	ldr	x25, [sp, #64]
  40575c:	b	40576c <ferror@plt+0x2b7c>
  405760:	mov	w21, w25
  405764:	b	40572c <ferror@plt+0x2b3c>
  405768:	ldr	x25, [sp, #64]
  40576c:	sub	w0, w20, w21
  405770:	sxtw	x0, w0
  405774:	ldp	x19, x20, [sp, #16]
  405778:	ldp	x21, x22, [sp, #32]
  40577c:	ldp	x23, x24, [sp, #48]
  405780:	ldp	x29, x30, [sp], #80
  405784:	ret
  405788:	mov	w20, #0x0                   	// #0
  40578c:	mov	w21, #0x0                   	// #0
  405790:	b	40576c <ferror@plt+0x2b7c>
  405794:	stp	x29, x30, [sp, #-64]!
  405798:	mov	x29, sp
  40579c:	stp	x19, x20, [sp, #16]
  4057a0:	stp	x21, x22, [sp, #32]
  4057a4:	mov	x19, x0
  4057a8:	mov	x22, x1
  4057ac:	mov	w21, w2
  4057b0:	str	xzr, [sp, #56]
  4057b4:	bl	402b80 <__errno_location@plt>
  4057b8:	str	wzr, [x0]
  4057bc:	cbz	x19, 4057cc <ferror@plt+0x2bdc>
  4057c0:	mov	x20, x0
  4057c4:	ldrsb	w0, [x19]
  4057c8:	cbnz	w0, 4057e8 <ferror@plt+0x2bf8>
  4057cc:	mov	x3, x19
  4057d0:	mov	x2, x22
  4057d4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4057d8:	add	x1, x1, #0xb30
  4057dc:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4057e0:	ldr	w0, [x0, #904]
  4057e4:	bl	402b20 <errx@plt>
  4057e8:	mov	w3, #0x0                   	// #0
  4057ec:	mov	w2, w21
  4057f0:	add	x1, sp, #0x38
  4057f4:	mov	x0, x19
  4057f8:	bl	4027f0 <__strtoul_internal@plt>
  4057fc:	ldr	w1, [x20]
  405800:	cbnz	w1, 40582c <ferror@plt+0x2c3c>
  405804:	ldr	x1, [sp, #56]
  405808:	cmp	x1, x19
  40580c:	b.eq	4057cc <ferror@plt+0x2bdc>  // b.none
  405810:	cbz	x1, 40581c <ferror@plt+0x2c2c>
  405814:	ldrsb	w1, [x1]
  405818:	cbnz	w1, 4057cc <ferror@plt+0x2bdc>
  40581c:	ldp	x19, x20, [sp, #16]
  405820:	ldp	x21, x22, [sp, #32]
  405824:	ldp	x29, x30, [sp], #64
  405828:	ret
  40582c:	cmp	w1, #0x22
  405830:	b.ne	4057cc <ferror@plt+0x2bdc>  // b.any
  405834:	mov	x3, x19
  405838:	mov	x2, x22
  40583c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405840:	add	x1, x1, #0xb30
  405844:	adrp	x0, 41a000 <ferror@plt+0x17410>
  405848:	ldr	w0, [x0, #904]
  40584c:	bl	402bc0 <err@plt>
  405850:	stp	x29, x30, [sp, #-32]!
  405854:	mov	x29, sp
  405858:	stp	x19, x20, [sp, #16]
  40585c:	mov	x20, x0
  405860:	mov	x19, x1
  405864:	bl	405794 <ferror@plt+0x2ba4>
  405868:	mov	x1, #0xffffffff            	// #4294967295
  40586c:	cmp	x0, x1
  405870:	b.hi	405880 <ferror@plt+0x2c90>  // b.pmore
  405874:	ldp	x19, x20, [sp, #16]
  405878:	ldp	x29, x30, [sp], #32
  40587c:	ret
  405880:	bl	402b80 <__errno_location@plt>
  405884:	mov	w1, #0x22                  	// #34
  405888:	str	w1, [x0]
  40588c:	mov	x3, x20
  405890:	mov	x2, x19
  405894:	adrp	x1, 408000 <ferror@plt+0x5410>
  405898:	add	x1, x1, #0xb30
  40589c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4058a0:	ldr	w0, [x0, #904]
  4058a4:	bl	402bc0 <err@plt>
  4058a8:	stp	x29, x30, [sp, #-32]!
  4058ac:	mov	x29, sp
  4058b0:	stp	x19, x20, [sp, #16]
  4058b4:	mov	x20, x0
  4058b8:	mov	x19, x1
  4058bc:	bl	405850 <ferror@plt+0x2c60>
  4058c0:	mov	w1, #0xffff                	// #65535
  4058c4:	cmp	w0, w1
  4058c8:	b.hi	4058d8 <ferror@plt+0x2ce8>  // b.pmore
  4058cc:	ldp	x19, x20, [sp, #16]
  4058d0:	ldp	x29, x30, [sp], #32
  4058d4:	ret
  4058d8:	bl	402b80 <__errno_location@plt>
  4058dc:	mov	w1, #0x22                  	// #34
  4058e0:	str	w1, [x0]
  4058e4:	mov	x3, x20
  4058e8:	mov	x2, x19
  4058ec:	adrp	x1, 408000 <ferror@plt+0x5410>
  4058f0:	add	x1, x1, #0xb30
  4058f4:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4058f8:	ldr	w0, [x0, #904]
  4058fc:	bl	402bc0 <err@plt>
  405900:	adrp	x1, 41a000 <ferror@plt+0x17410>
  405904:	str	w0, [x1, #904]
  405908:	ret
  40590c:	stp	x29, x30, [sp, #-128]!
  405910:	mov	x29, sp
  405914:	stp	x19, x20, [sp, #16]
  405918:	str	xzr, [x1]
  40591c:	cbz	x0, 405d2c <ferror@plt+0x313c>
  405920:	stp	x21, x22, [sp, #32]
  405924:	mov	x19, x0
  405928:	mov	x21, x1
  40592c:	mov	x22, x2
  405930:	ldrsb	w0, [x0]
  405934:	cbz	w0, 405d34 <ferror@plt+0x3144>
  405938:	stp	x23, x24, [sp, #48]
  40593c:	bl	402940 <__ctype_b_loc@plt>
  405940:	mov	x24, x0
  405944:	ldr	x4, [x0]
  405948:	mov	x1, x19
  40594c:	ldrsb	w2, [x1]
  405950:	and	x0, x2, #0xff
  405954:	ldrh	w3, [x4, x0, lsl #1]
  405958:	tbz	w3, #13, 405964 <ferror@plt+0x2d74>
  40595c:	add	x1, x1, #0x1
  405960:	b	40594c <ferror@plt+0x2d5c>
  405964:	cmp	w2, #0x2d
  405968:	b.eq	405d58 <ferror@plt+0x3168>  // b.none
  40596c:	stp	x25, x26, [sp, #64]
  405970:	bl	402b80 <__errno_location@plt>
  405974:	mov	x25, x0
  405978:	str	wzr, [x0]
  40597c:	str	xzr, [sp, #120]
  405980:	mov	w3, #0x0                   	// #0
  405984:	mov	w2, #0x0                   	// #0
  405988:	add	x1, sp, #0x78
  40598c:	mov	x0, x19
  405990:	bl	4027f0 <__strtoul_internal@plt>
  405994:	mov	x26, x0
  405998:	ldr	x20, [sp, #120]
  40599c:	cmp	x20, x19
  4059a0:	b.eq	4059dc <ferror@plt+0x2dec>  // b.none
  4059a4:	ldr	w0, [x25]
  4059a8:	cbz	w0, 4059b8 <ferror@plt+0x2dc8>
  4059ac:	sub	x1, x26, #0x1
  4059b0:	cmn	x1, #0x3
  4059b4:	b.hi	4059f8 <ferror@plt+0x2e08>  // b.pmore
  4059b8:	cbz	x20, 405cf8 <ferror@plt+0x3108>
  4059bc:	ldrsb	w0, [x20]
  4059c0:	cbz	w0, 405d00 <ferror@plt+0x3110>
  4059c4:	stp	x27, x28, [sp, #80]
  4059c8:	mov	w19, #0x0                   	// #0
  4059cc:	mov	x27, #0x0                   	// #0
  4059d0:	add	x0, sp, #0x78
  4059d4:	str	x0, [sp, #104]
  4059d8:	b	405ae4 <ferror@plt+0x2ef4>
  4059dc:	ldr	w0, [x25]
  4059e0:	mov	w20, #0xffffffea            	// #-22
  4059e4:	cbnz	w0, 4059f8 <ferror@plt+0x2e08>
  4059e8:	ldp	x21, x22, [sp, #32]
  4059ec:	ldp	x23, x24, [sp, #48]
  4059f0:	ldp	x25, x26, [sp, #64]
  4059f4:	b	405d3c <ferror@plt+0x314c>
  4059f8:	neg	w20, w0
  4059fc:	b	405d08 <ferror@plt+0x3118>
  405a00:	ldrsb	w0, [x20, #2]
  405a04:	and	w0, w0, #0xffffffdf
  405a08:	cmp	w0, #0x42
  405a0c:	b.ne	405b04 <ferror@plt+0x2f14>  // b.any
  405a10:	ldrsb	w0, [x20, #3]
  405a14:	cbnz	w0, 405b04 <ferror@plt+0x2f14>
  405a18:	mov	w23, #0x400                 	// #1024
  405a1c:	b	405a28 <ferror@plt+0x2e38>
  405a20:	cbnz	w0, 405b04 <ferror@plt+0x2f14>
  405a24:	mov	w23, #0x400                 	// #1024
  405a28:	ldrsb	w20, [x20]
  405a2c:	mov	w1, w20
  405a30:	adrp	x0, 408000 <ferror@plt+0x5410>
  405a34:	add	x0, x0, #0xb40
  405a38:	bl	402a40 <strchr@plt>
  405a3c:	cbz	x0, 405be0 <ferror@plt+0x2ff0>
  405a40:	adrp	x2, 408000 <ferror@plt+0x5410>
  405a44:	add	x2, x2, #0xb40
  405a48:	sub	x0, x0, x2
  405a4c:	add	w2, w0, #0x1
  405a50:	cbz	w2, 405df8 <ferror@plt+0x3208>
  405a54:	sxtw	x3, w23
  405a58:	umulh	x0, x26, x3
  405a5c:	cbnz	x0, 405c28 <ferror@plt+0x3038>
  405a60:	sub	w1, w2, #0x2
  405a64:	mul	x26, x26, x3
  405a68:	cmn	w1, #0x1
  405a6c:	b.eq	405c08 <ferror@plt+0x3018>  // b.none
  405a70:	umulh	x0, x26, x3
  405a74:	sub	w1, w1, #0x1
  405a78:	cbz	x0, 405a64 <ferror@plt+0x2e74>
  405a7c:	mov	w20, #0xffffffde            	// #-34
  405a80:	b	405c0c <ferror@plt+0x301c>
  405a84:	ldrsb	w0, [x20]
  405a88:	cbz	w0, 405d98 <ferror@plt+0x31a8>
  405a8c:	mov	x2, x23
  405a90:	mov	x1, x20
  405a94:	mov	x0, x28
  405a98:	bl	402780 <strncmp@plt>
  405a9c:	cbnz	w0, 405db0 <ferror@plt+0x31c0>
  405aa0:	add	x1, x20, x23
  405aa4:	ldrsb	w0, [x20, x23]
  405aa8:	cmp	w0, #0x30
  405aac:	b.ne	405b3c <ferror@plt+0x2f4c>  // b.any
  405ab0:	mov	x20, x1
  405ab4:	add	w2, w19, #0x1
  405ab8:	sub	w19, w20, w1
  405abc:	add	w19, w19, w2
  405ac0:	ldrsb	w0, [x20, #1]!
  405ac4:	cmp	w0, #0x30
  405ac8:	b.eq	405ab8 <ferror@plt+0x2ec8>  // b.none
  405acc:	sxtb	x0, w0
  405ad0:	ldr	x1, [x24]
  405ad4:	ldrh	w0, [x1, x0, lsl #1]
  405ad8:	tbnz	w0, #11, 405b44 <ferror@plt+0x2f54>
  405adc:	str	x20, [sp, #120]
  405ae0:	ldr	x20, [sp, #120]
  405ae4:	ldrsb	w0, [x20, #1]
  405ae8:	cmp	w0, #0x69
  405aec:	b.eq	405a00 <ferror@plt+0x2e10>  // b.none
  405af0:	and	w1, w0, #0xffffffdf
  405af4:	cmp	w1, #0x42
  405af8:	b.ne	405a20 <ferror@plt+0x2e30>  // b.any
  405afc:	ldrsb	w0, [x20, #2]
  405b00:	cbz	w0, 405bd8 <ferror@plt+0x2fe8>
  405b04:	bl	4026f0 <localeconv@plt>
  405b08:	cbz	x0, 405d68 <ferror@plt+0x3178>
  405b0c:	ldr	x28, [x0]
  405b10:	cbz	x28, 405d80 <ferror@plt+0x3190>
  405b14:	mov	x0, x28
  405b18:	bl	402570 <strlen@plt>
  405b1c:	mov	x23, x0
  405b20:	cbz	x27, 405a84 <ferror@plt+0x2e94>
  405b24:	mov	w20, #0xffffffea            	// #-22
  405b28:	ldp	x21, x22, [sp, #32]
  405b2c:	ldp	x23, x24, [sp, #48]
  405b30:	ldp	x25, x26, [sp, #64]
  405b34:	ldp	x27, x28, [sp, #80]
  405b38:	b	405d3c <ferror@plt+0x314c>
  405b3c:	mov	x20, x1
  405b40:	b	405acc <ferror@plt+0x2edc>
  405b44:	str	wzr, [x25]
  405b48:	str	xzr, [sp, #120]
  405b4c:	mov	w3, #0x0                   	// #0
  405b50:	mov	w2, #0x0                   	// #0
  405b54:	ldr	x1, [sp, #104]
  405b58:	mov	x0, x20
  405b5c:	bl	4027f0 <__strtoul_internal@plt>
  405b60:	mov	x27, x0
  405b64:	ldr	x0, [sp, #120]
  405b68:	cmp	x0, x20
  405b6c:	b.eq	405bac <ferror@plt+0x2fbc>  // b.none
  405b70:	ldr	w1, [x25]
  405b74:	cbz	w1, 405b84 <ferror@plt+0x2f94>
  405b78:	sub	x2, x27, #0x1
  405b7c:	cmn	x2, #0x3
  405b80:	b.hi	405bcc <ferror@plt+0x2fdc>  // b.pmore
  405b84:	cbz	x27, 405ae0 <ferror@plt+0x2ef0>
  405b88:	cbz	x0, 405dc8 <ferror@plt+0x31d8>
  405b8c:	ldrsb	w0, [x0]
  405b90:	cbnz	w0, 405ae0 <ferror@plt+0x2ef0>
  405b94:	mov	w20, #0xffffffea            	// #-22
  405b98:	ldp	x21, x22, [sp, #32]
  405b9c:	ldp	x23, x24, [sp, #48]
  405ba0:	ldp	x25, x26, [sp, #64]
  405ba4:	ldp	x27, x28, [sp, #80]
  405ba8:	b	405d3c <ferror@plt+0x314c>
  405bac:	ldr	w1, [x25]
  405bb0:	mov	w20, #0xffffffea            	// #-22
  405bb4:	cbnz	w1, 405bcc <ferror@plt+0x2fdc>
  405bb8:	ldp	x21, x22, [sp, #32]
  405bbc:	ldp	x23, x24, [sp, #48]
  405bc0:	ldp	x25, x26, [sp, #64]
  405bc4:	ldp	x27, x28, [sp, #80]
  405bc8:	b	405d3c <ferror@plt+0x314c>
  405bcc:	neg	w20, w1
  405bd0:	ldp	x27, x28, [sp, #80]
  405bd4:	b	405d08 <ferror@plt+0x3118>
  405bd8:	mov	w23, #0x3e8                 	// #1000
  405bdc:	b	405a28 <ferror@plt+0x2e38>
  405be0:	mov	w1, w20
  405be4:	adrp	x0, 408000 <ferror@plt+0x5410>
  405be8:	add	x0, x0, #0xb50
  405bec:	bl	402a40 <strchr@plt>
  405bf0:	cbz	x0, 405de0 <ferror@plt+0x31f0>
  405bf4:	adrp	x2, 408000 <ferror@plt+0x5410>
  405bf8:	add	x2, x2, #0xb50
  405bfc:	sub	x0, x0, x2
  405c00:	add	w2, w0, #0x1
  405c04:	b	405a50 <ferror@plt+0x2e60>
  405c08:	mov	w20, #0x0                   	// #0
  405c0c:	cbz	x22, 405c14 <ferror@plt+0x3024>
  405c10:	str	w2, [x22]
  405c14:	cmp	x27, #0x0
  405c18:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  405c1c:	b.ne	405c30 <ferror@plt+0x3040>  // b.any
  405c20:	ldp	x27, x28, [sp, #80]
  405c24:	b	405d04 <ferror@plt+0x3114>
  405c28:	mov	w20, #0xffffffde            	// #-34
  405c2c:	b	405c0c <ferror@plt+0x301c>
  405c30:	sxtw	x23, w23
  405c34:	sub	w0, w2, #0x2
  405c38:	mov	x4, #0x1                   	// #1
  405c3c:	mul	x4, x4, x23
  405c40:	cmn	w0, #0x1
  405c44:	b.eq	405c54 <ferror@plt+0x3064>  // b.none
  405c48:	umulh	x1, x4, x23
  405c4c:	sub	w0, w0, #0x1
  405c50:	cbz	x1, 405c3c <ferror@plt+0x304c>
  405c54:	cmp	x27, #0xa
  405c58:	b.ls	405ca4 <ferror@plt+0x30b4>  // b.plast
  405c5c:	mov	x0, #0xa                   	// #10
  405c60:	add	x0, x0, x0, lsl #2
  405c64:	lsl	x1, x0, #1
  405c68:	mov	x0, x1
  405c6c:	cmp	x27, x1
  405c70:	b.hi	405c60 <ferror@plt+0x3070>  // b.pmore
  405c74:	cmp	w19, #0x0
  405c78:	b.le	405c94 <ferror@plt+0x30a4>
  405c7c:	mov	w1, #0x0                   	// #0
  405c80:	add	x0, x0, x0, lsl #2
  405c84:	lsl	x0, x0, #1
  405c88:	add	w1, w1, #0x1
  405c8c:	cmp	w19, w1
  405c90:	b.ne	405c80 <ferror@plt+0x3090>  // b.any
  405c94:	mov	x2, #0x1                   	// #1
  405c98:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  405c9c:	movk	x6, #0xcccd
  405ca0:	b	405cb4 <ferror@plt+0x30c4>
  405ca4:	mov	x0, #0xa                   	// #10
  405ca8:	b	405c74 <ferror@plt+0x3084>
  405cac:	cmp	x5, #0x9
  405cb0:	b.ls	405cf0 <ferror@plt+0x3100>  // b.plast
  405cb4:	umulh	x3, x27, x6
  405cb8:	lsr	x1, x3, #3
  405cbc:	add	x1, x1, x1, lsl #2
  405cc0:	sub	x1, x27, x1, lsl #1
  405cc4:	mov	x5, x27
  405cc8:	lsr	x27, x3, #3
  405ccc:	mov	x3, x2
  405cd0:	add	x2, x2, x2, lsl #2
  405cd4:	lsl	x2, x2, #1
  405cd8:	cbz	w1, 405cac <ferror@plt+0x30bc>
  405cdc:	udiv	x3, x0, x3
  405ce0:	udiv	x1, x3, x1
  405ce4:	udiv	x1, x4, x1
  405ce8:	add	x26, x26, x1
  405cec:	b	405cac <ferror@plt+0x30bc>
  405cf0:	ldp	x27, x28, [sp, #80]
  405cf4:	b	405d04 <ferror@plt+0x3114>
  405cf8:	mov	w20, #0x0                   	// #0
  405cfc:	b	405d04 <ferror@plt+0x3114>
  405d00:	mov	w20, #0x0                   	// #0
  405d04:	str	x26, [x21]
  405d08:	tbnz	w20, #31, 405d1c <ferror@plt+0x312c>
  405d0c:	ldp	x21, x22, [sp, #32]
  405d10:	ldp	x23, x24, [sp, #48]
  405d14:	ldp	x25, x26, [sp, #64]
  405d18:	b	405d48 <ferror@plt+0x3158>
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	ldp	x23, x24, [sp, #48]
  405d24:	ldp	x25, x26, [sp, #64]
  405d28:	b	405d3c <ferror@plt+0x314c>
  405d2c:	mov	w20, #0xffffffea            	// #-22
  405d30:	b	405d3c <ferror@plt+0x314c>
  405d34:	mov	w20, #0xffffffea            	// #-22
  405d38:	ldp	x21, x22, [sp, #32]
  405d3c:	bl	402b80 <__errno_location@plt>
  405d40:	neg	w1, w20
  405d44:	str	w1, [x0]
  405d48:	mov	w0, w20
  405d4c:	ldp	x19, x20, [sp, #16]
  405d50:	ldp	x29, x30, [sp], #128
  405d54:	ret
  405d58:	mov	w20, #0xffffffea            	// #-22
  405d5c:	ldp	x21, x22, [sp, #32]
  405d60:	ldp	x23, x24, [sp, #48]
  405d64:	b	405d3c <ferror@plt+0x314c>
  405d68:	mov	w20, #0xffffffea            	// #-22
  405d6c:	ldp	x21, x22, [sp, #32]
  405d70:	ldp	x23, x24, [sp, #48]
  405d74:	ldp	x25, x26, [sp, #64]
  405d78:	ldp	x27, x28, [sp, #80]
  405d7c:	b	405d3c <ferror@plt+0x314c>
  405d80:	mov	w20, #0xffffffea            	// #-22
  405d84:	ldp	x21, x22, [sp, #32]
  405d88:	ldp	x23, x24, [sp, #48]
  405d8c:	ldp	x25, x26, [sp, #64]
  405d90:	ldp	x27, x28, [sp, #80]
  405d94:	b	405d3c <ferror@plt+0x314c>
  405d98:	mov	w20, #0xffffffea            	// #-22
  405d9c:	ldp	x21, x22, [sp, #32]
  405da0:	ldp	x23, x24, [sp, #48]
  405da4:	ldp	x25, x26, [sp, #64]
  405da8:	ldp	x27, x28, [sp, #80]
  405dac:	b	405d3c <ferror@plt+0x314c>
  405db0:	mov	w20, #0xffffffea            	// #-22
  405db4:	ldp	x21, x22, [sp, #32]
  405db8:	ldp	x23, x24, [sp, #48]
  405dbc:	ldp	x25, x26, [sp, #64]
  405dc0:	ldp	x27, x28, [sp, #80]
  405dc4:	b	405d3c <ferror@plt+0x314c>
  405dc8:	mov	w20, #0xffffffea            	// #-22
  405dcc:	ldp	x21, x22, [sp, #32]
  405dd0:	ldp	x23, x24, [sp, #48]
  405dd4:	ldp	x25, x26, [sp, #64]
  405dd8:	ldp	x27, x28, [sp, #80]
  405ddc:	b	405d3c <ferror@plt+0x314c>
  405de0:	mov	w20, #0xffffffea            	// #-22
  405de4:	ldp	x21, x22, [sp, #32]
  405de8:	ldp	x23, x24, [sp, #48]
  405dec:	ldp	x25, x26, [sp, #64]
  405df0:	ldp	x27, x28, [sp, #80]
  405df4:	b	405d3c <ferror@plt+0x314c>
  405df8:	mov	w20, w2
  405dfc:	cbnz	x22, 405c10 <ferror@plt+0x3020>
  405e00:	ldp	x27, x28, [sp, #80]
  405e04:	b	405d04 <ferror@plt+0x3114>
  405e08:	stp	x29, x30, [sp, #-16]!
  405e0c:	mov	x29, sp
  405e10:	mov	x2, #0x0                   	// #0
  405e14:	bl	40590c <ferror@plt+0x2d1c>
  405e18:	ldp	x29, x30, [sp], #16
  405e1c:	ret
  405e20:	stp	x29, x30, [sp, #-48]!
  405e24:	mov	x29, sp
  405e28:	stp	x19, x20, [sp, #16]
  405e2c:	stp	x21, x22, [sp, #32]
  405e30:	mov	x21, x0
  405e34:	mov	x22, x1
  405e38:	mov	x20, x0
  405e3c:	cbnz	x0, 405e50 <ferror@plt+0x3260>
  405e40:	cbnz	x1, 405e70 <ferror@plt+0x3280>
  405e44:	mov	w0, #0x0                   	// #0
  405e48:	b	405e90 <ferror@plt+0x32a0>
  405e4c:	add	x20, x20, #0x1
  405e50:	ldrsb	w19, [x20]
  405e54:	cbz	w19, 405e6c <ferror@plt+0x327c>
  405e58:	bl	402940 <__ctype_b_loc@plt>
  405e5c:	and	x19, x19, #0xff
  405e60:	ldr	x2, [x0]
  405e64:	ldrh	w2, [x2, x19, lsl #1]
  405e68:	tbnz	w2, #11, 405e4c <ferror@plt+0x325c>
  405e6c:	cbz	x22, 405e74 <ferror@plt+0x3284>
  405e70:	str	x20, [x22]
  405e74:	cmp	x20, #0x0
  405e78:	mov	w0, #0x0                   	// #0
  405e7c:	ccmp	x21, x20, #0x2, ne  // ne = any
  405e80:	b.cs	405e90 <ferror@plt+0x32a0>  // b.hs, b.nlast
  405e84:	ldrsb	w0, [x20]
  405e88:	cmp	w0, #0x0
  405e8c:	cset	w0, eq  // eq = none
  405e90:	ldp	x19, x20, [sp, #16]
  405e94:	ldp	x21, x22, [sp, #32]
  405e98:	ldp	x29, x30, [sp], #48
  405e9c:	ret
  405ea0:	stp	x29, x30, [sp, #-48]!
  405ea4:	mov	x29, sp
  405ea8:	stp	x19, x20, [sp, #16]
  405eac:	stp	x21, x22, [sp, #32]
  405eb0:	mov	x21, x0
  405eb4:	mov	x22, x1
  405eb8:	mov	x20, x0
  405ebc:	cbnz	x0, 405ed0 <ferror@plt+0x32e0>
  405ec0:	cbnz	x1, 405ef0 <ferror@plt+0x3300>
  405ec4:	mov	w0, #0x0                   	// #0
  405ec8:	b	405f10 <ferror@plt+0x3320>
  405ecc:	add	x20, x20, #0x1
  405ed0:	ldrsb	w19, [x20]
  405ed4:	cbz	w19, 405eec <ferror@plt+0x32fc>
  405ed8:	bl	402940 <__ctype_b_loc@plt>
  405edc:	and	x19, x19, #0xff
  405ee0:	ldr	x2, [x0]
  405ee4:	ldrh	w2, [x2, x19, lsl #1]
  405ee8:	tbnz	w2, #12, 405ecc <ferror@plt+0x32dc>
  405eec:	cbz	x22, 405ef4 <ferror@plt+0x3304>
  405ef0:	str	x20, [x22]
  405ef4:	cmp	x20, #0x0
  405ef8:	mov	w0, #0x0                   	// #0
  405efc:	ccmp	x21, x20, #0x2, ne  // ne = any
  405f00:	b.cs	405f10 <ferror@plt+0x3320>  // b.hs, b.nlast
  405f04:	ldrsb	w0, [x20]
  405f08:	cmp	w0, #0x0
  405f0c:	cset	w0, eq  // eq = none
  405f10:	ldp	x19, x20, [sp, #16]
  405f14:	ldp	x21, x22, [sp, #32]
  405f18:	ldp	x29, x30, [sp], #48
  405f1c:	ret
  405f20:	stp	x29, x30, [sp, #-128]!
  405f24:	mov	x29, sp
  405f28:	stp	x19, x20, [sp, #16]
  405f2c:	stp	x21, x22, [sp, #32]
  405f30:	mov	x20, x0
  405f34:	mov	x22, x1
  405f38:	str	x2, [sp, #80]
  405f3c:	str	x3, [sp, #88]
  405f40:	str	x4, [sp, #96]
  405f44:	str	x5, [sp, #104]
  405f48:	str	x6, [sp, #112]
  405f4c:	str	x7, [sp, #120]
  405f50:	add	x0, sp, #0x80
  405f54:	str	x0, [sp, #48]
  405f58:	str	x0, [sp, #56]
  405f5c:	add	x0, sp, #0x50
  405f60:	str	x0, [sp, #64]
  405f64:	mov	w0, #0xffffffd0            	// #-48
  405f68:	str	w0, [sp, #72]
  405f6c:	str	wzr, [sp, #76]
  405f70:	add	x21, sp, #0x80
  405f74:	b	406014 <ferror@plt+0x3424>
  405f78:	add	w0, w3, #0x8
  405f7c:	str	w0, [sp, #72]
  405f80:	cmp	w0, #0x0
  405f84:	b.le	405f98 <ferror@plt+0x33a8>
  405f88:	add	x0, x2, #0xf
  405f8c:	and	x0, x0, #0xfffffffffffffff8
  405f90:	str	x0, [sp, #48]
  405f94:	b	40602c <ferror@plt+0x343c>
  405f98:	ldr	x1, [x21, w3, sxtw]
  405f9c:	cbz	x1, 406034 <ferror@plt+0x3444>
  405fa0:	cbz	w0, 405fe4 <ferror@plt+0x33f4>
  405fa4:	add	w3, w3, #0x10
  405fa8:	str	w3, [sp, #72]
  405fac:	cmp	w3, #0x0
  405fb0:	b.le	405fc4 <ferror@plt+0x33d4>
  405fb4:	add	x0, x2, #0xf
  405fb8:	and	x0, x0, #0xfffffffffffffff8
  405fbc:	str	x0, [sp, #48]
  405fc0:	b	405ff0 <ferror@plt+0x3400>
  405fc4:	add	x2, x21, w0, sxtw
  405fc8:	b	405ff0 <ferror@plt+0x3400>
  405fcc:	mov	w0, #0x1                   	// #1
  405fd0:	ldp	x19, x20, [sp, #16]
  405fd4:	ldp	x21, x22, [sp, #32]
  405fd8:	ldp	x29, x30, [sp], #128
  405fdc:	ret
  405fe0:	ldr	x2, [sp, #48]
  405fe4:	add	x0, x2, #0xf
  405fe8:	and	x0, x0, #0xfffffffffffffff8
  405fec:	str	x0, [sp, #48]
  405ff0:	ldr	x19, [x2]
  405ff4:	cbz	x19, 406034 <ferror@plt+0x3444>
  405ff8:	mov	x0, x20
  405ffc:	bl	402920 <strcmp@plt>
  406000:	cbz	w0, 405fcc <ferror@plt+0x33dc>
  406004:	mov	x1, x19
  406008:	mov	x0, x20
  40600c:	bl	402920 <strcmp@plt>
  406010:	cbz	w0, 405fd0 <ferror@plt+0x33e0>
  406014:	ldr	w3, [sp, #72]
  406018:	ldr	x2, [sp, #48]
  40601c:	tbnz	w3, #31, 405f78 <ferror@plt+0x3388>
  406020:	add	x0, x2, #0xf
  406024:	and	x0, x0, #0xfffffffffffffff8
  406028:	str	x0, [sp, #48]
  40602c:	ldr	x1, [x2]
  406030:	cbnz	x1, 405fe0 <ferror@plt+0x33f0>
  406034:	mov	x3, x20
  406038:	mov	x2, x22
  40603c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406040:	add	x1, x1, #0xb30
  406044:	adrp	x0, 41a000 <ferror@plt+0x17410>
  406048:	ldr	w0, [x0, #904]
  40604c:	bl	402b20 <errx@plt>
  406050:	cbz	x1, 406088 <ferror@plt+0x3498>
  406054:	add	x3, x0, x1
  406058:	sxtb	w2, w2
  40605c:	ldrsb	w1, [x0]
  406060:	cbz	w1, 406080 <ferror@plt+0x3490>
  406064:	cmp	w2, w1
  406068:	b.eq	406084 <ferror@plt+0x3494>  // b.none
  40606c:	add	x0, x0, #0x1
  406070:	cmp	x3, x0
  406074:	b.ne	40605c <ferror@plt+0x346c>  // b.any
  406078:	mov	x0, #0x0                   	// #0
  40607c:	b	406084 <ferror@plt+0x3494>
  406080:	mov	x0, #0x0                   	// #0
  406084:	ret
  406088:	mov	x0, #0x0                   	// #0
  40608c:	b	406084 <ferror@plt+0x3494>
  406090:	stp	x29, x30, [sp, #-16]!
  406094:	mov	x29, sp
  406098:	mov	w2, #0xa                   	// #10
  40609c:	bl	4058a8 <ferror@plt+0x2cb8>
  4060a0:	ldp	x29, x30, [sp], #16
  4060a4:	ret
  4060a8:	stp	x29, x30, [sp, #-16]!
  4060ac:	mov	x29, sp
  4060b0:	mov	w2, #0x10                  	// #16
  4060b4:	bl	4058a8 <ferror@plt+0x2cb8>
  4060b8:	ldp	x29, x30, [sp], #16
  4060bc:	ret
  4060c0:	stp	x29, x30, [sp, #-16]!
  4060c4:	mov	x29, sp
  4060c8:	mov	w2, #0xa                   	// #10
  4060cc:	bl	405850 <ferror@plt+0x2c60>
  4060d0:	ldp	x29, x30, [sp], #16
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-16]!
  4060dc:	mov	x29, sp
  4060e0:	mov	w2, #0x10                  	// #16
  4060e4:	bl	405850 <ferror@plt+0x2c60>
  4060e8:	ldp	x29, x30, [sp], #16
  4060ec:	ret
  4060f0:	stp	x29, x30, [sp, #-64]!
  4060f4:	mov	x29, sp
  4060f8:	stp	x19, x20, [sp, #16]
  4060fc:	str	x21, [sp, #32]
  406100:	mov	x19, x0
  406104:	mov	x21, x1
  406108:	str	xzr, [sp, #56]
  40610c:	bl	402b80 <__errno_location@plt>
  406110:	str	wzr, [x0]
  406114:	cbz	x19, 406124 <ferror@plt+0x3534>
  406118:	mov	x20, x0
  40611c:	ldrsb	w0, [x19]
  406120:	cbnz	w0, 406140 <ferror@plt+0x3550>
  406124:	mov	x3, x19
  406128:	mov	x2, x21
  40612c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406130:	add	x1, x1, #0xb30
  406134:	adrp	x0, 41a000 <ferror@plt+0x17410>
  406138:	ldr	w0, [x0, #904]
  40613c:	bl	402b20 <errx@plt>
  406140:	mov	w3, #0x0                   	// #0
  406144:	mov	w2, #0xa                   	// #10
  406148:	add	x1, sp, #0x38
  40614c:	mov	x0, x19
  406150:	bl	402760 <__strtol_internal@plt>
  406154:	ldr	w1, [x20]
  406158:	cbnz	w1, 406184 <ferror@plt+0x3594>
  40615c:	ldr	x1, [sp, #56]
  406160:	cmp	x1, x19
  406164:	b.eq	406124 <ferror@plt+0x3534>  // b.none
  406168:	cbz	x1, 406174 <ferror@plt+0x3584>
  40616c:	ldrsb	w1, [x1]
  406170:	cbnz	w1, 406124 <ferror@plt+0x3534>
  406174:	ldp	x19, x20, [sp, #16]
  406178:	ldr	x21, [sp, #32]
  40617c:	ldp	x29, x30, [sp], #64
  406180:	ret
  406184:	cmp	w1, #0x22
  406188:	b.ne	406124 <ferror@plt+0x3534>  // b.any
  40618c:	mov	x3, x19
  406190:	mov	x2, x21
  406194:	adrp	x1, 408000 <ferror@plt+0x5410>
  406198:	add	x1, x1, #0xb30
  40619c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4061a0:	ldr	w0, [x0, #904]
  4061a4:	bl	402bc0 <err@plt>
  4061a8:	stp	x29, x30, [sp, #-32]!
  4061ac:	mov	x29, sp
  4061b0:	stp	x19, x20, [sp, #16]
  4061b4:	mov	x20, x0
  4061b8:	mov	x19, x1
  4061bc:	bl	4060f0 <ferror@plt+0x3500>
  4061c0:	mov	x2, #0x80000000            	// #2147483648
  4061c4:	add	x2, x0, x2
  4061c8:	mov	x1, #0xffffffff            	// #4294967295
  4061cc:	cmp	x2, x1
  4061d0:	b.hi	4061e0 <ferror@plt+0x35f0>  // b.pmore
  4061d4:	ldp	x19, x20, [sp, #16]
  4061d8:	ldp	x29, x30, [sp], #32
  4061dc:	ret
  4061e0:	bl	402b80 <__errno_location@plt>
  4061e4:	mov	w1, #0x22                  	// #34
  4061e8:	str	w1, [x0]
  4061ec:	mov	x3, x20
  4061f0:	mov	x2, x19
  4061f4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4061f8:	add	x1, x1, #0xb30
  4061fc:	adrp	x0, 41a000 <ferror@plt+0x17410>
  406200:	ldr	w0, [x0, #904]
  406204:	bl	402bc0 <err@plt>
  406208:	stp	x29, x30, [sp, #-32]!
  40620c:	mov	x29, sp
  406210:	stp	x19, x20, [sp, #16]
  406214:	mov	x20, x0
  406218:	mov	x19, x1
  40621c:	bl	4061a8 <ferror@plt+0x35b8>
  406220:	add	w2, w0, #0x8, lsl #12
  406224:	mov	w1, #0xffff                	// #65535
  406228:	cmp	w2, w1
  40622c:	b.hi	40623c <ferror@plt+0x364c>  // b.pmore
  406230:	ldp	x19, x20, [sp, #16]
  406234:	ldp	x29, x30, [sp], #32
  406238:	ret
  40623c:	bl	402b80 <__errno_location@plt>
  406240:	mov	w1, #0x22                  	// #34
  406244:	str	w1, [x0]
  406248:	mov	x3, x20
  40624c:	mov	x2, x19
  406250:	adrp	x1, 408000 <ferror@plt+0x5410>
  406254:	add	x1, x1, #0xb30
  406258:	adrp	x0, 41a000 <ferror@plt+0x17410>
  40625c:	ldr	w0, [x0, #904]
  406260:	bl	402bc0 <err@plt>
  406264:	stp	x29, x30, [sp, #-16]!
  406268:	mov	x29, sp
  40626c:	mov	w2, #0xa                   	// #10
  406270:	bl	405794 <ferror@plt+0x2ba4>
  406274:	ldp	x29, x30, [sp], #16
  406278:	ret
  40627c:	stp	x29, x30, [sp, #-16]!
  406280:	mov	x29, sp
  406284:	mov	w2, #0x10                  	// #16
  406288:	bl	405794 <ferror@plt+0x2ba4>
  40628c:	ldp	x29, x30, [sp], #16
  406290:	ret
  406294:	stp	x29, x30, [sp, #-64]!
  406298:	mov	x29, sp
  40629c:	stp	x19, x20, [sp, #16]
  4062a0:	str	x21, [sp, #32]
  4062a4:	mov	x19, x0
  4062a8:	mov	x21, x1
  4062ac:	str	xzr, [sp, #56]
  4062b0:	bl	402b80 <__errno_location@plt>
  4062b4:	str	wzr, [x0]
  4062b8:	cbz	x19, 4062c8 <ferror@plt+0x36d8>
  4062bc:	mov	x20, x0
  4062c0:	ldrsb	w0, [x19]
  4062c4:	cbnz	w0, 4062e4 <ferror@plt+0x36f4>
  4062c8:	mov	x3, x19
  4062cc:	mov	x2, x21
  4062d0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4062d4:	add	x1, x1, #0xb30
  4062d8:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4062dc:	ldr	w0, [x0, #904]
  4062e0:	bl	402b20 <errx@plt>
  4062e4:	add	x1, sp, #0x38
  4062e8:	mov	x0, x19
  4062ec:	bl	4025e0 <strtod@plt>
  4062f0:	ldr	w0, [x20]
  4062f4:	cbnz	w0, 406320 <ferror@plt+0x3730>
  4062f8:	ldr	x0, [sp, #56]
  4062fc:	cmp	x0, x19
  406300:	b.eq	4062c8 <ferror@plt+0x36d8>  // b.none
  406304:	cbz	x0, 406310 <ferror@plt+0x3720>
  406308:	ldrsb	w0, [x0]
  40630c:	cbnz	w0, 4062c8 <ferror@plt+0x36d8>
  406310:	ldp	x19, x20, [sp, #16]
  406314:	ldr	x21, [sp, #32]
  406318:	ldp	x29, x30, [sp], #64
  40631c:	ret
  406320:	cmp	w0, #0x22
  406324:	b.ne	4062c8 <ferror@plt+0x36d8>  // b.any
  406328:	mov	x3, x19
  40632c:	mov	x2, x21
  406330:	adrp	x1, 408000 <ferror@plt+0x5410>
  406334:	add	x1, x1, #0xb30
  406338:	adrp	x0, 41a000 <ferror@plt+0x17410>
  40633c:	ldr	w0, [x0, #904]
  406340:	bl	402bc0 <err@plt>
  406344:	stp	x29, x30, [sp, #-64]!
  406348:	mov	x29, sp
  40634c:	stp	x19, x20, [sp, #16]
  406350:	str	x21, [sp, #32]
  406354:	mov	x19, x0
  406358:	mov	x21, x1
  40635c:	str	xzr, [sp, #56]
  406360:	bl	402b80 <__errno_location@plt>
  406364:	str	wzr, [x0]
  406368:	cbz	x19, 406378 <ferror@plt+0x3788>
  40636c:	mov	x20, x0
  406370:	ldrsb	w0, [x19]
  406374:	cbnz	w0, 406394 <ferror@plt+0x37a4>
  406378:	mov	x3, x19
  40637c:	mov	x2, x21
  406380:	adrp	x1, 408000 <ferror@plt+0x5410>
  406384:	add	x1, x1, #0xb30
  406388:	adrp	x0, 41a000 <ferror@plt+0x17410>
  40638c:	ldr	w0, [x0, #904]
  406390:	bl	402b20 <errx@plt>
  406394:	mov	w2, #0xa                   	// #10
  406398:	add	x1, sp, #0x38
  40639c:	mov	x0, x19
  4063a0:	bl	402970 <strtol@plt>
  4063a4:	ldr	w1, [x20]
  4063a8:	cbnz	w1, 4063d4 <ferror@plt+0x37e4>
  4063ac:	ldr	x1, [sp, #56]
  4063b0:	cmp	x1, x19
  4063b4:	b.eq	406378 <ferror@plt+0x3788>  // b.none
  4063b8:	cbz	x1, 4063c4 <ferror@plt+0x37d4>
  4063bc:	ldrsb	w1, [x1]
  4063c0:	cbnz	w1, 406378 <ferror@plt+0x3788>
  4063c4:	ldp	x19, x20, [sp, #16]
  4063c8:	ldr	x21, [sp, #32]
  4063cc:	ldp	x29, x30, [sp], #64
  4063d0:	ret
  4063d4:	cmp	w1, #0x22
  4063d8:	b.ne	406378 <ferror@plt+0x3788>  // b.any
  4063dc:	mov	x3, x19
  4063e0:	mov	x2, x21
  4063e4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4063e8:	add	x1, x1, #0xb30
  4063ec:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4063f0:	ldr	w0, [x0, #904]
  4063f4:	bl	402bc0 <err@plt>
  4063f8:	stp	x29, x30, [sp, #-64]!
  4063fc:	mov	x29, sp
  406400:	stp	x19, x20, [sp, #16]
  406404:	str	x21, [sp, #32]
  406408:	mov	x19, x0
  40640c:	mov	x21, x1
  406410:	str	xzr, [sp, #56]
  406414:	bl	402b80 <__errno_location@plt>
  406418:	str	wzr, [x0]
  40641c:	cbz	x19, 40642c <ferror@plt+0x383c>
  406420:	mov	x20, x0
  406424:	ldrsb	w0, [x19]
  406428:	cbnz	w0, 406448 <ferror@plt+0x3858>
  40642c:	mov	x3, x19
  406430:	mov	x2, x21
  406434:	adrp	x1, 408000 <ferror@plt+0x5410>
  406438:	add	x1, x1, #0xb30
  40643c:	adrp	x0, 41a000 <ferror@plt+0x17410>
  406440:	ldr	w0, [x0, #904]
  406444:	bl	402b20 <errx@plt>
  406448:	mov	w2, #0xa                   	// #10
  40644c:	add	x1, sp, #0x38
  406450:	mov	x0, x19
  406454:	bl	402560 <strtoul@plt>
  406458:	ldr	w1, [x20]
  40645c:	cbnz	w1, 406488 <ferror@plt+0x3898>
  406460:	ldr	x1, [sp, #56]
  406464:	cmp	x1, x19
  406468:	b.eq	40642c <ferror@plt+0x383c>  // b.none
  40646c:	cbz	x1, 406478 <ferror@plt+0x3888>
  406470:	ldrsb	w1, [x1]
  406474:	cbnz	w1, 40642c <ferror@plt+0x383c>
  406478:	ldp	x19, x20, [sp, #16]
  40647c:	ldr	x21, [sp, #32]
  406480:	ldp	x29, x30, [sp], #64
  406484:	ret
  406488:	cmp	w1, #0x22
  40648c:	b.ne	40642c <ferror@plt+0x383c>  // b.any
  406490:	mov	x3, x19
  406494:	mov	x2, x21
  406498:	adrp	x1, 408000 <ferror@plt+0x5410>
  40649c:	add	x1, x1, #0xb30
  4064a0:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4064a4:	ldr	w0, [x0, #904]
  4064a8:	bl	402bc0 <err@plt>
  4064ac:	stp	x29, x30, [sp, #-48]!
  4064b0:	mov	x29, sp
  4064b4:	stp	x19, x20, [sp, #16]
  4064b8:	mov	x20, x0
  4064bc:	mov	x19, x1
  4064c0:	add	x1, sp, #0x28
  4064c4:	bl	405e08 <ferror@plt+0x3218>
  4064c8:	cbz	w0, 4064f4 <ferror@plt+0x3904>
  4064cc:	bl	402b80 <__errno_location@plt>
  4064d0:	ldr	w0, [x0]
  4064d4:	cbz	w0, 406504 <ferror@plt+0x3914>
  4064d8:	mov	x3, x20
  4064dc:	mov	x2, x19
  4064e0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4064e4:	add	x1, x1, #0xb30
  4064e8:	adrp	x0, 41a000 <ferror@plt+0x17410>
  4064ec:	ldr	w0, [x0, #904]
  4064f0:	bl	402bc0 <err@plt>
  4064f4:	ldr	x0, [sp, #40]
  4064f8:	ldp	x19, x20, [sp, #16]
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	ret
  406504:	mov	x3, x20
  406508:	mov	x2, x19
  40650c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406510:	add	x1, x1, #0xb30
  406514:	adrp	x0, 41a000 <ferror@plt+0x17410>
  406518:	ldr	w0, [x0, #904]
  40651c:	bl	402b20 <errx@plt>
  406520:	stp	x29, x30, [sp, #-32]!
  406524:	mov	x29, sp
  406528:	str	x19, [sp, #16]
  40652c:	mov	x19, x1
  406530:	mov	x1, x2
  406534:	bl	406294 <ferror@plt+0x36a4>
  406538:	fcvtzs	d1, d0
  40653c:	str	d1, [x19]
  406540:	scvtf	d1, d1
  406544:	fsub	d0, d0, d1
  406548:	mov	x0, #0x848000000000        	// #145685290680320
  40654c:	movk	x0, #0x412e, lsl #48
  406550:	fmov	d1, x0
  406554:	fmul	d0, d0, d1
  406558:	fcvtzs	d0, d0
  40655c:	str	d0, [x19, #8]
  406560:	ldr	x19, [sp, #16]
  406564:	ldp	x29, x30, [sp], #32
  406568:	ret
  40656c:	mov	w2, w0
  406570:	mov	x0, x1
  406574:	and	w1, w2, #0xf000
  406578:	cmp	w1, #0x4, lsl #12
  40657c:	b.eq	4065c4 <ferror@plt+0x39d4>  // b.none
  406580:	cmp	w1, #0xa, lsl #12
  406584:	b.eq	4066f0 <ferror@plt+0x3b00>  // b.none
  406588:	cmp	w1, #0x2, lsl #12
  40658c:	b.eq	406700 <ferror@plt+0x3b10>  // b.none
  406590:	cmp	w1, #0x6, lsl #12
  406594:	b.eq	406710 <ferror@plt+0x3b20>  // b.none
  406598:	cmp	w1, #0xc, lsl #12
  40659c:	b.eq	406720 <ferror@plt+0x3b30>  // b.none
  4065a0:	cmp	w1, #0x1, lsl #12
  4065a4:	b.eq	406730 <ferror@plt+0x3b40>  // b.none
  4065a8:	mov	w3, #0x0                   	// #0
  4065ac:	cmp	w1, #0x8, lsl #12
  4065b0:	b.ne	4065d0 <ferror@plt+0x39e0>  // b.any
  4065b4:	mov	w1, #0x2d                  	// #45
  4065b8:	strb	w1, [x0]
  4065bc:	mov	w3, #0x1                   	// #1
  4065c0:	b	4065d0 <ferror@plt+0x39e0>
  4065c4:	mov	w1, #0x64                  	// #100
  4065c8:	strb	w1, [x0]
  4065cc:	mov	w3, #0x1                   	// #1
  4065d0:	tst	x2, #0x100
  4065d4:	mov	w1, #0x72                  	// #114
  4065d8:	mov	w4, #0x2d                  	// #45
  4065dc:	csel	w1, w1, w4, ne  // ne = any
  4065e0:	add	w4, w3, #0x1
  4065e4:	and	x5, x3, #0xffff
  4065e8:	strb	w1, [x0, x5]
  4065ec:	tst	x2, #0x80
  4065f0:	mov	w5, #0x77                  	// #119
  4065f4:	mov	w1, #0x2d                  	// #45
  4065f8:	csel	w5, w5, w1, ne  // ne = any
  4065fc:	add	w1, w3, #0x2
  406600:	and	w1, w1, #0xffff
  406604:	and	x4, x4, #0x3
  406608:	strb	w5, [x0, x4]
  40660c:	tbz	w2, #11, 406740 <ferror@plt+0x3b50>
  406610:	tst	x2, #0x40
  406614:	mov	w5, #0x73                  	// #115
  406618:	mov	w4, #0x53                  	// #83
  40661c:	csel	w5, w5, w4, ne  // ne = any
  406620:	add	w4, w3, #0x3
  406624:	and	x1, x1, #0xffff
  406628:	strb	w5, [x0, x1]
  40662c:	tst	x2, #0x20
  406630:	mov	w5, #0x72                  	// #114
  406634:	mov	w1, #0x2d                  	// #45
  406638:	csel	w5, w5, w1, ne  // ne = any
  40663c:	add	w1, w3, #0x4
  406640:	and	x4, x4, #0x7
  406644:	strb	w5, [x0, x4]
  406648:	tst	x2, #0x10
  40664c:	mov	w5, #0x77                  	// #119
  406650:	mov	w4, #0x2d                  	// #45
  406654:	csel	w5, w5, w4, ne  // ne = any
  406658:	add	w4, w3, #0x5
  40665c:	and	w4, w4, #0xffff
  406660:	and	x1, x1, #0xf
  406664:	strb	w5, [x0, x1]
  406668:	tbz	w2, #10, 406754 <ferror@plt+0x3b64>
  40666c:	tst	x2, #0x8
  406670:	mov	w5, #0x73                  	// #115
  406674:	mov	w1, #0x53                  	// #83
  406678:	csel	w5, w5, w1, ne  // ne = any
  40667c:	add	w1, w3, #0x6
  406680:	and	x4, x4, #0xffff
  406684:	strb	w5, [x0, x4]
  406688:	tst	x2, #0x4
  40668c:	mov	w5, #0x72                  	// #114
  406690:	mov	w4, #0x2d                  	// #45
  406694:	csel	w5, w5, w4, ne  // ne = any
  406698:	add	w4, w3, #0x7
  40669c:	and	x1, x1, #0xf
  4066a0:	strb	w5, [x0, x1]
  4066a4:	tst	x2, #0x2
  4066a8:	mov	w5, #0x77                  	// #119
  4066ac:	mov	w1, #0x2d                  	// #45
  4066b0:	csel	w5, w5, w1, ne  // ne = any
  4066b4:	add	w1, w3, #0x8
  4066b8:	and	w1, w1, #0xffff
  4066bc:	and	x4, x4, #0xf
  4066c0:	strb	w5, [x0, x4]
  4066c4:	tbz	w2, #9, 406768 <ferror@plt+0x3b78>
  4066c8:	tst	x2, #0x1
  4066cc:	mov	w2, #0x74                  	// #116
  4066d0:	mov	w4, #0x54                  	// #84
  4066d4:	csel	w2, w2, w4, ne  // ne = any
  4066d8:	and	x1, x1, #0xffff
  4066dc:	strb	w2, [x0, x1]
  4066e0:	add	w3, w3, #0x9
  4066e4:	and	x3, x3, #0xffff
  4066e8:	strb	wzr, [x0, x3]
  4066ec:	ret
  4066f0:	mov	w1, #0x6c                  	// #108
  4066f4:	strb	w1, [x0]
  4066f8:	mov	w3, #0x1                   	// #1
  4066fc:	b	4065d0 <ferror@plt+0x39e0>
  406700:	mov	w1, #0x63                  	// #99
  406704:	strb	w1, [x0]
  406708:	mov	w3, #0x1                   	// #1
  40670c:	b	4065d0 <ferror@plt+0x39e0>
  406710:	mov	w1, #0x62                  	// #98
  406714:	strb	w1, [x0]
  406718:	mov	w3, #0x1                   	// #1
  40671c:	b	4065d0 <ferror@plt+0x39e0>
  406720:	mov	w1, #0x73                  	// #115
  406724:	strb	w1, [x0]
  406728:	mov	w3, #0x1                   	// #1
  40672c:	b	4065d0 <ferror@plt+0x39e0>
  406730:	mov	w1, #0x70                  	// #112
  406734:	strb	w1, [x0]
  406738:	mov	w3, #0x1                   	// #1
  40673c:	b	4065d0 <ferror@plt+0x39e0>
  406740:	tst	x2, #0x40
  406744:	mov	w5, #0x78                  	// #120
  406748:	mov	w4, #0x2d                  	// #45
  40674c:	csel	w5, w5, w4, ne  // ne = any
  406750:	b	406620 <ferror@plt+0x3a30>
  406754:	tst	x2, #0x8
  406758:	mov	w5, #0x78                  	// #120
  40675c:	mov	w1, #0x2d                  	// #45
  406760:	csel	w5, w5, w1, ne  // ne = any
  406764:	b	40667c <ferror@plt+0x3a8c>
  406768:	tst	x2, #0x1
  40676c:	mov	w2, #0x78                  	// #120
  406770:	mov	w4, #0x2d                  	// #45
  406774:	csel	w2, w2, w4, ne  // ne = any
  406778:	b	4066d8 <ferror@plt+0x3ae8>
  40677c:	stp	x29, x30, [sp, #-80]!
  406780:	mov	x29, sp
  406784:	stp	x19, x20, [sp, #16]
  406788:	add	x5, sp, #0x28
  40678c:	tbz	w0, #1, 40679c <ferror@plt+0x3bac>
  406790:	mov	w2, #0x20                  	// #32
  406794:	strb	w2, [sp, #40]
  406798:	add	x5, sp, #0x29
  40679c:	cmp	x1, #0x3ff
  4067a0:	b.ls	406930 <ferror@plt+0x3d40>  // b.plast
  4067a4:	mov	x2, #0xfffff               	// #1048575
  4067a8:	cmp	x1, x2
  4067ac:	b.ls	406848 <ferror@plt+0x3c58>  // b.plast
  4067b0:	mov	x2, #0x3fffffff            	// #1073741823
  4067b4:	cmp	x1, x2
  4067b8:	b.ls	406850 <ferror@plt+0x3c60>  // b.plast
  4067bc:	mov	x2, #0xffffffffff          	// #1099511627775
  4067c0:	cmp	x1, x2
  4067c4:	b.ls	406858 <ferror@plt+0x3c68>  // b.plast
  4067c8:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4067cc:	cmp	x1, x2
  4067d0:	b.ls	406860 <ferror@plt+0x3c70>  // b.plast
  4067d4:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4067d8:	cmp	x1, x2
  4067dc:	mov	w19, #0x3c                  	// #60
  4067e0:	mov	w2, #0x46                  	// #70
  4067e4:	csel	w19, w19, w2, ls  // ls = plast
  4067e8:	sub	w4, w19, #0xa
  4067ec:	mov	w3, #0x6667                	// #26215
  4067f0:	movk	w3, #0x6666, lsl #16
  4067f4:	smull	x3, w4, w3
  4067f8:	asr	x3, x3, #34
  4067fc:	sub	w3, w3, w4, asr #31
  406800:	adrp	x2, 408000 <ferror@plt+0x5410>
  406804:	add	x2, x2, #0xb60
  406808:	ldrsb	w3, [x2, w3, sxtw]
  40680c:	lsr	x20, x1, x4
  406810:	mov	x2, #0xffffffffffffffff    	// #-1
  406814:	lsl	x2, x2, x4
  406818:	bic	x1, x1, x2
  40681c:	strb	w3, [x5]
  406820:	and	w2, w0, #0x1
  406824:	cmp	w3, #0x42
  406828:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40682c:	b.eq	406944 <ferror@plt+0x3d54>  // b.none
  406830:	mov	w2, #0x69                  	// #105
  406834:	strb	w2, [x5, #1]
  406838:	add	x2, x5, #0x3
  40683c:	mov	w3, #0x42                  	// #66
  406840:	strb	w3, [x5, #2]
  406844:	b	406948 <ferror@plt+0x3d58>
  406848:	mov	w19, #0x14                  	// #20
  40684c:	b	4067e8 <ferror@plt+0x3bf8>
  406850:	mov	w19, #0x1e                  	// #30
  406854:	b	4067e8 <ferror@plt+0x3bf8>
  406858:	mov	w19, #0x28                  	// #40
  40685c:	b	4067e8 <ferror@plt+0x3bf8>
  406860:	mov	w19, #0x32                  	// #50
  406864:	b	4067e8 <ferror@plt+0x3bf8>
  406868:	sub	w19, w19, #0x14
  40686c:	lsr	x19, x1, x19
  406870:	add	x19, x19, #0x32
  406874:	lsr	x19, x19, #2
  406878:	mov	x0, #0xf5c3                	// #62915
  40687c:	movk	x0, #0x5c28, lsl #16
  406880:	movk	x0, #0xc28f, lsl #32
  406884:	movk	x0, #0x28f5, lsl #48
  406888:	umulh	x19, x19, x0
  40688c:	lsr	x19, x19, #2
  406890:	cmp	x19, #0xa
  406894:	b.eq	4068e4 <ferror@plt+0x3cf4>  // b.none
  406898:	cbz	x19, 4068e8 <ferror@plt+0x3cf8>
  40689c:	bl	4026f0 <localeconv@plt>
  4068a0:	cbz	x0, 406918 <ferror@plt+0x3d28>
  4068a4:	ldr	x4, [x0]
  4068a8:	cbz	x4, 406924 <ferror@plt+0x3d34>
  4068ac:	ldrsb	w1, [x4]
  4068b0:	adrp	x0, 407000 <ferror@plt+0x4410>
  4068b4:	add	x0, x0, #0x850
  4068b8:	cmp	w1, #0x0
  4068bc:	csel	x4, x0, x4, eq  // eq = none
  4068c0:	add	x6, sp, #0x28
  4068c4:	mov	x5, x19
  4068c8:	mov	w3, w20
  4068cc:	adrp	x2, 408000 <ferror@plt+0x5410>
  4068d0:	add	x2, x2, #0xb68
  4068d4:	mov	x1, #0x20                  	// #32
  4068d8:	add	x0, sp, #0x30
  4068dc:	bl	4026e0 <snprintf@plt>
  4068e0:	b	406904 <ferror@plt+0x3d14>
  4068e4:	add	w20, w20, #0x1
  4068e8:	add	x4, sp, #0x28
  4068ec:	mov	w3, w20
  4068f0:	adrp	x2, 408000 <ferror@plt+0x5410>
  4068f4:	add	x2, x2, #0xb78
  4068f8:	mov	x1, #0x20                  	// #32
  4068fc:	add	x0, sp, #0x30
  406900:	bl	4026e0 <snprintf@plt>
  406904:	add	x0, sp, #0x30
  406908:	bl	402830 <strdup@plt>
  40690c:	ldp	x19, x20, [sp, #16]
  406910:	ldp	x29, x30, [sp], #80
  406914:	ret
  406918:	adrp	x4, 407000 <ferror@plt+0x4410>
  40691c:	add	x4, x4, #0x850
  406920:	b	4068c0 <ferror@plt+0x3cd0>
  406924:	adrp	x4, 407000 <ferror@plt+0x4410>
  406928:	add	x4, x4, #0x850
  40692c:	b	4068c0 <ferror@plt+0x3cd0>
  406930:	mov	w20, w1
  406934:	mov	w1, #0x42                  	// #66
  406938:	strb	w1, [x5]
  40693c:	mov	w19, #0xa                   	// #10
  406940:	mov	x1, #0x0                   	// #0
  406944:	add	x2, x5, #0x1
  406948:	strb	wzr, [x2]
  40694c:	cbz	x1, 4068e8 <ferror@plt+0x3cf8>
  406950:	tbz	w0, #2, 406868 <ferror@plt+0x3c78>
  406954:	sub	w19, w19, #0x14
  406958:	lsr	x19, x1, x19
  40695c:	add	x19, x19, #0x5
  406960:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406964:	movk	x0, #0xcccd
  406968:	umulh	x19, x19, x0
  40696c:	lsr	x19, x19, #3
  406970:	umulh	x0, x19, x0
  406974:	lsr	x0, x0, #3
  406978:	add	x0, x0, x0, lsl #2
  40697c:	cmp	x19, x0, lsl #1
  406980:	b.ne	406898 <ferror@plt+0x3ca8>  // b.any
  406984:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406988:	movk	x0, #0xcccd
  40698c:	umulh	x19, x19, x0
  406990:	lsr	x19, x19, #3
  406994:	b	406898 <ferror@plt+0x3ca8>
  406998:	cbz	x0, 406a78 <ferror@plt+0x3e88>
  40699c:	stp	x29, x30, [sp, #-64]!
  4069a0:	mov	x29, sp
  4069a4:	stp	x19, x20, [sp, #16]
  4069a8:	stp	x21, x22, [sp, #32]
  4069ac:	stp	x23, x24, [sp, #48]
  4069b0:	mov	x19, x0
  4069b4:	mov	x24, x1
  4069b8:	mov	x22, x2
  4069bc:	mov	x23, x3
  4069c0:	ldrsb	w4, [x0]
  4069c4:	cbz	w4, 406a80 <ferror@plt+0x3e90>
  4069c8:	cmp	x1, #0x0
  4069cc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4069d0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4069d4:	b.eq	406a88 <ferror@plt+0x3e98>  // b.none
  4069d8:	mov	x21, #0x0                   	// #0
  4069dc:	mov	x0, #0x0                   	// #0
  4069e0:	b	406a38 <ferror@plt+0x3e48>
  4069e4:	ldrsb	w1, [x19, #1]
  4069e8:	mov	x20, x19
  4069ec:	cbnz	w1, 4069f4 <ferror@plt+0x3e04>
  4069f0:	add	x20, x19, #0x1
  4069f4:	cmp	x0, #0x0
  4069f8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4069fc:	b.eq	406a30 <ferror@plt+0x3e40>  // b.none
  406a00:	cmp	x0, x20
  406a04:	b.cs	406a98 <ferror@plt+0x3ea8>  // b.hs, b.nlast
  406a08:	sub	x1, x20, x0
  406a0c:	blr	x23
  406a10:	cmn	w0, #0x1
  406a14:	b.eq	406a64 <ferror@plt+0x3e74>  // b.none
  406a18:	add	x1, x21, #0x1
  406a1c:	str	w0, [x24, x21, lsl #2]
  406a20:	ldrsb	w0, [x20]
  406a24:	cbz	w0, 406a5c <ferror@plt+0x3e6c>
  406a28:	mov	x21, x1
  406a2c:	mov	x0, #0x0                   	// #0
  406a30:	ldrsb	w4, [x19, #1]!
  406a34:	cbz	w4, 406a60 <ferror@plt+0x3e70>
  406a38:	cmp	x22, x21
  406a3c:	b.ls	406a90 <ferror@plt+0x3ea0>  // b.plast
  406a40:	cmp	x0, #0x0
  406a44:	csel	x0, x0, x19, ne  // ne = any
  406a48:	cmp	w4, #0x2c
  406a4c:	b.eq	4069e4 <ferror@plt+0x3df4>  // b.none
  406a50:	ldrsb	w1, [x19, #1]
  406a54:	cbz	w1, 4069f0 <ferror@plt+0x3e00>
  406a58:	b	406a30 <ferror@plt+0x3e40>
  406a5c:	mov	x21, x1
  406a60:	mov	w0, w21
  406a64:	ldp	x19, x20, [sp, #16]
  406a68:	ldp	x21, x22, [sp, #32]
  406a6c:	ldp	x23, x24, [sp, #48]
  406a70:	ldp	x29, x30, [sp], #64
  406a74:	ret
  406a78:	mov	w0, #0xffffffff            	// #-1
  406a7c:	ret
  406a80:	mov	w0, #0xffffffff            	// #-1
  406a84:	b	406a64 <ferror@plt+0x3e74>
  406a88:	mov	w0, #0xffffffff            	// #-1
  406a8c:	b	406a64 <ferror@plt+0x3e74>
  406a90:	mov	w0, #0xfffffffe            	// #-2
  406a94:	b	406a64 <ferror@plt+0x3e74>
  406a98:	mov	w0, #0xffffffff            	// #-1
  406a9c:	b	406a64 <ferror@plt+0x3e74>
  406aa0:	cbz	x0, 406b18 <ferror@plt+0x3f28>
  406aa4:	stp	x29, x30, [sp, #-32]!
  406aa8:	mov	x29, sp
  406aac:	str	x19, [sp, #16]
  406ab0:	mov	x19, x3
  406ab4:	mov	x3, x4
  406ab8:	ldrsb	w4, [x0]
  406abc:	cmp	x19, #0x0
  406ac0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406ac4:	b.eq	406b20 <ferror@plt+0x3f30>  // b.none
  406ac8:	ldr	x5, [x19]
  406acc:	cmp	x5, x2
  406ad0:	b.hi	406b28 <ferror@plt+0x3f38>  // b.pmore
  406ad4:	cmp	w4, #0x2b
  406ad8:	b.eq	406b10 <ferror@plt+0x3f20>  // b.none
  406adc:	str	xzr, [x19]
  406ae0:	ldr	x4, [x19]
  406ae4:	sub	x2, x2, x4
  406ae8:	add	x1, x1, x4, lsl #2
  406aec:	bl	406998 <ferror@plt+0x3da8>
  406af0:	cmp	w0, #0x0
  406af4:	b.le	406b04 <ferror@plt+0x3f14>
  406af8:	ldr	x1, [x19]
  406afc:	add	x1, x1, w0, sxtw
  406b00:	str	x1, [x19]
  406b04:	ldr	x19, [sp, #16]
  406b08:	ldp	x29, x30, [sp], #32
  406b0c:	ret
  406b10:	add	x0, x0, #0x1
  406b14:	b	406ae0 <ferror@plt+0x3ef0>
  406b18:	mov	w0, #0xffffffff            	// #-1
  406b1c:	ret
  406b20:	mov	w0, #0xffffffff            	// #-1
  406b24:	b	406b04 <ferror@plt+0x3f14>
  406b28:	mov	w0, #0xffffffff            	// #-1
  406b2c:	b	406b04 <ferror@plt+0x3f14>
  406b30:	cmp	x2, #0x0
  406b34:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406b38:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406b3c:	b.eq	406c18 <ferror@plt+0x4028>  // b.none
  406b40:	stp	x29, x30, [sp, #-64]!
  406b44:	mov	x29, sp
  406b48:	stp	x19, x20, [sp, #16]
  406b4c:	stp	x21, x22, [sp, #32]
  406b50:	str	x23, [sp, #48]
  406b54:	mov	x19, x0
  406b58:	mov	x21, x1
  406b5c:	mov	x22, x2
  406b60:	mov	x0, #0x0                   	// #0
  406b64:	mov	w23, #0x1                   	// #1
  406b68:	b	406bdc <ferror@plt+0x3fec>
  406b6c:	ldrsb	w1, [x19, #1]
  406b70:	mov	x20, x19
  406b74:	cbnz	w1, 406b7c <ferror@plt+0x3f8c>
  406b78:	add	x20, x19, #0x1
  406b7c:	cmp	x0, #0x0
  406b80:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406b84:	b.eq	406bd8 <ferror@plt+0x3fe8>  // b.none
  406b88:	cmp	x0, x20
  406b8c:	b.cs	406c20 <ferror@plt+0x4030>  // b.hs, b.nlast
  406b90:	sub	x1, x20, x0
  406b94:	blr	x22
  406b98:	tbnz	w0, #31, 406c04 <ferror@plt+0x4014>
  406b9c:	add	w1, w0, #0x7
  406ba0:	cmp	w0, #0x0
  406ba4:	csel	w1, w1, w0, lt  // lt = tstop
  406ba8:	asr	w1, w1, #3
  406bac:	negs	w3, w0
  406bb0:	and	w0, w0, #0x7
  406bb4:	and	w3, w3, #0x7
  406bb8:	csneg	w0, w0, w3, mi  // mi = first
  406bbc:	lsl	w3, w23, w0
  406bc0:	ldrb	w0, [x21, w1, sxtw]
  406bc4:	orr	w3, w3, w0
  406bc8:	strb	w3, [x21, w1, sxtw]
  406bcc:	ldrsb	w0, [x20]
  406bd0:	cbz	w0, 406c28 <ferror@plt+0x4038>
  406bd4:	mov	x0, #0x0                   	// #0
  406bd8:	add	x19, x19, #0x1
  406bdc:	ldrsb	w1, [x19]
  406be0:	cbz	w1, 406c00 <ferror@plt+0x4010>
  406be4:	cmp	x0, #0x0
  406be8:	csel	x0, x0, x19, ne  // ne = any
  406bec:	cmp	w1, #0x2c
  406bf0:	b.eq	406b6c <ferror@plt+0x3f7c>  // b.none
  406bf4:	ldrsb	w1, [x19, #1]
  406bf8:	cbz	w1, 406b78 <ferror@plt+0x3f88>
  406bfc:	b	406bd8 <ferror@plt+0x3fe8>
  406c00:	mov	w0, #0x0                   	// #0
  406c04:	ldp	x19, x20, [sp, #16]
  406c08:	ldp	x21, x22, [sp, #32]
  406c0c:	ldr	x23, [sp, #48]
  406c10:	ldp	x29, x30, [sp], #64
  406c14:	ret
  406c18:	mov	w0, #0xffffffea            	// #-22
  406c1c:	ret
  406c20:	mov	w0, #0xffffffff            	// #-1
  406c24:	b	406c04 <ferror@plt+0x4014>
  406c28:	mov	w0, #0x0                   	// #0
  406c2c:	b	406c04 <ferror@plt+0x4014>
  406c30:	cmp	x2, #0x0
  406c34:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406c38:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406c3c:	b.eq	406ce8 <ferror@plt+0x40f8>  // b.none
  406c40:	stp	x29, x30, [sp, #-48]!
  406c44:	mov	x29, sp
  406c48:	stp	x19, x20, [sp, #16]
  406c4c:	stp	x21, x22, [sp, #32]
  406c50:	mov	x19, x0
  406c54:	mov	x21, x1
  406c58:	mov	x22, x2
  406c5c:	mov	x0, #0x0                   	// #0
  406c60:	b	406cb0 <ferror@plt+0x40c0>
  406c64:	ldrsb	w1, [x19, #1]
  406c68:	mov	x20, x19
  406c6c:	cbnz	w1, 406c74 <ferror@plt+0x4084>
  406c70:	add	x20, x19, #0x1
  406c74:	cmp	x0, #0x0
  406c78:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406c7c:	b.eq	406cac <ferror@plt+0x40bc>  // b.none
  406c80:	cmp	x0, x20
  406c84:	b.cs	406cf0 <ferror@plt+0x4100>  // b.hs, b.nlast
  406c88:	sub	x1, x20, x0
  406c8c:	blr	x22
  406c90:	tbnz	x0, #63, 406cd8 <ferror@plt+0x40e8>
  406c94:	ldr	x3, [x21]
  406c98:	orr	x0, x3, x0
  406c9c:	str	x0, [x21]
  406ca0:	ldrsb	w0, [x20]
  406ca4:	cbz	w0, 406cf8 <ferror@plt+0x4108>
  406ca8:	mov	x0, #0x0                   	// #0
  406cac:	add	x19, x19, #0x1
  406cb0:	ldrsb	w3, [x19]
  406cb4:	cbz	w3, 406cd4 <ferror@plt+0x40e4>
  406cb8:	cmp	x0, #0x0
  406cbc:	csel	x0, x0, x19, ne  // ne = any
  406cc0:	cmp	w3, #0x2c
  406cc4:	b.eq	406c64 <ferror@plt+0x4074>  // b.none
  406cc8:	ldrsb	w1, [x19, #1]
  406ccc:	cbz	w1, 406c70 <ferror@plt+0x4080>
  406cd0:	b	406cac <ferror@plt+0x40bc>
  406cd4:	mov	w0, #0x0                   	// #0
  406cd8:	ldp	x19, x20, [sp, #16]
  406cdc:	ldp	x21, x22, [sp, #32]
  406ce0:	ldp	x29, x30, [sp], #48
  406ce4:	ret
  406ce8:	mov	w0, #0xffffffea            	// #-22
  406cec:	ret
  406cf0:	mov	w0, #0xffffffff            	// #-1
  406cf4:	b	406cd8 <ferror@plt+0x40e8>
  406cf8:	mov	w0, #0x0                   	// #0
  406cfc:	b	406cd8 <ferror@plt+0x40e8>
  406d00:	stp	x29, x30, [sp, #-80]!
  406d04:	mov	x29, sp
  406d08:	str	xzr, [sp, #72]
  406d0c:	cbz	x0, 406e58 <ferror@plt+0x4268>
  406d10:	stp	x19, x20, [sp, #16]
  406d14:	stp	x21, x22, [sp, #32]
  406d18:	str	x23, [sp, #48]
  406d1c:	mov	x19, x0
  406d20:	mov	x23, x1
  406d24:	mov	x20, x2
  406d28:	mov	w21, w3
  406d2c:	str	w3, [x1]
  406d30:	str	w3, [x2]
  406d34:	bl	402b80 <__errno_location@plt>
  406d38:	mov	x22, x0
  406d3c:	str	wzr, [x0]
  406d40:	ldrsb	w0, [x19]
  406d44:	cmp	w0, #0x3a
  406d48:	b.eq	406da4 <ferror@plt+0x41b4>  // b.none
  406d4c:	mov	w2, #0xa                   	// #10
  406d50:	add	x1, sp, #0x48
  406d54:	mov	x0, x19
  406d58:	bl	402970 <strtol@plt>
  406d5c:	str	w0, [x23]
  406d60:	str	w0, [x20]
  406d64:	ldr	w0, [x22]
  406d68:	cbnz	w0, 406e88 <ferror@plt+0x4298>
  406d6c:	ldr	x1, [sp, #72]
  406d70:	cmp	x1, #0x0
  406d74:	ccmp	x1, x19, #0x4, ne  // ne = any
  406d78:	b.eq	406e9c <ferror@plt+0x42ac>  // b.none
  406d7c:	ldrsb	w2, [x1]
  406d80:	cmp	w2, #0x3a
  406d84:	b.eq	406dec <ferror@plt+0x41fc>  // b.none
  406d88:	cmp	w2, #0x2d
  406d8c:	b.eq	406e08 <ferror@plt+0x4218>  // b.none
  406d90:	ldp	x19, x20, [sp, #16]
  406d94:	ldp	x21, x22, [sp, #32]
  406d98:	ldr	x23, [sp, #48]
  406d9c:	ldp	x29, x30, [sp], #80
  406da0:	ret
  406da4:	add	x19, x19, #0x1
  406da8:	mov	w2, #0xa                   	// #10
  406dac:	add	x1, sp, #0x48
  406db0:	mov	x0, x19
  406db4:	bl	402970 <strtol@plt>
  406db8:	str	w0, [x20]
  406dbc:	ldr	w0, [x22]
  406dc0:	cbnz	w0, 406e60 <ferror@plt+0x4270>
  406dc4:	ldr	x0, [sp, #72]
  406dc8:	cbz	x0, 406e74 <ferror@plt+0x4284>
  406dcc:	ldrsb	w1, [x0]
  406dd0:	cmp	w1, #0x0
  406dd4:	ccmp	x0, x19, #0x4, eq  // eq = none
  406dd8:	csetm	w0, eq  // eq = none
  406ddc:	ldp	x19, x20, [sp, #16]
  406de0:	ldp	x21, x22, [sp, #32]
  406de4:	ldr	x23, [sp, #48]
  406de8:	b	406d9c <ferror@plt+0x41ac>
  406dec:	ldrsb	w2, [x1, #1]
  406df0:	cbnz	w2, 406e08 <ferror@plt+0x4218>
  406df4:	str	w21, [x20]
  406df8:	ldp	x19, x20, [sp, #16]
  406dfc:	ldp	x21, x22, [sp, #32]
  406e00:	ldr	x23, [sp, #48]
  406e04:	b	406d9c <ferror@plt+0x41ac>
  406e08:	add	x19, x1, #0x1
  406e0c:	str	xzr, [sp, #72]
  406e10:	str	wzr, [x22]
  406e14:	mov	w2, #0xa                   	// #10
  406e18:	add	x1, sp, #0x48
  406e1c:	mov	x0, x19
  406e20:	bl	402970 <strtol@plt>
  406e24:	str	w0, [x20]
  406e28:	ldr	w0, [x22]
  406e2c:	cbnz	w0, 406eb0 <ferror@plt+0x42c0>
  406e30:	ldr	x0, [sp, #72]
  406e34:	cbz	x0, 406ec4 <ferror@plt+0x42d4>
  406e38:	ldrsb	w1, [x0]
  406e3c:	cmp	w1, #0x0
  406e40:	ccmp	x0, x19, #0x4, eq  // eq = none
  406e44:	csetm	w0, eq  // eq = none
  406e48:	ldp	x19, x20, [sp, #16]
  406e4c:	ldp	x21, x22, [sp, #32]
  406e50:	ldr	x23, [sp, #48]
  406e54:	b	406d9c <ferror@plt+0x41ac>
  406e58:	mov	w0, #0x0                   	// #0
  406e5c:	b	406d9c <ferror@plt+0x41ac>
  406e60:	mov	w0, #0xffffffff            	// #-1
  406e64:	ldp	x19, x20, [sp, #16]
  406e68:	ldp	x21, x22, [sp, #32]
  406e6c:	ldr	x23, [sp, #48]
  406e70:	b	406d9c <ferror@plt+0x41ac>
  406e74:	mov	w0, #0xffffffff            	// #-1
  406e78:	ldp	x19, x20, [sp, #16]
  406e7c:	ldp	x21, x22, [sp, #32]
  406e80:	ldr	x23, [sp, #48]
  406e84:	b	406d9c <ferror@plt+0x41ac>
  406e88:	mov	w0, #0xffffffff            	// #-1
  406e8c:	ldp	x19, x20, [sp, #16]
  406e90:	ldp	x21, x22, [sp, #32]
  406e94:	ldr	x23, [sp, #48]
  406e98:	b	406d9c <ferror@plt+0x41ac>
  406e9c:	mov	w0, #0xffffffff            	// #-1
  406ea0:	ldp	x19, x20, [sp, #16]
  406ea4:	ldp	x21, x22, [sp, #32]
  406ea8:	ldr	x23, [sp, #48]
  406eac:	b	406d9c <ferror@plt+0x41ac>
  406eb0:	mov	w0, #0xffffffff            	// #-1
  406eb4:	ldp	x19, x20, [sp, #16]
  406eb8:	ldp	x21, x22, [sp, #32]
  406ebc:	ldr	x23, [sp, #48]
  406ec0:	b	406d9c <ferror@plt+0x41ac>
  406ec4:	mov	w0, #0xffffffff            	// #-1
  406ec8:	ldp	x19, x20, [sp, #16]
  406ecc:	ldp	x21, x22, [sp, #32]
  406ed0:	ldr	x23, [sp, #48]
  406ed4:	b	406d9c <ferror@plt+0x41ac>
  406ed8:	cmp	x0, #0x0
  406edc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406ee0:	b.eq	406fa8 <ferror@plt+0x43b8>  // b.none
  406ee4:	stp	x29, x30, [sp, #-80]!
  406ee8:	mov	x29, sp
  406eec:	stp	x19, x20, [sp, #16]
  406ef0:	stp	x21, x22, [sp, #32]
  406ef4:	stp	x23, x24, [sp, #48]
  406ef8:	mov	x20, x1
  406efc:	add	x24, sp, #0x40
  406f00:	add	x23, sp, #0x48
  406f04:	b	406f34 <ferror@plt+0x4344>
  406f08:	cmp	x19, #0x0
  406f0c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406f10:	ccmp	x21, x22, #0x0, ne  // ne = any
  406f14:	b.ne	406f90 <ferror@plt+0x43a0>  // b.any
  406f18:	mov	x2, x21
  406f1c:	mov	x1, x20
  406f20:	mov	x0, x19
  406f24:	bl	402780 <strncmp@plt>
  406f28:	cbnz	w0, 406f90 <ferror@plt+0x43a0>
  406f2c:	add	x0, x19, x21
  406f30:	add	x20, x20, x22
  406f34:	mov	x1, x24
  406f38:	bl	405678 <ferror@plt+0x2a88>
  406f3c:	mov	x19, x0
  406f40:	mov	x1, x23
  406f44:	mov	x0, x20
  406f48:	bl	405678 <ferror@plt+0x2a88>
  406f4c:	mov	x20, x0
  406f50:	ldr	x21, [sp, #64]
  406f54:	ldr	x22, [sp, #72]
  406f58:	adds	x0, x21, x22
  406f5c:	b.eq	406f88 <ferror@plt+0x4398>  // b.none
  406f60:	cmp	x0, #0x1
  406f64:	b.ne	406f08 <ferror@plt+0x4318>  // b.any
  406f68:	cbz	x19, 406f78 <ferror@plt+0x4388>
  406f6c:	ldrsb	w0, [x19]
  406f70:	cmp	w0, #0x2f
  406f74:	b.eq	406f88 <ferror@plt+0x4398>  // b.none
  406f78:	cbz	x20, 406f90 <ferror@plt+0x43a0>
  406f7c:	ldrsb	w0, [x20]
  406f80:	cmp	w0, #0x2f
  406f84:	b.ne	406f08 <ferror@plt+0x4318>  // b.any
  406f88:	mov	w0, #0x1                   	// #1
  406f8c:	b	406f94 <ferror@plt+0x43a4>
  406f90:	mov	w0, #0x0                   	// #0
  406f94:	ldp	x19, x20, [sp, #16]
  406f98:	ldp	x21, x22, [sp, #32]
  406f9c:	ldp	x23, x24, [sp, #48]
  406fa0:	ldp	x29, x30, [sp], #80
  406fa4:	ret
  406fa8:	mov	w0, #0x0                   	// #0
  406fac:	ret
  406fb0:	stp	x29, x30, [sp, #-64]!
  406fb4:	mov	x29, sp
  406fb8:	stp	x19, x20, [sp, #16]
  406fbc:	mov	x19, x0
  406fc0:	orr	x0, x0, x1
  406fc4:	cbz	x0, 407048 <ferror@plt+0x4458>
  406fc8:	stp	x21, x22, [sp, #32]
  406fcc:	mov	x21, x1
  406fd0:	mov	x22, x2
  406fd4:	cbz	x19, 40705c <ferror@plt+0x446c>
  406fd8:	cbz	x1, 407074 <ferror@plt+0x4484>
  406fdc:	stp	x23, x24, [sp, #48]
  406fe0:	mov	x0, x19
  406fe4:	bl	402570 <strlen@plt>
  406fe8:	mov	x23, x0
  406fec:	mvn	x0, x0
  406ff0:	mov	x20, #0x0                   	// #0
  406ff4:	cmp	x0, x22
  406ff8:	b.cc	407088 <ferror@plt+0x4498>  // b.lo, b.ul, b.last
  406ffc:	add	x24, x23, x22
  407000:	add	x0, x24, #0x1
  407004:	bl	402720 <malloc@plt>
  407008:	mov	x20, x0
  40700c:	cbz	x0, 407094 <ferror@plt+0x44a4>
  407010:	mov	x2, x23
  407014:	mov	x1, x19
  407018:	bl	402520 <memcpy@plt>
  40701c:	mov	x2, x22
  407020:	mov	x1, x21
  407024:	add	x0, x20, x23
  407028:	bl	402520 <memcpy@plt>
  40702c:	strb	wzr, [x20, x24]
  407030:	ldp	x21, x22, [sp, #32]
  407034:	ldp	x23, x24, [sp, #48]
  407038:	mov	x0, x20
  40703c:	ldp	x19, x20, [sp, #16]
  407040:	ldp	x29, x30, [sp], #64
  407044:	ret
  407048:	adrp	x0, 407000 <ferror@plt+0x4410>
  40704c:	add	x0, x0, #0x9f8
  407050:	bl	402830 <strdup@plt>
  407054:	mov	x20, x0
  407058:	b	407038 <ferror@plt+0x4448>
  40705c:	mov	x1, x2
  407060:	mov	x0, x21
  407064:	bl	402a20 <strndup@plt>
  407068:	mov	x20, x0
  40706c:	ldp	x21, x22, [sp, #32]
  407070:	b	407038 <ferror@plt+0x4448>
  407074:	mov	x0, x19
  407078:	bl	402830 <strdup@plt>
  40707c:	mov	x20, x0
  407080:	ldp	x21, x22, [sp, #32]
  407084:	b	407038 <ferror@plt+0x4448>
  407088:	ldp	x21, x22, [sp, #32]
  40708c:	ldp	x23, x24, [sp, #48]
  407090:	b	407038 <ferror@plt+0x4448>
  407094:	ldp	x21, x22, [sp, #32]
  407098:	ldp	x23, x24, [sp, #48]
  40709c:	b	407038 <ferror@plt+0x4448>
  4070a0:	stp	x29, x30, [sp, #-32]!
  4070a4:	mov	x29, sp
  4070a8:	stp	x19, x20, [sp, #16]
  4070ac:	mov	x20, x0
  4070b0:	mov	x19, x1
  4070b4:	mov	x2, #0x0                   	// #0
  4070b8:	cbz	x1, 4070c8 <ferror@plt+0x44d8>
  4070bc:	mov	x0, x1
  4070c0:	bl	402570 <strlen@plt>
  4070c4:	mov	x2, x0
  4070c8:	mov	x1, x19
  4070cc:	mov	x0, x20
  4070d0:	bl	406fb0 <ferror@plt+0x43c0>
  4070d4:	ldp	x19, x20, [sp, #16]
  4070d8:	ldp	x29, x30, [sp], #32
  4070dc:	ret
  4070e0:	stp	x29, x30, [sp, #-288]!
  4070e4:	mov	x29, sp
  4070e8:	str	x19, [sp, #16]
  4070ec:	mov	x19, x0
  4070f0:	str	x2, [sp, #240]
  4070f4:	str	x3, [sp, #248]
  4070f8:	str	x4, [sp, #256]
  4070fc:	str	x5, [sp, #264]
  407100:	str	x6, [sp, #272]
  407104:	str	x7, [sp, #280]
  407108:	str	q0, [sp, #112]
  40710c:	str	q1, [sp, #128]
  407110:	str	q2, [sp, #144]
  407114:	str	q3, [sp, #160]
  407118:	str	q4, [sp, #176]
  40711c:	str	q5, [sp, #192]
  407120:	str	q6, [sp, #208]
  407124:	str	q7, [sp, #224]
  407128:	add	x0, sp, #0x120
  40712c:	str	x0, [sp, #80]
  407130:	str	x0, [sp, #88]
  407134:	add	x0, sp, #0xf0
  407138:	str	x0, [sp, #96]
  40713c:	mov	w0, #0xffffffd0            	// #-48
  407140:	str	w0, [sp, #104]
  407144:	mov	w0, #0xffffff80            	// #-128
  407148:	str	w0, [sp, #108]
  40714c:	ldp	x2, x3, [sp, #80]
  407150:	stp	x2, x3, [sp, #32]
  407154:	ldp	x2, x3, [sp, #96]
  407158:	stp	x2, x3, [sp, #48]
  40715c:	add	x2, sp, #0x20
  407160:	add	x0, sp, #0x48
  407164:	bl	402a10 <vasprintf@plt>
  407168:	tbnz	w0, #31, 407198 <ferror@plt+0x45a8>
  40716c:	sxtw	x2, w0
  407170:	ldr	x1, [sp, #72]
  407174:	mov	x0, x19
  407178:	bl	406fb0 <ferror@plt+0x43c0>
  40717c:	mov	x19, x0
  407180:	ldr	x0, [sp, #72]
  407184:	bl	4029b0 <free@plt>
  407188:	mov	x0, x19
  40718c:	ldr	x19, [sp, #16]
  407190:	ldp	x29, x30, [sp], #288
  407194:	ret
  407198:	mov	x19, #0x0                   	// #0
  40719c:	b	407188 <ferror@plt+0x4598>
  4071a0:	stp	x29, x30, [sp, #-80]!
  4071a4:	mov	x29, sp
  4071a8:	stp	x19, x20, [sp, #16]
  4071ac:	stp	x21, x22, [sp, #32]
  4071b0:	mov	x19, x0
  4071b4:	ldr	x21, [x0]
  4071b8:	ldrsb	w0, [x21]
  4071bc:	cbz	w0, 4072f0 <ferror@plt+0x4700>
  4071c0:	stp	x23, x24, [sp, #48]
  4071c4:	mov	x24, x1
  4071c8:	mov	x22, x2
  4071cc:	mov	w23, w3
  4071d0:	mov	x1, x2
  4071d4:	mov	x0, x21
  4071d8:	bl	402a30 <strspn@plt>
  4071dc:	add	x20, x21, x0
  4071e0:	ldrsb	w21, [x21, x0]
  4071e4:	cbz	w21, 40725c <ferror@plt+0x466c>
  4071e8:	cbz	w23, 4072c0 <ferror@plt+0x46d0>
  4071ec:	mov	w1, w21
  4071f0:	adrp	x0, 408000 <ferror@plt+0x5410>
  4071f4:	add	x0, x0, #0xb80
  4071f8:	bl	402a40 <strchr@plt>
  4071fc:	cbz	x0, 40727c <ferror@plt+0x468c>
  407200:	strb	w21, [sp, #72]
  407204:	strb	wzr, [sp, #73]
  407208:	add	x23, x20, #0x1
  40720c:	add	x1, sp, #0x48
  407210:	mov	x0, x23
  407214:	bl	4056ec <ferror@plt+0x2afc>
  407218:	str	x0, [x24]
  40721c:	add	x1, x20, x0
  407220:	ldrsb	w1, [x1, #1]
  407224:	cmp	w1, #0x0
  407228:	ccmp	w21, w1, #0x0, ne  // ne = any
  40722c:	b.ne	40726c <ferror@plt+0x467c>  // b.any
  407230:	add	x0, x0, #0x2
  407234:	add	x21, x20, x0
  407238:	ldrsb	w1, [x20, x0]
  40723c:	cbz	w1, 40724c <ferror@plt+0x465c>
  407240:	mov	x0, x22
  407244:	bl	402a40 <strchr@plt>
  407248:	cbz	x0, 40726c <ferror@plt+0x467c>
  40724c:	str	x21, [x19]
  407250:	mov	x20, x23
  407254:	ldp	x23, x24, [sp, #48]
  407258:	b	4072dc <ferror@plt+0x46ec>
  40725c:	str	x20, [x19]
  407260:	mov	x20, #0x0                   	// #0
  407264:	ldp	x23, x24, [sp, #48]
  407268:	b	4072dc <ferror@plt+0x46ec>
  40726c:	str	x20, [x19]
  407270:	mov	x20, #0x0                   	// #0
  407274:	ldp	x23, x24, [sp, #48]
  407278:	b	4072dc <ferror@plt+0x46ec>
  40727c:	mov	x1, x22
  407280:	mov	x0, x20
  407284:	bl	4056ec <ferror@plt+0x2afc>
  407288:	str	x0, [x24]
  40728c:	add	x21, x20, x0
  407290:	ldrsb	w1, [x20, x0]
  407294:	cbz	w1, 4072a4 <ferror@plt+0x46b4>
  407298:	mov	x0, x22
  40729c:	bl	402a40 <strchr@plt>
  4072a0:	cbz	x0, 4072b0 <ferror@plt+0x46c0>
  4072a4:	str	x21, [x19]
  4072a8:	ldp	x23, x24, [sp, #48]
  4072ac:	b	4072dc <ferror@plt+0x46ec>
  4072b0:	str	x20, [x19]
  4072b4:	mov	x20, x0
  4072b8:	ldp	x23, x24, [sp, #48]
  4072bc:	b	4072dc <ferror@plt+0x46ec>
  4072c0:	mov	x1, x22
  4072c4:	mov	x0, x20
  4072c8:	bl	402b40 <strcspn@plt>
  4072cc:	str	x0, [x24]
  4072d0:	add	x0, x20, x0
  4072d4:	str	x0, [x19]
  4072d8:	ldp	x23, x24, [sp, #48]
  4072dc:	mov	x0, x20
  4072e0:	ldp	x19, x20, [sp, #16]
  4072e4:	ldp	x21, x22, [sp, #32]
  4072e8:	ldp	x29, x30, [sp], #80
  4072ec:	ret
  4072f0:	mov	x20, #0x0                   	// #0
  4072f4:	b	4072dc <ferror@plt+0x46ec>
  4072f8:	stp	x29, x30, [sp, #-32]!
  4072fc:	mov	x29, sp
  407300:	str	x19, [sp, #16]
  407304:	mov	x19, x0
  407308:	mov	x0, x19
  40730c:	bl	4027b0 <fgetc@plt>
  407310:	cmn	w0, #0x1
  407314:	b.eq	407328 <ferror@plt+0x4738>  // b.none
  407318:	cmp	w0, #0xa
  40731c:	b.ne	407308 <ferror@plt+0x4718>  // b.any
  407320:	mov	w0, #0x0                   	// #0
  407324:	b	40732c <ferror@plt+0x473c>
  407328:	mov	w0, #0x1                   	// #1
  40732c:	ldr	x19, [sp, #16]
  407330:	ldp	x29, x30, [sp], #32
  407334:	ret
  407338:	stp	x29, x30, [sp, #-64]!
  40733c:	mov	x29, sp
  407340:	stp	x19, x20, [sp, #16]
  407344:	adrp	x20, 419000 <ferror@plt+0x16410>
  407348:	add	x20, x20, #0xdb0
  40734c:	stp	x21, x22, [sp, #32]
  407350:	adrp	x21, 419000 <ferror@plt+0x16410>
  407354:	add	x21, x21, #0xda8
  407358:	sub	x20, x20, x21
  40735c:	mov	w22, w0
  407360:	stp	x23, x24, [sp, #48]
  407364:	mov	x23, x1
  407368:	mov	x24, x2
  40736c:	bl	4024d0 <mnt_table_set_parser_errcb@plt-0x40>
  407370:	cmp	xzr, x20, asr #3
  407374:	b.eq	4073a0 <ferror@plt+0x47b0>  // b.none
  407378:	asr	x20, x20, #3
  40737c:	mov	x19, #0x0                   	// #0
  407380:	ldr	x3, [x21, x19, lsl #3]
  407384:	mov	x2, x24
  407388:	add	x19, x19, #0x1
  40738c:	mov	x1, x23
  407390:	mov	w0, w22
  407394:	blr	x3
  407398:	cmp	x20, x19
  40739c:	b.ne	407380 <ferror@plt+0x4790>  // b.any
  4073a0:	ldp	x19, x20, [sp, #16]
  4073a4:	ldp	x21, x22, [sp, #32]
  4073a8:	ldp	x23, x24, [sp, #48]
  4073ac:	ldp	x29, x30, [sp], #64
  4073b0:	ret
  4073b4:	nop
  4073b8:	ret
  4073bc:	nop
  4073c0:	adrp	x2, 41a000 <ferror@plt+0x17410>
  4073c4:	mov	x1, #0x0                   	// #0
  4073c8:	ldr	x2, [x2, #896]
  4073cc:	b	402670 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004073d0 <.fini>:
  4073d0:	stp	x29, x30, [sp, #-16]!
  4073d4:	mov	x29, sp
  4073d8:	ldp	x29, x30, [sp], #16
  4073dc:	ret
