[INF:CM0023] Creating log file ../../build/regression/ParamMultiConcat/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<159> s<158> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<36> s<12> l<1:8> el<1:11>
n<> u<4> t<IntegerAtomType_Int> p<5> l<3:14> el<3:17>
n<> u<5> t<Data_type> p<6> c<4> l<3:14> el<3:17>
n<> u<6> t<Data_type_or_implicit> p<10> c<5> s<9> l<3:14> el<3:17>
n<Width> u<7> t<StringConst> p<8> l<3:18> el<3:23>
n<> u<8> t<Param_assignment> p<9> c<7> l<3:18> el<3:23>
n<> u<9> t<List_of_param_assignments> p<10> c<8> l<3:18> el<3:23>
n<> u<10> t<Parameter_declaration> p<11> c<6> l<3:4> el<3:23>
n<> u<11> t<Parameter_port_declaration> p<12> c<10> l<3:4> el<3:23>
n<> u<12> t<Parameter_port_list> p<36> c<11> s<35> l<2:1> el<4:2>
n<> u<13> t<PortDir_Inp> p<32> s<31> l<5:4> el<5:9>
n<Width> u<14> t<StringConst> p<15> l<5:11> el<5:16>
n<> u<15> t<Primary_literal> p<16> c<14> l<5:11> el<5:16>
n<> u<16> t<Constant_primary> p<17> c<15> l<5:11> el<5:16>
n<> u<17> t<Constant_expression> p<23> c<16> s<22> l<5:11> el<5:16>
n<1> u<18> t<IntConst> p<19> l<5:17> el<5:18>
n<> u<19> t<Primary_literal> p<20> c<18> l<5:17> el<5:18>
n<> u<20> t<Constant_primary> p<21> c<19> l<5:17> el<5:18>
n<> u<21> t<Constant_expression> p<23> c<20> l<5:17> el<5:18>
n<> u<22> t<BinOp_Minus> p<23> s<21> l<5:16> el<5:17>
n<> u<23> t<Constant_expression> p<28> c<17> s<27> l<5:11> el<5:18>
n<0> u<24> t<IntConst> p<25> l<5:19> el<5:20>
n<> u<25> t<Primary_literal> p<26> c<24> l<5:19> el<5:20>
n<> u<26> t<Constant_primary> p<27> c<25> l<5:19> el<5:20>
n<> u<27> t<Constant_expression> p<28> c<26> l<5:19> el<5:20>
n<> u<28> t<Constant_range> p<29> c<23> l<5:11> el<5:20>
n<> u<29> t<Packed_dimension> p<30> c<28> l<5:10> el<5:21>
n<> u<30> t<Data_type_or_implicit> p<31> c<29> l<5:10> el<5:21>
n<> u<31> t<Net_port_type> p<32> c<30> l<5:10> el<5:21>
n<> u<32> t<Net_port_header> p<34> c<13> s<33> l<5:4> el<5:21>
n<wmask_i> u<33> t<StringConst> p<34> l<5:22> el<5:29>
n<> u<34> t<Ansi_port_declaration> p<35> c<32> l<5:4> el<5:29>
n<> u<35> t<List_of_port_declarations> p<36> c<34> l<4:3> el<6:2>
n<> u<36> t<Module_ansi_header> p<37> c<2> l<1:1> el<6:3>
n<> u<37> t<Module_declaration> p<38> c<36> l<1:1> el<7:10>
n<> u<38> t<Description> p<158> c<37> s<157> l<1:1> el<7:10>
n<> u<39> t<Module_keyword> p<41> s<40> l<9:1> el<9:7>
n<top> u<40> t<StringConst> p<41> l<9:8> el<9:11>
n<> u<41> t<Module_ansi_header> p<156> c<39> s<59> l<9:1> el<9:12>
n<> u<42> t<IntegerAtomType_Int> p<43> l<10:14> el<10:17>
n<> u<43> t<Data_type> p<44> c<42> l<10:14> el<10:17>
n<> u<44> t<Data_type_or_implicit> p<54> c<43> s<53> l<10:14> el<10:17>
n<Width> u<45> t<StringConst> p<52> s<51> l<10:18> el<10:23>
n<16> u<46> t<IntConst> p<47> l<10:26> el<10:28>
n<> u<47> t<Primary_literal> p<48> c<46> l<10:26> el<10:28>
n<> u<48> t<Constant_primary> p<49> c<47> l<10:26> el<10:28>
n<> u<49> t<Constant_expression> p<50> c<48> l<10:26> el<10:28>
n<> u<50> t<Constant_mintypmax_expression> p<51> c<49> l<10:26> el<10:28>
n<> u<51> t<Constant_param_expression> p<52> c<50> l<10:26> el<10:28>
n<> u<52> t<Param_assignment> p<53> c<45> l<10:18> el<10:28>
n<> u<53> t<List_of_param_assignments> p<54> c<52> l<10:18> el<10:28>
n<> u<54> t<Parameter_declaration> p<55> c<44> l<10:4> el<10:28>
n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<10:4> el<10:29>
n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<10:4> el<10:29>
n<> u<57> t<Module_common_item> p<58> c<56> l<10:4> el<10:29>
n<> u<58> t<Module_or_generate_item> p<59> c<57> l<10:4> el<10:29>
n<> u<59> t<Non_port_module_item> p<156> c<58> s<77> l<10:4> el<10:29>
n<> u<60> t<IntegerAtomType_Int> p<61> l<11:14> el<11:17>
n<> u<61> t<Data_type> p<62> c<60> l<11:14> el<11:17>
n<> u<62> t<Data_type_or_implicit> p<72> c<61> s<71> l<11:14> el<11:17>
n<EccWidth> u<63> t<StringConst> p<70> s<69> l<11:18> el<11:26>
n<3> u<64> t<IntConst> p<65> l<11:29> el<11:30>
n<> u<65> t<Primary_literal> p<66> c<64> l<11:29> el<11:30>
n<> u<66> t<Constant_primary> p<67> c<65> l<11:29> el<11:30>
n<> u<67> t<Constant_expression> p<68> c<66> l<11:29> el<11:30>
n<> u<68> t<Constant_mintypmax_expression> p<69> c<67> l<11:29> el<11:30>
n<> u<69> t<Constant_param_expression> p<70> c<68> l<11:29> el<11:30>
n<> u<70> t<Param_assignment> p<71> c<63> l<11:18> el<11:30>
n<> u<71> t<List_of_param_assignments> p<72> c<70> l<11:18> el<11:30>
n<> u<72> t<Parameter_declaration> p<73> c<62> l<11:4> el<11:30>
n<> u<73> t<Package_or_generate_item_declaration> p<74> c<72> l<11:4> el<11:31>
n<> u<74> t<Module_or_generate_item_declaration> p<75> c<73> l<11:4> el<11:31>
n<> u<75> t<Module_common_item> p<76> c<74> l<11:4> el<11:31>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<11:4> el<11:31>
n<> u<77> t<Non_port_module_item> p<156> c<76> s<109> l<11:4> el<11:31>
n<> u<78> t<IntegerAtomType_Int> p<79> l<12:11> el<12:14>
n<> u<79> t<Data_type> p<80> c<78> l<12:11> el<12:14>
n<> u<80> t<Data_type_or_implicit> p<104> c<79> s<103> l<12:11> el<12:14>
n<BBB> u<81> t<StringConst> p<102> s<101> l<12:15> el<12:18>
n<Width> u<82> t<StringConst> p<83> l<12:22> el<12:27>
n<> u<83> t<Primary_literal> p<84> c<82> l<12:22> el<12:27>
n<> u<84> t<Constant_primary> p<85> c<83> l<12:22> el<12:27>
n<> u<85> t<Constant_expression> p<91> c<84> s<90> l<12:22> el<12:27>
n<EccWidth> u<86> t<StringConst> p<87> l<12:28> el<12:36>
n<> u<87> t<Primary_literal> p<88> c<86> l<12:28> el<12:36>
n<> u<88> t<Constant_primary> p<89> c<87> l<12:28> el<12:36>
n<> u<89> t<Constant_expression> p<91> c<88> l<12:28> el<12:36>
n<> u<90> t<BinOp_Plus> p<91> s<89> l<12:27> el<12:28>
n<> u<91> t<Constant_expression> p<97> c<85> s<96> l<12:22> el<12:36>
n<> u<92> t<Number_1Tickb1> p<93> l<12:37> el<12:41>
n<> u<93> t<Primary_literal> p<94> c<92> l<12:37> el<12:41>
n<> u<94> t<Constant_primary> p<95> c<93> l<12:37> el<12:41>
n<> u<95> t<Constant_expression> p<96> c<94> l<12:37> el<12:41>
n<> u<96> t<Constant_concatenation> p<97> c<95> l<12:36> el<12:42>
n<> u<97> t<Constant_multiple_concatenation> p<98> c<91> l<12:21> el<12:43>
n<> u<98> t<Constant_primary> p<99> c<97> l<12:21> el<12:43>
n<> u<99> t<Constant_expression> p<100> c<98> l<12:21> el<12:43>
n<> u<100> t<Constant_mintypmax_expression> p<101> c<99> l<12:21> el<12:43>
n<> u<101> t<Constant_param_expression> p<102> c<100> l<12:21> el<12:43>
n<> u<102> t<Param_assignment> p<103> c<81> l<12:15> el<12:43>
n<> u<103> t<List_of_param_assignments> p<104> c<102> l<12:15> el<12:43>
n<> u<104> t<Parameter_declaration> p<105> c<80> l<12:1> el<12:43>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<12:1> el<12:44>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<12:1> el<12:44>
n<> u<107> t<Module_common_item> p<108> c<106> l<12:1> el<12:44>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<12:1> el<12:44>
n<> u<109> t<Non_port_module_item> p<156> c<108> s<155> l<12:1> el<12:44>
n<dut> u<110> t<StringConst> p<153> s<126> l<13:4> el<13:7>
n<Width> u<111> t<StringConst> p<124> s<123> l<14:8> el<14:13>
n<Width> u<112> t<StringConst> p<113> l<14:14> el<14:19>
n<> u<113> t<Primary_literal> p<114> c<112> l<14:14> el<14:19>
n<> u<114> t<Primary> p<115> c<113> l<14:14> el<14:19>
n<> u<115> t<Expression> p<121> c<114> s<120> l<14:14> el<14:19>
n<EccWidth> u<116> t<StringConst> p<117> l<14:22> el<14:30>
n<> u<117> t<Primary_literal> p<118> c<116> l<14:22> el<14:30>
n<> u<118> t<Primary> p<119> c<117> l<14:22> el<14:30>
n<> u<119> t<Expression> p<121> c<118> l<14:22> el<14:30>
n<> u<120> t<BinOp_Plus> p<121> s<119> l<14:20> el<14:21>
n<> u<121> t<Expression> p<122> c<115> l<14:14> el<14:30>
n<> u<122> t<Mintypmax_expression> p<123> c<121> l<14:14> el<14:30>
n<> u<123> t<Param_expression> p<124> c<122> l<14:14> el<14:30>
n<> u<124> t<Named_parameter_assignment> p<125> c<111> l<14:7> el<14:31>
n<> u<125> t<List_of_parameter_assignments> p<126> c<124> l<14:7> el<14:31>
n<> u<126> t<Parameter_value_assignment> p<153> c<125> s<152> l<13:8> el<15:5>
n<u_dut> u<127> t<StringConst> p<128> l<15:6> el<15:11>
n<> u<128> t<Name_of_instance> p<152> c<127> s<151> l<15:6> el<15:11>
n<wmask_i> u<129> t<StringConst> p<150> s<148> l<16:8> el<16:15>
n<Width> u<130> t<StringConst> p<131> l<16:17> el<16:22>
n<> u<131> t<Primary_literal> p<132> c<130> l<16:17> el<16:22>
n<> u<132> t<Primary> p<133> c<131> l<16:17> el<16:22>
n<> u<133> t<Expression> p<139> c<132> s<138> l<16:17> el<16:22>
n<EccWidth> u<134> t<StringConst> p<135> l<16:25> el<16:33>
n<> u<135> t<Primary_literal> p<136> c<134> l<16:25> el<16:33>
n<> u<136> t<Primary> p<137> c<135> l<16:25> el<16:33>
n<> u<137> t<Expression> p<139> c<136> l<16:25> el<16:33>
n<> u<138> t<BinOp_Plus> p<139> s<137> l<16:23> el<16:24>
n<> u<139> t<Expression> p<145> c<133> s<144> l<16:17> el<16:33>
n<> u<140> t<Number_1Tickb1> p<141> l<16:34> el<16:38>
n<> u<141> t<Primary_literal> p<142> c<140> l<16:34> el<16:38>
n<> u<142> t<Primary> p<143> c<141> l<16:34> el<16:38>
n<> u<143> t<Expression> p<144> c<142> l<16:34> el<16:38>
n<> u<144> t<Concatenation> p<145> c<143> l<16:33> el<16:39>
n<> u<145> t<Multiple_concatenation> p<146> c<139> l<16:16> el<16:40>
n<> u<146> t<Primary> p<147> c<145> l<16:16> el<16:40>
n<> u<147> t<Expression> p<150> c<146> s<149> l<16:16> el<16:40>
n<> u<148> t<OpenParens> p<150> s<147> l<16:15> el<16:16>
n<> u<149> t<CloseParens> p<150> l<16:40> el<16:41>
n<> u<150> t<Named_port_connection> p<151> c<129> l<16:7> el<16:41>
n<> u<151> t<List_of_port_connections> p<152> c<150> l<16:7> el<16:41>
n<> u<152> t<Hierarchical_instance> p<153> c<128> l<15:6> el<17:5>
n<> u<153> t<Module_instantiation> p<154> c<110> l<13:4> el<17:6>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<13:4> el<17:6>
n<> u<155> t<Non_port_module_item> p<156> c<154> l<13:4> el<17:6>
n<> u<156> t<Module_declaration> p<157> c<41> l<9:1> el<18:10>
n<> u<157> t<Description> p<158> c<156> l<9:1> el<18:10>
n<> u<158> t<Source_text> p<159> c<38> l<1:1> el<18:10>
n<> u<159> t<Top_level_rule> c<1> l<1:1> el<20:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:9:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:9:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamMultiConcat/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamMultiConcat/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamMultiConcat/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.Width), line:3:18, endln:3:23, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17, parent:work@dut.Width
      |vpiParent:
      \_parameter: (work@dut.Width), line:3:18, endln:3:23, parent:work@dut
      |vpiParent:
      \_parameter: (work@dut.Width), line:3:18, endln:3:23, parent:work@dut
      |vpiSigned:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@dut.Width
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:23, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiLhs:
    \_parameter: (work@dut.Width), line:3:18, endln:3:23, parent:work@dut
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.wmask_i), line:5:22, endln:5:29, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiName:wmask_i
    |vpiFullName:work@dut.wmask_i
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (wmask_i), line:5:22, endln:5:29, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
    |vpiName:wmask_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.wmask_i), line:5:22, endln:5:29, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:10:14, endln:10:17, parent:work@top.Width
      |vpiParent:
      \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
      |vpiParent:
      \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17, parent:work@top.EccWidth
      |vpiParent:
      \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
      |vpiParent:
      \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiSigned:1
    |vpiName:EccWidth
    |vpiFullName:work@top.EccWidth
  |vpiParameter:
  \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:12:11, endln:12:14, parent:work@top.BBB
      |vpiParent:
      \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
      |vpiParent:
      \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiSigned:1
    |vpiName:BBB
    |vpiFullName:work@top.BBB
  |vpiParamAssign:
  \_param_assign: , line:10:18, endln:10:28, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiRhs:
    \_constant: , line:10:26, endln:10:28
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:10:14, endln:10:17, parent:work@top.Width
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:30, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiRhs:
    \_constant: , line:11:29, endln:11:30
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17, parent:work@top.EccWidth
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:12:15, endln:12:43, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10, parent:work@top
    |vpiRhs:
    \_operation: , line:12:21, endln:12:43
      |vpiOpType:34
      |vpiOperand:
      \_operation: , line:12:22, endln:12:36
        |vpiParent:
        \_operation: , line:12:21, endln:12:43
        |vpiParent:
        \_operation: , line:12:21, endln:12:43
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (Width), line:12:22, endln:12:27
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiName:Width
        |vpiOperand:
        \_ref_obj: (EccWidth), line:12:28, endln:12:36
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiParent:
          \_operation: , line:12:22, endln:12:36
          |vpiName:EccWidth
      |vpiOperand:
      \_operation: , line:12:36, endln:12:42
        |vpiParent:
        \_operation: , line:12:21, endln:12:43
        |vpiParent:
        \_operation: , line:12:21, endln:12:43
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:12:37, endln:12:41
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:9:1: , endln:18:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:10:14, endln:10:17, parent:work@top.Width
      |vpiParent:
      \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
      |vpiParent:
      \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17, parent:work@top.EccWidth
      |vpiParent:
      \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
      |vpiParent:
      \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiSigned:1
    |vpiName:EccWidth
    |vpiFullName:work@top.EccWidth
  |vpiParameter:
  \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiTypespec:
    \_int_typespec: , line:12:11, endln:12:14, parent:work@top.BBB
      |vpiParent:
      \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
      |vpiParent:
      \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiSigned:1
    |vpiName:BBB
    |vpiFullName:work@top.BBB
  |vpiParamAssign:
  \_param_assign: , line:10:18, endln:10:28, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiRhs:
    \_constant: , line:10:26, endln:10:28
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:10:14, endln:10:17, parent:work@top.Width
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Width), line:10:18, endln:10:23, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:30, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiRhs:
    \_constant: , line:11:29, endln:11:30
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17, parent:work@top.EccWidth
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.EccWidth), line:11:18, endln:11:26, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:12:15, endln:12:43, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiRhs:
    \_constant: , line:12:21, endln:12:43
      |vpiDecompile:32'b1111111111111111111
      |vpiSize:32
      |BIN:1111111111111111111
      |vpiTypespec:
      \_int_typespec: , line:12:11, endln:12:14, parent:work@top.BBB
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.BBB), line:12:15, endln:12:18, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.Width), line:3:18, endln:3:23, parent:work@top.u_dut
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17, parent:work@top.u_dut.Width
        |vpiParent:
        \_parameter: (work@top.u_dut.Width), line:3:18, endln:3:23, parent:work@top.u_dut
        |vpiParent:
        \_parameter: (work@top.u_dut.Width), line:3:18, endln:3:23, parent:work@top.u_dut
        |vpiSigned:1
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.u_dut.Width
    |vpiParamAssign:
    \_param_assign: , line:3:18, endln:3:23, parent:work@top.u_dut
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiDecompile:19
        |vpiSize:32
        |UINT:19
        |vpiTypespec:
        \_int_typespec: , line:3:14, endln:3:17, parent:work@dut.Width
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut.Width), line:3:18, endln:3:23, parent:work@top.u_dut
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.u_dut.wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiTypespec:
      \_logic_typespec: , line:5:10, endln:5:21
        |vpiRange:
        \_range: , line:5:11, endln:5:20
          |vpiLeftRange:
          \_constant: , line:5:11, endln:5:16
            |vpiParent:
            \_range: , line:5:11, endln:5:20
            |vpiDecompile:18
            |vpiSize:64
            |INT:18
            |vpiParent:
            \_range: , line:5:11, endln:5:20
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:19, endln:5:20
            |vpiParent:
            \_range: , line:5:11, endln:5:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:5:11, endln:5:20
            |vpiConstType:9
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiName:wmask_i
      |vpiFullName:work@top.u_dut.wmask_i
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:9:1: , endln:18:10
    |vpiPort:
    \_port: (wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiName:wmask_i
      |vpiDirection:1
      |vpiHighConn:
      \_constant: , line:16:16, endln:16:40
        |vpiDecompile:1111111111111111111
        |vpiSize:19
        |BIN:1111111111111111111
        |vpiTypespec:
        \_int_typespec: 
          |UINT:1
        |vpiConstType:3
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut.wmask_i), line:16:8, endln:16:15, parent:wmask_i
        |vpiParent:
        \_port: (wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
        |vpiParent:
        \_port: (wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
        |vpiParent:
        \_port: (wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
        |vpiName:wmask_i
        |vpiFullName:work@top.u_dut.wmask_i
        |vpiActual:
        \_logic_net: (work@top.u_dut.wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
      |vpiTypedef:
      \_logic_typespec: , line:5:10, endln:5:21
        |vpiRange:
        \_range: , line:5:11, endln:5:20, parent:wmask_i
          |vpiParent:
          \_port: (wmask_i), line:5:22, endln:5:29, parent:work@top.u_dut
          |vpiLeftRange:
          \_constant: , line:5:11, endln:5:16
            |vpiParent:
            \_range: , line:5:11, endln:5:20, parent:wmask_i
            |vpiDecompile:18
            |vpiSize:64
            |INT:18
            |vpiParent:
            \_range: , line:5:11, endln:5:20, parent:wmask_i
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:19, endln:5:20
            |vpiParent:
            \_range: , line:5:11, endln:5:20, parent:wmask_i
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:5:11, endln:5:20, parent:wmask_i
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
      |vpiParent:
      \_module: work@dut (work@top.u_dut) dut.sv:13:4: , endln:17:6, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamMultiConcat/dut.sv | ${SURELOG_DIR}/build/regression/ParamMultiConcat/roundtrip/dut_000.sv | 10 | 18 | 

