

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3'
================================================================
* Date:           Mon Oct 20 14:43:56 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_346_2_VITIS_LOOP_348_3  |       90|       90|        11|          1|          1|    81|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 14 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 15 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln344_3_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln344_3"   --->   Operation 17 'read' 'zext_ln344_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln344_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln344"   --->   Operation 18 'read' 'sext_ln344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln350_3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln350_3"   --->   Operation 19 'read' 'add_ln350_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln344_3_cast = zext i13 %zext_ln344_3_read"   --->   Operation 20 'zext' 'zext_ln344_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln344_cast = sext i62 %sext_ln344_read"   --->   Operation 21 'sext' 'sext_ln344_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w1_loc, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 5184, void @empty_37, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ky_1 = load i4 %ky" [src/srcnn.cpp:346]   --->   Operation 28 'load' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/srcnn.cpp:346]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i4 %ky_1" [src/srcnn.cpp:346]   --->   Operation 31 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky_1, i3 0" [src/srcnn.cpp:348]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln348 = add i7 %shl_ln1, i7 %zext_ln346" [src/srcnn.cpp:348]   --->   Operation 33 'add' 'add_ln348' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%icmp_ln346 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/srcnn.cpp:346]   --->   Operation 35 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln346_1 = add i7 %indvar_flatten_load, i7 1" [src/srcnn.cpp:346]   --->   Operation 36 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %for.inc25, void %for.inc28.exitStub" [src/srcnn.cpp:346]   --->   Operation 37 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/srcnn.cpp:348]   --->   Operation 38 'load' 'kx_load' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln346 = add i4 %ky_1, i4 1" [src/srcnn.cpp:346]   --->   Operation 39 'add' 'add_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln348 = icmp_eq  i4 %kx_load, i4 9" [src/srcnn.cpp:348]   --->   Operation 40 'icmp' 'icmp_ln348' <Predicate = (!icmp_ln346)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln346 = select i1 %icmp_ln348, i4 0, i4 %kx_load" [src/srcnn.cpp:346]   --->   Operation 41 'select' 'select_ln346' <Predicate = (!icmp_ln346)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i4 %add_ln346" [src/srcnn.cpp:346]   --->   Operation 42 'zext' 'zext_ln346_1' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln346_1 = select i1 %icmp_ln348, i4 %add_ln346, i4 %ky_1" [src/srcnn.cpp:346]   --->   Operation 43 'select' 'select_ln346_1' <Predicate = (!icmp_ln346)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln348_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln346, i3 0" [src/srcnn.cpp:348]   --->   Operation 44 'bitconcatenate' 'shl_ln348_mid1' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.77ns)   --->   "%add_ln348_2 = add i7 %shl_ln348_mid1, i7 %zext_ln346_1" [src/srcnn.cpp:348]   --->   Operation 45 'add' 'add_ln348_2' <Predicate = (!icmp_ln346)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_2)   --->   "%select_ln346_2 = select i1 %icmp_ln348, i7 %add_ln348_2, i7 %add_ln348" [src/srcnn.cpp:346]   --->   Operation 46 'select' 'select_ln346_2' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_2)   --->   "%zext_ln346_2 = zext i7 %select_ln346_2" [src/srcnn.cpp:346]   --->   Operation 47 'zext' 'zext_ln346_2' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln350_2)   --->   "%kx_cast3 = zext i4 %select_ln346" [src/srcnn.cpp:346]   --->   Operation 48 'zext' 'kx_cast3' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln350 = add i63 %sext_ln344_cast, i63 %zext_ln344_3_cast" [src/srcnn.cpp:350]   --->   Operation 49 'add' 'add_ln350' <Predicate = (!icmp_ln346)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln350_2 = add i8 %zext_ln346_2, i8 %kx_cast3" [src/srcnn.cpp:350]   --->   Operation 50 'add' 'add_ln350_2' <Predicate = (!icmp_ln346)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i8 %add_ln350_2" [src/srcnn.cpp:350]   --->   Operation 51 'zext' 'zext_ln350' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln350_1 = add i63 %zext_ln350, i63 %add_ln350" [src/srcnn.cpp:350]   --->   Operation 52 'add' 'add_ln350_1' <Predicate = (!icmp_ln346)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln350 = sext i63 %add_ln350_1" [src/srcnn.cpp:350]   --->   Operation 53 'sext' 'sext_ln350' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln350" [src/srcnn.cpp:350]   --->   Operation 54 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln348_1 = add i4 %select_ln346, i4 1" [src/srcnn.cpp:348]   --->   Operation 55 'add' 'add_ln348_1' <Predicate = (!icmp_ln346)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln348 = store i7 %add_ln346_1, i7 %indvar_flatten" [src/srcnn.cpp:348]   --->   Operation 56 'store' 'store_ln348' <Predicate = (!icmp_ln346)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln348 = store i4 %select_ln346_1, i4 %ky" [src/srcnn.cpp:348]   --->   Operation 57 'store' 'store_ln348' <Predicate = (!icmp_ln346)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln348 = store i4 %add_ln348_1, i4 %kx" [src/srcnn.cpp:348]   --->   Operation 58 'store' 'store_ln348' <Predicate = (!icmp_ln346)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [8/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 59 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 60 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 61 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [5/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 62 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [4/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 63 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 64 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [2/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 65 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/8] (7.30ns)   --->   "%gmem_w1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:350]   --->   Operation 66 'readreq' 'gmem_w1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w1_addr" [src/srcnn.cpp:350]   --->   Operation 67 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln346)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_346_2_VITIS_LOOP_348_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i4 %select_ln346_1" [src/srcnn.cpp:350]   --->   Operation 70 'zext' 'zext_ln350_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln350_4 = add i11 %add_ln350_3_read, i11 %zext_ln350_1" [src/srcnn.cpp:350]   --->   Operation 71 'add' 'add_ln350_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i11 %add_ln350_4" [src/srcnn.cpp:350]   --->   Operation 72 'zext' 'zext_ln350_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i11 %add_ln350_4" [src/srcnn.cpp:350]   --->   Operation 73 'trunc' 'trunc_ln350' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln350, i3 0" [src/srcnn.cpp:350]   --->   Operation 74 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln350_5 = add i13 %p_shl1, i13 %zext_ln350_2" [src/srcnn.cpp:350]   --->   Operation 75 'add' 'add_ln350_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln350_3 = zext i4 %select_ln346" [src/srcnn.cpp:350]   --->   Operation 77 'zext' 'zext_ln350_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln350_6 = add i13 %add_ln350_5, i13 %zext_ln350_3" [src/srcnn.cpp:350]   --->   Operation 78 'add' 'add_ln350_6' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln350_4 = zext i13 %add_ln350_6" [src/srcnn.cpp:350]   --->   Operation 79 'zext' 'zext_ln350_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%w1_loc_addr = getelementptr i32 %w1_loc, i64 0, i64 %zext_ln350_4" [src/srcnn.cpp:350]   --->   Operation 80 'getelementptr' 'w1_loc_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/srcnn.cpp:348]   --->   Operation 81 'specloopname' 'specloopname_ln348' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:350]   --->   Operation 82 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln350 = store i32 %bitcast_ln350, i13 %w1_loc_addr" [src/srcnn.cpp:350]   --->   Operation 83 'store' 'store_ln350' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 5184> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln348 = br void %for.inc" [src/srcnn.cpp:348]   --->   Operation 84 'br' 'br_ln348' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.159ns
The critical path consists of the following:
	'alloca' operation ('ky') [7]  (0.000 ns)
	'load' operation ('ky', src/srcnn.cpp:346) on local variable 'ky' [21]  (0.000 ns)
	'add' operation ('add_ln346', src/srcnn.cpp:346) [33]  (0.797 ns)
	'add' operation ('add_ln348_2', src/srcnn.cpp:348) [47]  (0.773 ns)
	'select' operation ('select_ln346_2', src/srcnn.cpp:346) [48]  (0.000 ns)
	'add' operation ('add_ln350_2', src/srcnn.cpp:350) [58]  (0.773 ns)
	'add' operation ('add_ln350_1', src/srcnn.cpp:350) [60]  (0.816 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_1_req', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [63]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w1_addr_read', src/srcnn.cpp:350) on port 'gmem_w1' (src/srcnn.cpp:350) [64]  (7.300 ns)

 <State 11>: 2.299ns
The critical path consists of the following:
	'add' operation ('add_ln350_4', src/srcnn.cpp:350) [41]  (0.798 ns)
	'add' operation ('add_ln350_5', src/srcnn.cpp:350) [45]  (0.000 ns)
	'add' operation ('add_ln350_6', src/srcnn.cpp:350) [53]  (0.824 ns)
	'getelementptr' operation ('w1_loc_addr', src/srcnn.cpp:350) [55]  (0.000 ns)
	'store' operation ('store_ln350', src/srcnn.cpp:350) of variable 'bitcast_ln350', src/srcnn.cpp:350 on array 'w1_loc' [66]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
