 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : alu
Version: V-2023.12-SP5
Date   : Sun Nov 24 15:39:48 2024
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: op1[3] (input port clocked by clk)
  Endpoint: flag_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.40       0.40 f
  op1[3] (in)                              0.01       0.41 f
  U730/Y (INVX0_LVT)                       0.04       0.45 r
  U728/Y (AND2X1_LVT)                      0.04       0.49 r
  U519/Y (OA21X1_LVT)                      0.05       0.54 r
  U732/Y (OR2X1_LVT)                       0.05       0.59 r
  U464/Y (NAND3X0_LVT)                     0.03       0.62 f
  U734/Y (NAND2X0_LVT)                     0.04       0.67 r
  U737/Y (AND2X1_LVT)                      0.05       0.71 r
  U423/Y (OA21X1_LVT)                      0.05       0.76 r
  U744/Y (NAND2X0_LVT)                     0.03       0.79 f
  U740/Y (NAND2X0_LVT)                     0.04       0.82 r
  U746/Y (NAND3X0_LVT)                     0.03       0.86 f
  U755/Y (MUX21X2_LVT)                     0.06       0.92 f
  U750/Y (OR2X1_LVT)                       0.04       0.96 f
  U749/Y (OA21X1_LVT)                      0.05       1.00 f
  flag_reg[2]/D (DFFARX1_LVT)              0.01       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  flag_reg[2]/CLK (DFFARX1_LVT)            0.00       1.00 r
  library setup time                      -0.02       0.98
  data required time                                  0.98
  -----------------------------------------------------------
  data required time                                  0.98
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.04


1
