# Additional References

For more information on DDR and SerDes, see the following.

|Core Name|Link|
|---------|----|
|DDR|[UG0573 RTG4 FPGA DDR Memory Controller User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/RTG4_FPGA_DDR_Memory_Controller_UG0573_V8.pdf)<br /> RTG4 DDR Memory Controller Configuration User Guide<br /> <br /> RTG4 DDR Memory Controller with Initialization Configuration User<br /> Guide<br />|
|SerDes|[UG0567 RTG4 FPGA High-Speed Serial Interfaces User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_RTG4_FPGA_High_Speed_Serial_Interface_User_Guide_UG0567_V8.pdf)<br /> RTG4 High Speed Serial Interface Configuration User Guide<br />|
|AMBAIF\_SRAM|[RTG4\_SRAM\_AHBL\_AXI User Guide](https://coredocs.s3.amazonaws.com/Libero/12_5_0/SgCore/RTG4_SRAM_AHBL_AXI_ug.pdf)|
|<br /> CCC<br /> CCCAPB<br />|<br /> [RTG4 FPGA Clock Conditioning Circuit with PLL Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/CCC/rtg4_ccc_config_ug.pdf)<br />|
|DPRAM|[RTG4 FPGA Dual-Port Large SRAM Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/DPSRAM/rtg4_dpsram_config_ug.pdf)|
|FDDR|[RTG4 DDR Memory Controller Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/FDDR/rtg4_fddr_config_ug_2.pdf)|
|FDDR\_INIT|[RTG4 DDR Memory Controller with Initialization Configuration User Guide](https://coredocs.s3.amazonaws.com/Libero/SgCore/FDDR/rtg4_fddr_init_config_ug_2.pdf)|
|<br /> NPSS\_SERDES\_IF<br /> NPSS\_SERDES\_IF\_INIT<br /> PCIE\_SERDES\_IF<br /> PCIE\_SERDES\_IF\_INIT<br />|[RTG4 High Speed Serial Interface Configuration User Guide](https://coredocs.s3.amazonaws.com/Libero/SgCore/SERDES/rtg4_epcs_serdes_config_ug_2.pdf)|
|RTG4FCCC\_ELOCK|[RTG4 FCCC with Enhanced PLL Calibration Configurator User Guide](https://coredocs.s3.amazonaws.com/Libero/2021_2/SgCore/CCC/rtg4_fccc_epll_calib_config_ug.pdf)|
|RTG4FCCC\_ELOCK|[RTG4 FCCC with Enhanced PLL Calibration Configurator Release Notes](https://coredocs.s3.amazonaws.com/Libero/2021_2/SgCore/CCC/rtg4_fccc_epll_calib_rn.pdf)|
|TPRAM|[RTG4 FPGA Two-Port Large SRAM Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/TPSRAM/rtg4_tpsram_config_ug.pdf)|
|UPROM|[RTG4 Î¼PROM Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/RTG4UPROM/rtg4_uprom_config_ug.pdf)|
|URAM|[Micro SRAM Configuration User Guide](http://coredocs.s3.amazonaws.com/Libero/SgCore/URAM/rtg4_uram_config_ug.pdf)|

