---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-C2
series: ESP32 C-Series
version: "10"
description: 32-bit RISC-V MCU & 2.4 GHz Wi-Fi & Bluetooth 5 (LE)
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: RV32IMC
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: false
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: APB_CTRL
    description: APB (Advanced Peripheral Bus) Controller
    groupName: APB_CTRL
    baseAddress: 1610768384
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    interrupt:
      - name: APB_CTRL
        value: 12
    registers:
      - register:
          name: SYSCLK_CONF
          description: APB_CTRL_SYSCLK_CONF_REG
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: reg_pre_div_cnt
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: CLK_320M_EN
              description: reg_clk_320m_en
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              description: reg_rst_tick_cnt
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: TICK_CONF
          description: APB_CTRL_TICK_CONF_REG
          addressOffset: 4
          size: 32
          resetValue: 67367
          fields:
            - name: XTAL_TICK_NUM
              description: reg_xtal_tick_num
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CK8M_TICK_NUM
              description: reg_ck8m_tick_num
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TICK_ENABLE
              description: reg_tick_enable
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_OUT_EN
          description: APB_CTRL_CLK_OUT_EN_REG
          addressOffset: 8
          size: 32
          resetValue: 2047
          fields:
            - name: CLK20_OEN
              description: reg_clk20_oen
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK22_OEN
              description: reg_clk22_oen
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK44_OEN
              description: reg_clk44_oen
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BB_OEN
              description: reg_clk_bb_oen
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK80_OEN
              description: reg_clk80_oen
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK160_OEN
              description: reg_clk160_oen
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_320M_OEN
              description: reg_clk_320m_oen
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_ADC_INF_OEN
              description: reg_clk_adc_inf_oen
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_DAC_CPU_OEN
              description: reg_clk_dac_cpu_oen
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK40X_BB_OEN
              description: reg_clk40x_bb_oen
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_XTAL_OEN
              description: reg_clk_xtal_oen
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: WIFI_BB_CFG
          description: APB_CTRL_WIFI_BB_CFG_REG
          addressOffset: 12
          size: 32
          fields:
            - name: WIFI_BB_CFG
              description: reg_wifi_bb_cfg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_BB_CFG_2
          description: APB_CTRL_WIFI_BB_CFG_2_REG
          addressOffset: 16
          size: 32
          fields:
            - name: WIFI_BB_CFG_2
              description: reg_wifi_bb_cfg_2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_CLK_EN
          description: APB_CTRL_WIFI_CLK_EN_REG
          addressOffset: 20
          size: 32
          resetValue: 4294762544
          fields:
            - name: WIFI_CLK_EN
              description: reg_wifi_clk_en
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WIFI_RST_EN
          description: APB_CTRL_WIFI_RST_EN_REG
          addressOffset: 24
          size: 32
          fields:
            - name: WIFI_RST
              description: reg_wifi_rst
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_INF_SEL
          description: APB_CTRL_HOST_INF_SEL_REG
          addressOffset: 28
          size: 32
          fields:
            - name: PERI_IO_SWAP
              description: reg_peri_io_swap
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EXT_MEM_PMS_LOCK
          description: APB_CTRL_EXT_MEM_PMS_LOCK_REG
          addressOffset: 32
          size: 32
          fields:
            - name: EXT_MEM_PMS_LOCK
              description: reg_ext_mem_pms_lock
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FLASH_ACE0_ATTR
          description: APB_CTRL_FLASH_ACE0_ATTR_REG
          addressOffset: 40
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE0_ATTR
              description: reg_flash_ace0_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE1_ATTR
          description: APB_CTRL_FLASH_ACE1_ATTR_REG
          addressOffset: 44
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE1_ATTR
              description: reg_flash_ace1_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE2_ATTR
          description: APB_CTRL_FLASH_ACE2_ATTR_REG
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE2_ATTR
              description: reg_flash_ace2_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE3_ATTR
          description: APB_CTRL_FLASH_ACE3_ATTR_REG
          addressOffset: 52
          size: 32
          resetValue: 3
          fields:
            - name: FLASH_ACE3_ATTR
              description: reg_flash_ace3_attr
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: FLASH_ACE0_ADDR
          description: APB_CTRL_FLASH_ACE0_ADDR_REG
          addressOffset: 56
          size: 32
          fields:
            - name: S
              description: reg_flash_ace0_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE1_ADDR
          description: APB_CTRL_FLASH_ACE1_ADDR_REG
          addressOffset: 60
          size: 32
          resetValue: 4194304
          fields:
            - name: S
              description: reg_flash_ace1_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE2_ADDR
          description: APB_CTRL_FLASH_ACE2_ADDR_REG
          addressOffset: 64
          size: 32
          resetValue: 8388608
          fields:
            - name: S
              description: reg_flash_ace2_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE3_ADDR
          description: APB_CTRL_FLASH_ACE3_ADDR_REG
          addressOffset: 68
          size: 32
          resetValue: 12582912
          fields:
            - name: S
              description: reg_flash_ace3_addr_s
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_ACE0_SIZE
          description: APB_CTRL_FLASH_ACE0_SIZE_REG
          addressOffset: 72
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE0_SIZE
              description: reg_flash_ace0_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE1_SIZE
          description: APB_CTRL_FLASH_ACE1_SIZE_REG
          addressOffset: 76
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE1_SIZE
              description: reg_flash_ace1_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE2_SIZE
          description: APB_CTRL_FLASH_ACE2_SIZE_REG
          addressOffset: 80
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE2_SIZE
              description: reg_flash_ace2_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: FLASH_ACE3_SIZE
          description: APB_CTRL_FLASH_ACE3_SIZE_REG
          addressOffset: 84
          size: 32
          resetValue: 1024
          fields:
            - name: FLASH_ACE3_SIZE
              description: reg_flash_ace3_size
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: SPI_MEM_PMS_CTRL
          description: APB_CTRL_SPI_MEM_PMS_CTRL_REG
          addressOffset: 136
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INT
              description: reg_spi_mem_reject_int
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_REJECT_CLR
              description: reg_spi_mem_reject_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_REJECT_CDE
              description: reg_spi_mem_reject_cde
              bitOffset: 2
              bitWidth: 5
              access: read-only
      - register:
          name: SPI_MEM_REJECT_ADDR
          description: APB_CTRL_SPI_MEM_REJECT_ADDR_REG
          addressOffset: 140
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              description: reg_spi_mem_reject_addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SDIO_CTRL
          description: APB_CTRL_SDIO_CTRL_REG
          addressOffset: 144
          size: 32
          fields:
            - name: SDIO_WIN_ACCESS_EN
              description: reg_sdio_win_access_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDCY_SIG0
          description: APB_CTRL_REDCY_SIG0_REG_REG
          addressOffset: 148
          size: 32
          fields:
            - name: REDCY_SIG0
              description: reg_redcy_sig0
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_ANDOR
              description: reg_redcy_andor
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: REDCY_SIG1
          description: APB_CTRL_REDCY_SIG1_REG_REG
          addressOffset: 152
          size: 32
          fields:
            - name: REDCY_SIG1
              description: reg_redcy_sig1
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: REDCY_NANDOR
              description: reg_redcy_nandor
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: FRONT_END_MEM_PD
          description: APB_CTRL_FRONT_END_MEM_PD_REG
          addressOffset: 156
          size: 32
          resetValue: 85
          fields:
            - name: AGC_MEM_FORCE_PU
              description: reg_agc_mem_force_pu
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              description: reg_agc_mem_force_pd
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              description: reg_pbus_mem_force_pu
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              description: reg_pbus_mem_force_pd
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PU
              description: reg_dc_mem_force_pu
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PD
              description: reg_dc_mem_force_pd
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FREQ_MEM_FORCE_PU
              description: reg_freq_mem_force_pu
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FREQ_MEM_FORCE_PD
              description: reg_freq_mem_force_pd
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CTRL
          description: APB_CTRL_RETENTION_CTRL_REG
          addressOffset: 160
          size: 32
          fields:
            - name: RETENTION_LINK_ADDR
              description: reg_retention_link_addr
              bitOffset: 0
              bitWidth: 27
              access: read-write
            - name: NOBYPASS_CPU_ISO_RST
              description: reg_nobypass_cpu_iso_rst
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: CLKGATE_FORCE_ON
          description: Memory power configuration registers
          addressOffset: 164
          size: 32
          resetValue: 127
          fields:
            - name: ROM_CLKGATE_FORCE_ON
              description: "Set the bit to 1 to force rom always have clock, for low power can clear to 0 then only when have access the rom have clock"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_CLKGATE_FORCE_ON
              description: "Set the bit to 1 to force sram always have clock, for low power can clear to 0 then only when have access the sram have clock"
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_POWER_DOWN
          description: Memory power configuration registers
          addressOffset: 168
          size: 32
          resetValue: 127
          fields:
            - name: ROM_POWER_DOWN
              description: Set 1 to let rom power down
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_POWER_DOWN
              description: Set 1 to let sram power down
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_POWER_UP
          description: Memory power configuration registers
          addressOffset: 172
          size: 32
          resetValue: 127
          fields:
            - name: ROM_POWER_UP
              description: Set 1 to let rom power up
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SRAM_POWER_UP
              description: Set 1 to let sram power up
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: RND_DATA
          description: APB_CTRL_RND_DATA_REG
          addressOffset: 176
          size: 32
          fields:
            - name: RND_DATA
              description: reg_rnd_data
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PERI_BACKUP_CONFIG
          description: APB_CTRL_PERI_BACKUP_CONFIG_REG_REG
          addressOffset: 180
          size: 32
          resetValue: 25728
          fields:
            - name: PERI_BACKUP_FLOW_ERR
              description: reg_peri_backup_flow_err
              bitOffset: 1
              bitWidth: 2
              access: read-only
            - name: PERI_BACKUP_BURST_LIMIT
              description: reg_peri_backup_burst_limit
              bitOffset: 4
              bitWidth: 5
              access: read-write
            - name: PERI_BACKUP_TOUT_THRES
              description: reg_peri_backup_tout_thres
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: PERI_BACKUP_SIZE
              description: reg_peri_backup_size
              bitOffset: 19
              bitWidth: 10
              access: read-write
            - name: PERI_BACKUP_START
              description: reg_peri_backup_start
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: PERI_BACKUP_TO_MEM
              description: reg_peri_backup_to_mem
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PERI_BACKUP_ENA
              description: reg_peri_backup_ena
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_BACKUP_APB_ADDR
          description: APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG
          addressOffset: 184
          size: 32
          fields:
            - name: BACKUP_APB_START_ADDR
              description: reg_backup_apb_start_addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_BACKUP_MEM_ADDR
          description: APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG
          addressOffset: 188
          size: 32
          fields:
            - name: BACKUP_MEM_START_ADDR
              description: reg_backup_mem_start_addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PERI_BACKUP_INT_RAW
          description: APB_CTRL_PERI_BACKUP_INT_RAW_REG
          addressOffset: 192
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_RAW
              description: reg_peri_backup_done_int_raw
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PERI_BACKUP_ERR_INT_RAW
              description: reg_peri_backup_err_int_raw
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: PERI_BACKUP_INT_ST
          description: APB_CTRL_PERI_BACKUP_INT_ST_REG
          addressOffset: 196
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_ST
              description: reg_peri_backup_done_int_st
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PERI_BACKUP_ERR_INT_ST
              description: reg_peri_backup_err_int_st
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: PERI_BACKUP_INT_ENA
          description: APB_CTRL_PERI_BACKUP_INT_ENA_REG
          addressOffset: 200
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_ENA
              description: reg_peri_backup_done_int_ena
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PERI_BACKUP_ERR_INT_ENA
              description: reg_peri_backup_err_int_ena
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_BACKUP_INT_CLR
          description: APB_CTRL_PERI_BACKUP_INT_CLR_REG
          addressOffset: 208
          size: 32
          fields:
            - name: PERI_BACKUP_DONE_INT_CLR
              description: reg_peri_backup_done_int_clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PERI_BACKUP_ERR_INT_CLR
              description: reg_peri_backup_err_int_clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: APB_CTRL_DATE_REG
          addressOffset: 1020
          size: 32
          resetValue: 34627712
          fields:
            - name: DATE
              description: reg_dateVersion control
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: APB_SARADC
    description: SAR (Successive Approximation Register) Analog-to-Digital Converter
    groupName: APB_SARADC
    baseAddress: 1610874880
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: APB_ADC
        value: 32
    registers:
      - register:
          name: CTRL
          description: register description
          addressOffset: 0
          size: 32
          resetValue: 1073971776
          fields:
            - name: SARADC_START_FORCE
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_START
              description: Need add description
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_GATED
              description: Need add description
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SARADC_SAR_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SARADC_XPD_SAR_FORCE
              description: force option to xpd sar blocks
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: SARADC_WAIT_ARB_CYCLE
              description: wait arbit signal stable after sar_done
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: register description
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: SARADC_MEAS_NUM_LIMIT
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC_TIMER_TARGET
              description: to set saradc timer target
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: SARADC_TIMER_EN
              description: to enable saradc timer trigger
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL1
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: FILTER_FACTOR1
              description: Need add description
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: FILTER_FACTOR0
              description: Need add description
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: FSM_WAIT
          description: register description
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: SARADC_XPD_WAIT
              description: Need add description
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SARADC_RSTB_WAIT
              description: Need add description
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SARADC_STANDBY_WAIT
              description: Need add description
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: SARADC_SAR1_STATUS
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: SARADC_SAR2_STATUS
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_PATT_TAB1
          description: register description
          addressOffset: 24
          size: 32
          resetValue: 16777215
          fields:
            - name: SARADC_SAR_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR_PATT_TAB2
          description: register description
          addressOffset: 28
          size: 32
          resetValue: 16777215
          fields:
            - name: SARADC_SAR_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: ONETIME_SAMPLE
          description: register description
          addressOffset: 32
          size: 32
          resetValue: 436207616
          fields:
            - name: SARADC_ONETIME_ATTEN
              description: Need add description
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SARADC_ONETIME_CHANNEL
              description: Need add description
              bitOffset: 25
              bitWidth: 4
              access: read-write
            - name: SARADC_ONETIME_START
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SARADC2_ONETIME_SAMPLE
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SARADC1_ONETIME_SAMPLE
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: APB_ADC_ARB_CTRL
          description: register description
          addressOffset: 36
          size: 32
          resetValue: 2304
          fields:
            - name: ADC_ARB_APB_FORCE
              description: adc2 arbiter force to enableapb controller
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_RTC_FORCE
              description: adc2 arbiter force to enable rtc controller
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_WIFI_FORCE
              description: adc2 arbiter force to enable wifi controller
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_GRANT_FORCE
              description: adc2 arbiter force grant
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_APB_PRIORITY
              description: Set adc2 arbiterapb priority
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_RTC_PRIORITY
              description: Set adc2 arbiter rtc priority
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_WIFI_PRIORITY
              description: Set adc2 arbiter wifi priority
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_FIX_PRIORITY
              description: adc2 arbiter uses fixed priority
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL0
          description: register description
          addressOffset: 40
          size: 32
          resetValue: 57933824
          fields:
            - name: FILTER_CHANNEL1
              description: Need add description
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: FILTER_CHANNEL0
              description: apb_adc1_filter_factor
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: FILTER_RESET
              description: enable apb_adc1_filter
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR1DATA_STATUS
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: APB_SARADC1_DATA
              description: Need add description
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: SAR2DATA_STATUS
          description: register description
          addressOffset: 48
          size: 32
          fields:
            - name: APB_SARADC2_DATA
              description: Need add description
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: THRES0_CTRL
          description: register description
          addressOffset: 52
          size: 32
          resetValue: 262125
          fields:
            - name: THRES0_CHANNEL
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: THRES0_HIGH
              description: "saradc1's thres0 monitor thres"
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES0_LOW
              description: "saradc1's thres0 monitor thres"
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES1_CTRL
          description: register description
          addressOffset: 56
          size: 32
          resetValue: 262125
          fields:
            - name: THRES1_CHANNEL
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: THRES1_HIGH
              description: "saradc1's thres0 monitor thres"
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES1_LOW
              description: "saradc1's thres0 monitor thres"
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES_CTRL
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: THRES_ALL_EN
              description: Need add description
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES3_EN
              description: Need add description
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES2_EN
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: THRES1_EN
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: THRES0_EN
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: register description
          addressOffset: 64
          size: 32
          fields:
            - name: THRES1_LOW_INT_ENA
              description: Need add description
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: THRES0_LOW_INT_ENA
              description: Need add description
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES1_HIGH_INT_ENA
              description: Need add description
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES0_HIGH_INT_ENA
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: APB_SARADC2_DONE_INT_ENA
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC1_DONE_INT_ENA
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: register description
          addressOffset: 68
          size: 32
          fields:
            - name: THRES1_LOW_INT_RAW
              description: Need add description
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: THRES0_LOW_INT_RAW
              description: Need add description
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: THRES1_HIGH_INT_RAW
              description: Need add description
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: THRES0_HIGH_INT_RAW
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_RAW
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_RAW
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: register description
          addressOffset: 72
          size: 32
          fields:
            - name: THRES1_LOW_INT_ST
              description: Need add description
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: THRES0_LOW_INT_ST
              description: Need add description
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: THRES1_HIGH_INT_ST
              description: Need add description
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: THRES0_HIGH_INT_ST
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_ST
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_ST
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: THRES1_LOW_INT_CLR
              description: Need add description
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: THRES0_LOW_INT_CLR
              description: Need add description
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: THRES1_HIGH_INT_CLR
              description: Need add description
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: THRES0_HIGH_INT_CLR
              description: Need add description
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: APB_SARADC2_DONE_INT_CLR
              description: Need add description
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: APB_SARADC1_DONE_INT_CLR
              description: Need add description
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: register description
          addressOffset: 80
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: reset_apb_adc_state
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: enable apb_adc use spi_dma
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: APB_ADC_CLKM_CONF
          description: register description
          addressOffset: 84
          size: 32
          resetValue: 4
          fields:
            - name: REG_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: REG_CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: REG_CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              description: Need add description
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: REG_CLK_SEL
              description: Set this bit to enable clk_apll
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: APB_TSENS_CTRL
          description: register description
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: REG_TSENS_OUT
              description: Need add description
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: REG_TSENS_IN_INV
              description: Need add description
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: REG_TSENS_CLK_DIV
              description: Need add description
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: REG_TSENS_PU
              description: Need add description
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: APB_TSENS_CTRL2
          description: register description
          addressOffset: 92
          size: 32
          resetValue: 16386
          fields:
            - name: REG_TSENS_XPD_WAIT
              description: Need add description
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: REG_TSENS_XPD_FORCE
              description: Need add description
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: REG_TSENS_CLK_INV
              description: Need add description
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_SEL
              description: Need add description
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: CALI
          description: register description
          addressOffset: 96
          size: 32
          resetValue: 32768
          fields:
            - name: CFG
              description: Need add description
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: APB_CTRL_DATE
          description: register description
          addressOffset: 1020
          size: 32
          resetValue: 34632208
          fields:
            - name: DATE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: ASSIST_DEBUG
    description: Debug Assist
    groupName: ASSIST_DEBUG
    baseAddress: 1611456512
    addressBlock:
      - offset: 0
        size: 56
        usage: registers
    interrupt:
      - name: ASSIST_DEBUG
        description: Assist debug interrupt
        value: 40
    registers:
      - register:
          name: CORE_0_MONTR_ENA
          description: core0 monitor enable configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_SP_SPILL_MIN_ENA
              description: enbale sp underlow monitor
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_ENA
              description: enbale sp overflow monitor
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_RAW
          description: core0 monitor interrupt status register
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_SP_SPILL_MIN_RAW
              description: sp underlow monitor interrupt status register
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MAX_RAW
              description: sp overflow monitor interupt status register
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_INTR_ENA
          description: core0 monitor interrupt enable register
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_SP_SPILL_MIN_INTR_ENA
              description: enbale sp underlow monitor interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_INTR_ENA
              description: enbale sp overflow monitor interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_CLR
          description: core0 monitor interrupt clr register
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_SP_SPILL_MIN_CLR
              description: clr sp underlow monitor interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE_0_SP_SPILL_MAX_CLR
              description: clr sp overflow monitor interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: CORE_0_SP_MIN
          description: stack min value
          addressOffset: 16
          size: 32
          fields:
            - name: CORE_0_SP_MIN
              description: core0 sp region configuration regsiter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_MAX
          description: stack max value
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_SP_MAX
              description: core0 sp pc status register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_PC
          description: stack monitor pc status register
          addressOffset: 24
          size: 32
          fields:
            - name: CORE_0_SP_PC
              description: This regsiter stores the PC when trigger stack monitor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_EN
          description: record enable configuration register
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_RCD_RECORDEN
              description: Set 1 to enable record PC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_RCD_PDEBUGEN
              description: "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_PDEBUGPC
          description: record status regsiter
          addressOffset: 32
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGPC
              description: recorded PC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGSP
          description: record status regsiter
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGSP
              description: recorded sp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_LASTPC_BEFORE_EXCEPTION
          description: cpu status register
          addressOffset: 40
          size: 32
          fields:
            - name: CORE_0_LASTPC_BEFORE_EXC
              description: "cpu's lastpc before exception"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DEBUG_MODE
          description: cpu status register
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_DEBUG_MODE
              description: "cpu debug mode status, 1 means cpu enter debug mode."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DEBUG_MODULE_ACTIVE
              description: cpu debug_module active status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock gate register
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: clock gate register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 508
          size: 32
          resetValue: 34627616
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: BB
    description: BB Peripheral
    groupName: BB
    baseAddress: 1610731520
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: BBPD_CTRL
          description: Baseband control register
          addressOffset: 84
          size: 32
          fields:
            - name: DC_EST_FORCE_PD
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_EST_FORCE_PU
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PD
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FFT_FORCE_PU
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: DMA
    description: DMA (Direct Memory Access) Controller
    groupName: DMA
    baseAddress: 1610870784
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: DMA_CH0
        value: 33
    registers:
      - cluster:
          dim: 1
          dimIncrement: 16
          dimIndex: "0"
          name: INT_CH%s
          description: "Cluster INT_CH%s, containing INT_RAW_CH?, INT_ST_CH?, INT_ENA_CH?, INT_CLR_CH?"
          addressOffset: 0
          children:
            - register:
                name: RAW
                description: DMA_INT_RAW_CH0_REG.
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: "The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0, the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0."
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: "The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals, this raw interrupt is reserved."
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: "The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed, but there is no more inlink for Rx channel 0."
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: DMA_INT_ST_CH0_REG.
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: IN_SUC_EOF
                    description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: IN_ERR_EOF
                    description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DONE
                    description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: OUT_EOF
                    description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_ERR
                    description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: read-only
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_OVF
                    description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_UDF
                    description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_OVF
                    description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_UDF
                    description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: DMA_INT_ENA_CH0_REG.
                addressOffset: 8
                size: 32
                fields:
                  - name: IN_DONE
                    description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DONE
                    description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: DMA_INT_CLR_CH0_REG.
                addressOffset: 12
                size: 32
                fields:
                  - name: IN_DONE
                    description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: IN_SUC_EOF
                    description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: IN_ERR_EOF
                    description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DONE
                    description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: OUT_EOF
                    description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_ERR
                    description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DSCR_ERR
                    description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_EMPTY
                    description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 7
                    bitWidth: 1
                    access: write-only
                  - name: OUT_TOTAL_EOF
                    description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 8
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_OVF
                    description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_UDF
                    description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 10
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_OVF
                    description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 11
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_UDF
                    description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
      - register:
          name: AHB_TEST
          description: DMA_AHB_TEST_REG.
          addressOffset: 64
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: reserved
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: MISC_CONF
          description: DMA_MISC_CONF_REG.
          addressOffset: 68
          size: 32
          fields:
            - name: AHBM_RST_INTER
              description: "Set this bit, then clear this bit to reset the internal ahb FSM."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: DMA_DATE_REG.
          addressOffset: 72
          size: 32
          resetValue: 34624128
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - cluster:
          dim: 1
          dimIncrement: 192
          dimIndex: "0"
          name: CH%s
          description: "Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?"
          addressOffset: 112
          children:
            - register:
                name: IN_CONF0
                description: DMA_IN_CONF0_CH0_REG.
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via DMA.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: DMA_IN_CONF1_CH0_REG.
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: INFIFO_STATUS
                description: DMA_INFIFO_STATUS_CH0_REG.
                addressOffset: 8
                size: 32
                resetValue: 125829123
                fields:
                  - name: INFIFO_FULL
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_CNT
                    description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: DMA_IN_POP_CH0_REG.
                addressOffset: 12
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_LINK
                description: DMA_IN_LINK_CH0_REG.
                addressOffset: 16
                size: 32
                resetValue: 17825792
                fields:
                  - name: INLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 23
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_STATE
                description: DMA_IN_STATE_CH0_REG.
                addressOffset: 20
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.
                addressOffset: 24
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.
                addressOffset: 28
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: DMA_IN_DSCR_CH0_REG.
                addressOffset: 32
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: DMA_IN_DSCR_BF0_CH0_REG.
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: DMA_IN_DSCR_BF1_CH0_REG.
                addressOffset: 40
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_PRI
                description: DMA_IN_PRI_CH0_REG.
                addressOffset: 44
                size: 32
                fields:
                  - name: RX_PRI
                    description: "The priority of Rx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: DMA_IN_PERI_SEL_CH0_REG.
                addressOffset: 48
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - register:
                name: OUT_CONF0
                description: DMA_OUT_CONF0_CH0_REG.
                addressOffset: 96
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST
                    description: This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is generated when data need to transmit has been popped from FIFO in DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data when accessing internal SRAM.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: DMA_OUT_CONF1_CH0_REG.
                addressOffset: 100
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUTFIFO_STATUS
                description: DMA_OUTFIFO_STATUS_CH0_REG.
                addressOffset: 104
                size: 32
                resetValue: 125829122
                fields:
                  - name: OUTFIFO_FULL
                    description: L1 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY
                    description: L1 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_CNT
                    description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: DMA_OUT_PUSH_CH0_REG.
                addressOffset: 108
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_LINK
                description: DMA_OUT_LINK_CH0_REG.
                addressOffset: 112
                size: 32
                resetValue: 8388608
                fields:
                  - name: OUTLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 22
                    bitWidth: 1
                    access: read-write
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_STATE
                description: DMA_OUT_STATE_CH0_REG.
                addressOffset: 116
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: DMA_OUT_EOF_DES_ADDR_CH0_REG.
                addressOffset: 120
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.
                addressOffset: 124
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: DMA_OUT_DSCR_CH0_REG.
                addressOffset: 128
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: DMA_OUT_DSCR_BF0_CH0_REG.
                addressOffset: 132
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: DMA_OUT_DSCR_BF1_CH0_REG.
                addressOffset: 136
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_PRI
                description: DMA_OUT_PRI_CH0_REG.
                addressOffset: 140
                size: 32
                fields:
                  - name: TX_PRI
                    description: "The priority of Tx channel 0. The larger of the value, the higher of the priority."
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: DMA_OUT_PERI_SEL_CH0_REG.
                addressOffset: 144
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved. 2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC."
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
  - name: ECC
    description: ECC (ECC Hardware Accelerator)
    groupName: ECC
    baseAddress: 1610866688
    addressBlock:
      - offset: 0
        size: 24
        usage: registers
    registers:
      - register:
          name: MULT_INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: CALC_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: CALC_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: CALC_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MULT_INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: CALC_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_CONF
          description: I2S RX configure register
          addressOffset: 28
          size: 32
          fields:
            - name: START
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: KEY_LENGTH
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SECURITY_MODE
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: clk gate
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: WORK_MODE
              description: Reserved
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: VERIFICATION_RESULT
              description: Reserve
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 33628720
          fields:
            - name: DATE
              description: ECC mult version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "K_MEM[%s]"
          description: The memory that stores k.
          addressOffset: 256
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PX_MEM[%s]"
          description: The memory that stores Px.
          addressOffset: 288
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PY_MEM[%s]"
          description: The memory that stores Py.
          addressOffset: 320
          size: 32
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1610647552
    addressBlock:
      - offset: 0
        size: 192
        usage: registers
    interrupt:
      - name: EFUSE
        value: 20
    registers:
      - register:
          name: PGM_DATA0
          description: Register 0 that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA_0
              description: The content of the 0th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA1
          description: Register 1 that stores data to be programmed.
          addressOffset: 4
          size: 32
          fields:
            - name: PGM_DATA_1
              description: The content of the 1st 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA2
          description: Register 2 that stores data to be programmed.
          addressOffset: 8
          size: 32
          fields:
            - name: PGM_DATA_2
              description: The content of the 2nd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA3
          description: Register 3 that stores data to be programmed.
          addressOffset: 12
          size: 32
          fields:
            - name: PGM_DATA_3
              description: The content of the 3rd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA4
          description: Register 4 that stores data to be programmed.
          addressOffset: 16
          size: 32
          fields:
            - name: PGM_DATA_4
              description: The content of the 4th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA5
          description: Register 5 that stores data to be programmed.
          addressOffset: 20
          size: 32
          fields:
            - name: PGM_DATA_5
              description: The content of the 5th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA6
          description: Register 6 that stores data to be programmed.
          addressOffset: 24
          size: 32
          fields:
            - name: PGM_DATA_6
              description: The content of the 6th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA7
          description: Register 7 that stores data to be programmed.
          addressOffset: 28
          size: 32
          fields:
            - name: PGM_DATA_7
              description: The content of the 7th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE0
          description: Register 0 that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA_0
              description: The content of the 0th 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE1
          description: Register 1 that stores the RS code to be programmed.
          addressOffset: 36
          size: 32
          fields:
            - name: PGM_RS_DATA_1
              description: The content of the 1st 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE2
          description: Register 2 that stores the RS code to be programmed.
          addressOffset: 40
          size: 32
          fields:
            - name: PGM_RS_DATA_2
              description: The content of the 2nd 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: BLOCK0 data register 0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: Disable programming of individual eFuses.
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: BLOCK0 data register 1.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: The bit be set to disable software read high/low 128-bit of BLK3.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Selects RTC watchdog timeout threshold, in unit of slow clock cycle. 0: 40000. 1: 80000. 2: 160000. 3:320000."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: DIS_PAD_JTAG
              description: Set this bit to disable pad jtag.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE
              description: The bit be set to disable icache in download mode.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: The bit be set to disable manual encryption.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_BOOT_ENCRYPT_DECRYPT_CNT
              description: "These bits be set to enable SPI boot encrypt/decrypt. Odd number of 1: enable. even number of 1: disable."
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: XTS_KEY_LENGTH_256
              description: "The bit be set means XTS_AES use the whole 256-bit efuse data in BLOCK3. Otherwise, XTS_AES use 128-bit eFuse data in BLOCK3."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: Set this bit to disable usb printing.
              bitOffset: 11
              bitWidth: 2
              access: read-only
            - name: FORCE_SEND_RESUME
              description: Set this bit to force ROM code to send a resume command during SPI boot.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MODE
              description: "Set this bit to disable download mode (boot_mode[3:0] = 0, 1, 2, 4, 5, 6, 7)."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT
              description: This bit set means disable direct_boot mode.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: Set this bit to enable secure UART download mode.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: FLASH_TPUW
              description: "Configures flash waiting time after power-up, in unit of ms. If the value is less than 15, the waiting time is the configurable value.  Otherwise, the waiting time is twice the configurable value."
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN
              description: The bit be set to enable secure boot.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED
              description: Reserved (used for four backups method).
              bitOffset: 22
              bitWidth: 10
              access: read-only
      - register:
          name: RD_BLK1_DATA0
          description: BLOCK1 data register 0.
          addressOffset: 52
          size: 32
          fields:
            - name: SYSTEM_DATA0
              description: "Stores the bits [0:31] of system data."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK1_DATA1
          description: BLOCK1 data register 1.
          addressOffset: 56
          size: 32
          fields:
            - name: SYSTEM_DATA1
              description: "Stores the bits [32:63] of system data."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK1_DATA2
          description: BLOCK1 data register 2.
          addressOffset: 60
          size: 32
          fields:
            - name: SYSTEM_DATA2
              description: "Stores the bits [64:87] of system data."
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: RD_BLK2_DATA0
          description: Register 0 of BLOCK2.
          addressOffset: 64
          size: 32
          fields:
            - name: BLK2_DATA0
              description: "Store the bit [0:31] of MAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK2_DATA1
          description: Register 1 of BLOCK2.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_ID_HIGH
              description: "Store the bit [31:47] of MAC."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: WAFER_VERSION
              description: Store wafer version.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PKG_VERSION
              description: Store package version.
              bitOffset: 19
              bitWidth: 3
              access: read-only
            - name: BLK2_EFUSE_VERSION
              description: Store efuse version.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: RF_REF_I_BIAS_CONFIG
              description: Store rf configuration parameters.
              bitOffset: 25
              bitWidth: 4
              access: read-only
            - name: LDO_VOL_BIAS_CONFIG_LOW
              description: "Store the bit [0:2] of ido configuration parameters."
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: RD_BLK2_DATA2
          description: Register 2 of BLOCK2.
          addressOffset: 72
          size: 32
          fields:
            - name: LDO_VOL_BIAS_CONFIG_HIGH
              description: "Store the bit [3:29] of ido configuration parameters."
              bitOffset: 0
              bitWidth: 27
              access: read-only
            - name: PVT_LOW
              description: "Store the bit [0:4] of pvt."
              bitOffset: 27
              bitWidth: 5
              access: read-only
      - register:
          name: RD_BLK2_DATA3
          description: Register 3 of BLOCK2.
          addressOffset: 76
          size: 32
          fields:
            - name: PVT_HIGH
              description: "Store the bit [5:14] of pvt."
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: ADC_CALIBRATION_0
              description: "Store the bit [0:21] of ADC calibration data."
              bitOffset: 10
              bitWidth: 22
              access: read-only
      - register:
          name: RD_BLK2_DATA4
          description: Register 4 of BLOCK2.
          addressOffset: 80
          size: 32
          fields:
            - name: ADC_CALIBRATION_1
              description: "Store the bit [22:53] of ADC calibration data."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK2_DATA5
          description: Register 5 of BLOCK2.
          addressOffset: 84
          size: 32
          fields:
            - name: ADC_CALIBRATION_2
              description: "Store the bit [54:85] of ADC calibration data."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK2_DATA6
          description: Register 6 of BLOCK2.
          addressOffset: 88
          size: 32
          fields:
            - name: ADC_CALIBRATION_3
              description: "Store the bit [86:96] of ADC calibration data."
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: BLK2_RESERVED_DATA_0
              description: "Store the bit [0:20] of block2 reserved data."
              bitOffset: 11
              bitWidth: 21
              access: read-only
      - register:
          name: RD_BLK2_DATA7
          description: Register 7 of BLOCK2.
          addressOffset: 92
          size: 32
          fields:
            - name: BLK2_RESERVED_DATA_1
              description: "Store the bit [21:52] of block2 reserved data."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA0
          description: Register 0 of BLOCK3.
          addressOffset: 96
          size: 32
          fields:
            - name: BLK3_DATA0
              description: Store the first 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA1
          description: Register 1 of BLOCK3.
          addressOffset: 100
          size: 32
          fields:
            - name: BLK3_DATA1
              description: Store the second 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA2
          description: Register 2 of BLOCK3.
          addressOffset: 104
          size: 32
          fields:
            - name: BLK3_DATA2
              description: Store the third 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA3
          description: Register 3 of BLOCK3.
          addressOffset: 108
          size: 32
          fields:
            - name: BLK3_DATA3
              description: Store the fourth 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA4
          description: Register 4 of BLOCK3.
          addressOffset: 112
          size: 32
          fields:
            - name: BLK3_DATA4
              description: Store the fifth 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA5
          description: Register 5 of BLOCK3.
          addressOffset: 116
          size: 32
          fields:
            - name: BLK3_DATA5
              description: Store the sixth 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA6
          description: Register 6 of BLOCK3.
          addressOffset: 120
          size: 32
          fields:
            - name: BLK3_DATA6
              description: Store the seventh 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_BLK3_DATA7
          description: Register 7 of BLOCK3.
          addressOffset: 124
          size: 32
          fields:
            - name: BLK3_DATA7
              description: Store the eighth 32-bit of Block3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 128
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: "If any bit in RD_DIS is 1, then it indicates a programming error."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: "If any bit in WDT_DELAY_SEL is 1, then it indicates a programming error."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: DIS_PAD_JTAG_ERR
              description: "If any bit in DIS_PAD_JTAG is 1, then it indicates a programming error."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: "If any bit in DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it indicates a programming error."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR
              description: "If any bit in SPI_BOOT_ENCRYPT_DECRYPT_CNT is 1, then it indicates a programming error."
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: XTS_KEY_LENGTH_256_ERR
              description: "If any bit in XTS_KEY_LENGTH_256 is 1, then it indicates a programming error."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: "If any bit in UART_PRINT_CONTROL is 1, then it indicates a programming error."
              bitOffset: 11
              bitWidth: 2
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: "If any bit in FORCE_SEND_RESUME is 1, then it indicates a programming error."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MODE_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: FLASH_TPUW_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 17
              bitWidth: 4
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: "If any bit in this filed is 1, then it indicates a programming error."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED_ERR
              description: Reserved.
              bitOffset: 22
              bitWidth: 10
              access: read-only
      - register:
          name: RD_RS_ERR
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 132
          size: 32
          fields:
            - name: BLK1_ERR_NUM
              description: The value of this signal means the number of error bytes in block1.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: BLK1_FAIL
              description: "0: Means no failure and that the data of block1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BLK2_ERR_NUM
              description: The value of this signal means the number of error bytes in block2.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: BLK2_FAIL
              description: "0: Means no failure and that the data of block2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: BLK3_ERR_NUM
              description: The value of this signal means the number of error bytes in block3.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: BLK3_FAIL
              description: "0: Means no failure and that the block3 data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clcok configuration register.
          addressOffset: 136
          size: 32
          resetValue: 2
          fields:
            - name: EFUSE_MEM_FORCE_PD
              description: Set this bit to force eFuse SRAM into power-saving mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit and force to activate clock signal of eFuse SRAM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_MEM_FORCE_PU
              description: Set this bit to force eFuse SRAM into working mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: Set this bit and force to enable clock signal of eFuse memory.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuraiton register
          addressOffset: 140
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A: Operate programming command 0x5AA5: Operate read command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 144
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: BLK0_VALID_BIT_CNT
              description: "Record the number of bit '1' in BLOCK0."
              bitOffset: 10
              bitWidth: 6
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 148
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-3 corresponds to block number 0-3, respectively."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 152
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 156
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 256
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 260
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 264
          size: 32
          resetValue: 130588
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 268
          size: 32
          resetValue: 302055937
          fields:
            - name: THR_A
              description: Configures hold time for efuse read.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TRD
              description: Configures pulse time for efuse read.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TSUR_A
              description: Configures setup time for efuse read.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: READ_INIT_NUM
              description: Configures the initial read time of eFuse.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF0
          description: Configurarion register 0 of eFuse programming timing parameters.
          addressOffset: 272
          size: 32
          resetValue: 13107457
          fields:
            - name: THP_A
              description: Configures hold time for efuse program.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TPGM_INACTIVE
              description: "Configures pulse time for burning '0' bit."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TPGM
              description: "Configures pulse time for burning '1' bit."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configurarion register 1 of eFuse programming timing parameters.
          addressOffset: 276
          size: 32
          resetValue: 3145729
          fields:
            - name: TSUP_A
              description: Configures setup time for efuse program.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configurarion register 2 of eFuse programming timing parameters.
          addressOffset: 280
          size: 32
          resetValue: 400
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 508
          size: 32
          resetValue: 34636176
          fields:
            - name: DATE
              description: Stores eFuse version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: EXTMEM
    description: External Memory
    groupName: EXTMEM
    baseAddress: 1611415552
    addressBlock:
      - offset: 0
        size: 148
        usage: registers
    registers:
      - register:
          name: ICACHE_CTRL
          description: This description will be updated in the near future.
          addressOffset: 0
          size: 32
          fields:
            - name: ICACHE_ENABLE
              description: "The bit is used to activate the data cache. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_CTRL1
          description: This description will be updated in the near future.
          addressOffset: 4
          size: 32
          resetValue: 3
          fields:
            - name: ICACHE_SHUT_IBUS
              description: "The bit is used to disable core0 ibus, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SHUT_DBUS
              description: "The bit is used to disable core1 ibus, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_TAG_POWER_CTRL
          description: This description will be updated in the near future.
          addressOffset: 8
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  icache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power  icache tag memory down, 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power  icache tag memory up, 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ICACHE_SYNC_CTRL
          description: This description will be updated in the near future.
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_INVALIDATE_ENA
              description: The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_DONE
              description: The bit is used to indicate invalidate operation is finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_SYNC_ADDR
          description: This description will be updated in the near future.
          addressOffset: 44
          size: 32
          fields:
            - name: ICACHE_SYNC_ADDR
              description: The bits are used to configure the start virtual address for clean operations. It should be combined with ICACHE_SYNC_SIZE_REG.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ICACHE_SYNC_SIZE
          description: This description will be updated in the near future.
          addressOffset: 48
          size: 32
          fields:
            - name: ICACHE_SYNC_SIZE
              description: The bits are used to configure the length for sync operations. The bits are the counts of cache block. It should be combined with ICACHE_SYNC_ADDR_REG.
              bitOffset: 0
              bitWidth: 23
              access: read-write
      - register:
          name: IBUS_TO_FLASH_START_VADDR
          description: This description will be updated in the near future.
          addressOffset: 84
          size: 32
          resetValue: 1107296256
          fields:
            - name: IBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IBUS_TO_FLASH_END_VADDR
          description: This description will be updated in the near future.
          addressOffset: 88
          size: 32
          resetValue: 1111490559
          fields:
            - name: IBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of ibus to access flash. The register is used to give constraints to ibus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_START_VADDR
          description: This description will be updated in the near future.
          addressOffset: 92
          size: 32
          resetValue: 1006632960
          fields:
            - name: DBUS_TO_FLASH_START_VADDR
              description: The bits are used to configure the start virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DBUS_TO_FLASH_END_VADDR
          description: This description will be updated in the near future.
          addressOffset: 96
          size: 32
          resetValue: 1010827263
          fields:
            - name: DBUS_TO_FLASH_END_VADDR
              description: The bits are used to configure the end virtual address of dbus to access flash. The register is used to give constraints to dbus access counter.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_ACS_CNT_CLR
          description: This description will be updated in the near future.
          addressOffset: 100
          size: 32
          fields:
            - name: IBUS_ACS_CNT_CLR
              description: The bit is used to clear ibus counter.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DBUS_ACS_CNT_CLR
              description: The bit is used to clear dbus counter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_ILG_INT_ENA
          description: This description will be updated in the near future.
          addressOffset: 120
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_OP_FAULT_INT_ENA
              description: The bit is used to enable interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MMU_ENTRY_FAULT_INT_ENA
              description: The bit is used to enable interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DBUS_CNT_OVF_INT_ENA
              description: The bit is used to enable interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ILG_INT_CLR
          description: This description will be updated in the near future.
          addressOffset: 124
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ICACHE_PRELOAD_OP_FAULT_INT_CLR
              description: The bit is used to clear interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MMU_ENTRY_FAULT_INT_CLR
              description: The bit is used to clear interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: IBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by ibus counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DBUS_CNT_OVF_INT_CLR
              description: The bit is used to clear interrupt by dbus counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_ILG_INT_ST
          description: This description will be updated in the near future.
          addressOffset: 128
          size: 32
          fields:
            - name: ICACHE_SYNC_OP_FAULT_ST
              description: The bit is used to indicate interrupt by sync configurations fault.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_OP_FAULT_ST
              description: The bit is used to indicate interrupt by preload configurations fault.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: MMU_ENTRY_FAULT_ST
              description: The bit is used to indicate interrupt by mmu entry fault.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram counter overflow.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IBUS_ACS_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash/spiram counter overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DBUS_ACS_FLASH_MISS_CNT_OVF_ST
              description: The bit is used to indicate interrupt by dbus access flash miss counter overflow.
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_ACS_CACHE_INT_ENA
          description: This description will be updated in the near future.
          addressOffset: 132
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_ACS_MSK_IC_INT_ENA
              description: The bit is used to enable interrupt by cpu access icache while the corresponding dbus is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_REJECT_INT_ENA
              description: The bit is used to enable interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_WR_IC_INT_ENA
              description: The bit is used to enable interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: CORE0_ACS_CACHE_INT_CLR
          description: This description will be updated in the near future.
          addressOffset: 136
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_ACS_MSK_IC_INT_CLR
              description: The bit is used to clear interrupt by cpu access icache while the corresponding dbus is disabled or icache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_REJECT_INT_CLR
              description: The bit is used to clear interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_WR_IC_INT_CLR
              description: The bit is used to clear interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CORE0_ACS_CACHE_INT_ST
          description: This description will be updated in the near future.
          addressOffset: 140
          size: 32
          fields:
            - name: CORE0_IBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access  icache while the core0_ibus is disabled or icache is disabled which include speculative access.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by ibus trying to write icache
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_ACS_MSK_ICACHE_ST
              description: The bit is used to indicate interrupt by cpu access icache while the core0_dbus is disabled or icache is disabled which include speculative access.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_REJECT_ST
              description: The bit is used to indicate interrupt by authentication fail.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_WR_ICACHE_ST
              description: The bit is used to indicate interrupt by dbus trying to write icache
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_ST
          description: This description will be updated in the near future.
          addressOffset: 144
          size: 32
          fields:
            - name: CORE0_DBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access dbus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4: write-able."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_DBUS_WORLD
              description: "The bit is used to indicate the world of CPU access dbus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_DBUS_REJECT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 148
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_DBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access dbus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_ST
          description: This description will be updated in the near future.
          addressOffset: 152
          size: 32
          fields:
            - name: CORE0_IBUS_ATTR
              description: "The bits are used to indicate the attribute of CPU access ibus when authentication fail. 0: invalidate, 1: execute-able, 2: read-able"
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: CORE0_IBUS_WORLD
              description: "The bit is used to indicate the world of CPU access ibus when authentication fail. 0: WORLD0, 1: WORLD1"
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: CORE0_IBUS_REJECT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 156
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE0_IBUS_VADDR
              description: The bits are used to indicate the virtual address of CPU access  ibus when authentication fail.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_CONTENT
          description: This description will be updated in the near future.
          addressOffset: 160
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_CONTENT
              description: The bits are used to indicate the content of mmu entry which cause mmu fault..
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: CACHE_MMU_FAULT_CODE
              description: "The right-most 3 bits are used to indicate the operations which cause mmu fault occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: writeback, 4: cpu miss evict recovery address, 5: load miss evict recovery address, 6: external dma tx, 7: external dma rx. The most significant bit is used to indicate this operation occurs in which one icache."
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: CACHE_MMU_FAULT_VADDR
          description: This description will be updated in the near future.
          addressOffset: 164
          size: 32
          fields:
            - name: CACHE_MMU_FAULT_VADDR
              description: The bits are used to indicate the virtual address which cause mmu fault..
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_WRAP_AROUND_CTRL
          description: This description will be updated in the near future.
          addressOffset: 168
          size: 32
          fields:
            - name: CACHE_FLASH_WRAP_AROUND
              description: The bit is used to enable wrap around mode when read data from flash.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_POWER_CTRL
          description: This description will be updated in the near future.
          addressOffset: 172
          size: 32
          resetValue: 5
          fields:
            - name: CACHE_MMU_MEM_FORCE_ON
              description: "The bit is used to enable clock gating to save power when access mmu memory, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PD
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_MEM_FORCE_PU
              description: "The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_STATE
          description: This description will be updated in the near future.
          addressOffset: 176
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_STATE
              description: "The bit is used to indicate whether  icache main fsm is in idle state or not. 1: in idle state,  0: not in idle state"
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
          description: This description will be updated in the near future.
          addressOffset: 180
          size: 32
          fields:
            - name: RECORD_DISABLE_DB_ENCRYPT
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RECORD_DISABLE_G0CB_DECRYPT
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
          description: This description will be updated in the near future.
          addressOffset: 184
          size: 32
          resetValue: 7
          fields:
            - name: CLK_FORCE_ON_MANUAL_CRYPT
              description: "The bit is used to close clock gating of manual crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_AUTO_CRYPT
              description: "The bit is used to close clock gating of automatic crypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_FORCE_ON_CRYPT
              description: "The bit is used to close clock gating of external memory encrypt and decrypt clock. 1: close gating, 0: open clock gating."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_PRELOAD_INT_CTRL
          description: This description will be updated in the near future.
          addressOffset: 188
          size: 32
          fields:
            - name: ICACHE_PRELOAD_INT_ST
              description: The bit is used to indicate the interrupt by  icache pre-load done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_PRELOAD_INT_ENA
              description: The bit is used to enable the interrupt by  icache pre-load done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_PRELOAD_INT_CLR
              description: The bit is used to clear the interrupt by  icache pre-load done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_SYNC_INT_CTRL
          description: This description will be updated in the near future.
          addressOffset: 192
          size: 32
          fields:
            - name: ICACHE_SYNC_INT_ST
              description: The bit is used to indicate the interrupt by  icache sync done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICACHE_SYNC_INT_ENA
              description: The bit is used to enable the interrupt by  icache sync done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ICACHE_SYNC_INT_CLR
              description: The bit is used to clear the interrupt by  icache sync done.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CACHE_MMU_OWNER
          description: This description will be updated in the near future.
          addressOffset: 196
          size: 32
          fields:
            - name: CACHE_MMU_OWNER
              description: "The bits are used to specify the owner of MMU.bit0/bit2: ibus, bit1/bit3: dbus"
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CACHE_CONF_MISC
          description: This description will be updated in the near future.
          addressOffset: 200
          size: 32
          resetValue: 7
          fields:
            - name: CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by preload operation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
              description: The bit is used to disable checking mmu entry fault by sync operation.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_TRACE_ENA
              description: The bit is used to enable cache trace function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CACHE_MMU_PAGE_SIZE
              description: "This bit is used to choose mmu page size. 2:64KB. 1. 32KB. 0: 16KB"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: ICACHE_FREEZE
          description: This description will be updated in the near future.
          addressOffset: 204
          size: 32
          fields:
            - name: ENA
              description: The bit is used to enable icache freeze mode
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "The bit is used to configure freeze mode, 0:  assert busy if CPU miss 1: assert hit if CPU miss"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DONE
              description: The bit is used to indicate icache freeze success
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: ICACHE_ATOMIC_OPERATE_ENA
          description: This description will be updated in the near future.
          addressOffset: 208
          size: 32
          resetValue: 1
          fields:
            - name: ICACHE_ATOMIC_OPERATE_ENA
              description: "The bit is used to activate icache atomic operation protection. In this case, sync/lock operation can not interrupt miss-work. This feature does not work during invalidateAll operation."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_REQUEST
          description: This description will be updated in the near future.
          addressOffset: 212
          size: 32
          fields:
            - name: BYPASS
              description: The bit is used to disable request recording which could cause performance issue
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: This description will be updated in the near future.
          addressOffset: 256
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: clock gate enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: This description will be updated in the near future.
          addressOffset: 1020
          size: 32
          resetValue: 34631760
          fields:
            - name: DATE
              description: version information
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1610629120
    addressBlock:
      - offset: 0
        size: 788
        usage: registers
    interrupt:
      - name: GPIO
        value: 13
      - name: GPIO_NMI
        value: 14
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: GPIO bit select register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO output register
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO output set register
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: GPIO output set register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO output clear register
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: GPIO output clear register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: SDIO_SELECT
          description: GPIO sdio select register
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: GPIO sdio select register
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          description: GPIO output enable register
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO output enable set register
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO output enable set register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO output enable clear register
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO output enable clear register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: STRAP
          description: pad strapping register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: pad strapping register
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO input register
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: STATUS
          description: GPIO interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO interrupt status set register
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: GPIO interrupt status set register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO interrupt status clear register
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: GPIO interrupt status clear register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: PCPU_INT
          description: GPIO PRO_CPU interrupt status register
          addressOffset: 92
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO PRO_CPU interrupt status register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: PCPU_NMI_INT
          description: GPIO PRO_CPU(not shielded) interrupt status register
          addressOffset: 96
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: CPUSDIO_INT
          description: GPIO CPUSDIO interrupt status register
          addressOffset: 100
          size: 32
          fields:
            - name: SDIO_INT
              description: GPIO CPUSDIO interrupt status register for GPIO0-24
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 25
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24"
          name: PIN%s
          description: GPIO pin configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "set this bit to select pad driver. 1:open-drain. 0:normal."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: STATUS_NEXT
          description: GPIO interrupt source register
          addressOffset: 332
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: GPIO interrupt source register for GPIO0-24
              bitOffset: 0
              bitWidth: 26
              access: read-only
      - register:
          dim: 128
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127"
          name: FUNC%s_IN_SEL_CFG
          description: GPIO input function configuration register
          addressOffset: 340
          size: 32
          fields:
            - name: IN_SEL
              description: "set this value: s=0-53: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: IN_INV_SEL
              description: "set this bit to invert input signal. 1:invert. 0:not invert."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SEL
              description: "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          dim: 25
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24"
          name: FUNC%s_OUT_SEL_CFG
          description: GPIO output function select register
          addressOffset: 1364
          size: 32
          resetValue: 128
          fields:
            - name: OUT_SEL
              description: "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: INV_SEL
              description: "set this bit to invert output signal.1:invert.0:not invert."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "set this bit to invert output enable signal.1:invert.0:not invert."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: GPIO clock gate register
          addressOffset: 1580
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: set this bit to enable GPIO clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REG_DATE
          description: GPIO version register
          addressOffset: 1788
          size: 32
          resetValue: 34627984
          fields:
            - name: REG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1610690560
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: I2C_MST
        value: 11
      - name: I2C_EXT0
        value: 22
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: "Configures the low level width of the SCL\nClock"
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 523
          fields:
            - name: SDA_FORCE_OUT
              description: "0: direct output, 1: open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "0: direct output, 1: open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending the data in txfifo.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit,\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit,\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: This is the enable bit for arbitration_lost.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: This register is used to reset the scl FMS.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: synchronization bit
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLV_TX_AUTO_START_EN
              description: This is the enable bit for slave to send data automatically
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          fields:
            - name: RESP_REC
              description: "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the I2C controller loses control of SCL line, this register changes to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This field represents the amount of data needed to be sent.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: TXFIFO_CNT
              description: This field stores the amount of received data in RAM.
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This field indicates the states of the I2C module state machine. \n0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This field indicates the states of the state machine used to produce SCL.\n0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: This is the enable bit for time out control.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: This is the offset address of the APB reading from rxfifo
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: RXFIFO_WADDR
              description: This is the offset address of i2c module receiving data and writing to rxfifo.
              bitOffset: 5
              bitWidth: 4
              access: read-only
            - name: TXFIFO_RADDR
              description: This is the offset address of i2c module reading from txfifo.
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: TXFIFO_WADDR
              description: This is the offset address of APB bus writing to txfifo.
              bitOffset: 15
              bitWidth: 4
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16454
          fields:
            - name: RXFIFO_WM_THRHD
              description: "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 4
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset rx-fifo.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset tx-fifo.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The value of rx FIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Set this bit to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: The interrupt enable bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure for how long SDA is sampled, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "This register is used to configure for how long SCL setup to high level and remains high in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles."
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: "Configures the delay after the SCL clock\nedge for a stop condition"
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: COMD%s
          description: I2C command register %s
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: The threshold value of SCL_FSM state unchanged period. It should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 34628163
          fields:
            - name: DATE
              description: This is the the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: This is the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: This is the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: INTERRUPT_CORE0
    baseAddress: 1611407360
    addressBlock:
      - offset: 0
        size: 336
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_MAC_NMI
        value: 1
      - name: WIFI_PWR
        value: 2
      - name: WIFI_BB
        value: 3
      - name: BT_MAC
        value: 4
      - name: BT_BB
        value: 5
      - name: BT_BB_NMI
        value: 6
      - name: LP_TIMER
        value: 7
      - name: COEX
        value: 8
      - name: BLE_TIMER
        value: 9
      - name: BLE_SEC
        value: 10
      - name: CACHE_IA
        value: 25
      - name: ICACHE_PRELOAD0
        value: 30
      - name: ICACHE_SYNC0
        value: 31
      - name: ECC
        value: 35
      - name: FROM_CPU_INTR0
        value: 36
      - name: FROM_CPU_INTR1
        value: 37
      - name: FROM_CPU_INTR2
        value: 38
      - name: FROM_CPU_INTR3
        value: 39
      - name: ETS_CORE0_PIF_PMS_SIZE
        value: 41
    registers:
      - register:
          name: MAC_INTR_MAP
          description: register description
          addressOffset: 0
          size: 32
          fields:
            - name: WIFI_MAC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_MAC_NMI_MAP
          description: register description
          addressOffset: 4
          size: 32
          fields:
            - name: WIFI_MAC_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_PWR_INT_MAP
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: WIFI_PWR_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_BB_INT_MAP
          description: register description
          addressOffset: 12
          size: 32
          fields:
            - name: WIFI_BB_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_MAC_INT_MAP
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: BT_MAC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_INT_MAP
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: BT_BB_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_NMI_MAP
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: BT_BB_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_TIMER_INT_MAP
          description: register description
          addressOffset: 28
          size: 32
          fields:
            - name: LP_TIMER_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: COEX_INT_MAP
          description: register description
          addressOffset: 32
          size: 32
          fields:
            - name: COEX_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BLE_TIMER_INT_MAP
          description: register description
          addressOffset: 36
          size: 32
          fields:
            - name: BLE_TIMER_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BLE_SEC_INT_MAP
          description: register description
          addressOffset: 40
          size: 32
          fields:
            - name: BLE_SEC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_MST_INT_MAP
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: I2C_MST_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_CTRL_INTR_MAP
          description: register description
          addressOffset: 48
          size: 32
          fields:
            - name: APB_CTRL_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_MAP
          description: register description
          addressOffset: 52
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_NMI_MAP
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_1_MAP
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: SPI_INTR_1_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_INTR_2_MAP
          description: register description
          addressOffset: 64
          size: 32
          fields:
            - name: SPI_INTR_2_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART_INTR_MAP
          description: register description
          addressOffset: 68
          size: 32
          fields:
            - name: UART_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART1_INTR_MAP
          description: register description
          addressOffset: 72
          size: 32
          fields:
            - name: UART1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: LEDC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: EFUSE_INT_MAP
          description: register description
          addressOffset: 80
          size: 32
          fields:
            - name: EFUSE_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RTC_CORE_INTR_MAP
          description: register description
          addressOffset: 84
          size: 32
          fields:
            - name: RTC_CORE_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT0_INTR_MAP
          description: register description
          addressOffset: 88
          size: 32
          fields:
            - name: I2C_EXT0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_T0_INT_MAP
          description: register description
          addressOffset: 92
          size: 32
          fields:
            - name: TG_T0_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG_WDT_INT_MAP
          description: register description
          addressOffset: 96
          size: 32
          fields:
            - name: TG_WDT_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_IA_INT_MAP
          description: register description
          addressOffset: 100
          size: 32
          fields:
            - name: CACHE_IA_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: register description
          addressOffset: 104
          size: 32
          fields:
            - name: SYSTIMER_TARGET0_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: register description
          addressOffset: 108
          size: 32
          fields:
            - name: SYSTIMER_TARGET1_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: register description
          addressOffset: 112
          size: 32
          fields:
            - name: SYSTIMER_TARGET2_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_REJECT_INTR_MAP
          description: register description
          addressOffset: 116
          size: 32
          fields:
            - name: SPI_MEM_REJECT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_PRELOAD_INT_MAP
          description: register description
          addressOffset: 120
          size: 32
          fields:
            - name: ICACHE_PRELOAD_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ICACHE_SYNC_INT_MAP
          description: register description
          addressOffset: 124
          size: 32
          fields:
            - name: ICACHE_SYNC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_ADC_INT_MAP
          description: register description
          addressOffset: 128
          size: 32
          fields:
            - name: APB_ADC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_CH0_INT_MAP
          description: register description
          addressOffset: 132
          size: 32
          fields:
            - name: DMA_CH0_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: register description
          addressOffset: 136
          size: 32
          fields:
            - name: SHA_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ECC_INT_MAP
          description: register description
          addressOffset: 140
          size: 32
          fields:
            - name: ECC_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0_MAP
          description: register description
          addressOffset: 144
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1_MAP
          description: register description
          addressOffset: 148
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2_MAP
          description: register description
          addressOffset: 152
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3_MAP
          description: register description
          addressOffset: 156
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ASSIST_DEBUG_INTR_MAP
          description: register description
          addressOffset: 160
          size: 32
          fields:
            - name: ASSIST_DEBUG_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
          description: register description
          addressOffset: 164
          size: 32
          fields:
            - name: CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_CORE0_ACS_INT_MAP
          description: register description
          addressOffset: 168
          size: 32
          fields:
            - name: CACHE_CORE0_ACS_INT_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: INTR_STATUS_REG_0
          description: register description
          addressOffset: 172
          size: 32
          fields:
            - name: INTR_STATUS_0
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_1
          description: register description
          addressOffset: 176
          size: 32
          fields:
            - name: INTR_STATUS_1
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: register description
          addressOffset: 180
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INT_ENABLE
          description: register description
          addressOffset: 184
          size: 32
          fields:
            - name: CPU_INT_ENABLE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_TYPE
          description: register description
          addressOffset: 188
          size: 32
          fields:
            - name: CPU_INT_TYPE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_CLEAR
          description: register description
          addressOffset: 192
          size: 32
          fields:
            - name: CPU_INT_CLEAR
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_EIP_STATUS
          description: register description
          addressOffset: 196
          size: 32
          fields:
            - name: CPU_INT_EIP_STATUS
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_INT_PRI_0
          description: register description
          addressOffset: 200
          size: 32
          fields:
            - name: CPU_PRI_0_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_1
          description: register description
          addressOffset: 204
          size: 32
          fields:
            - name: CPU_PRI_1_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_2
          description: register description
          addressOffset: 208
          size: 32
          fields:
            - name: CPU_PRI_2_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_3
          description: register description
          addressOffset: 212
          size: 32
          fields:
            - name: CPU_PRI_3_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_4
          description: register description
          addressOffset: 216
          size: 32
          fields:
            - name: CPU_PRI_4_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_5
          description: register description
          addressOffset: 220
          size: 32
          fields:
            - name: CPU_PRI_5_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_6
          description: register description
          addressOffset: 224
          size: 32
          fields:
            - name: CPU_PRI_6_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_7
          description: register description
          addressOffset: 228
          size: 32
          fields:
            - name: CPU_PRI_7_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_8
          description: register description
          addressOffset: 232
          size: 32
          fields:
            - name: CPU_PRI_8_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_9
          description: register description
          addressOffset: 236
          size: 32
          fields:
            - name: CPU_PRI_9_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_10
          description: register description
          addressOffset: 240
          size: 32
          fields:
            - name: CPU_PRI_10_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_11
          description: register description
          addressOffset: 244
          size: 32
          fields:
            - name: CPU_PRI_11_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_12
          description: register description
          addressOffset: 248
          size: 32
          fields:
            - name: CPU_PRI_12_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_13
          description: register description
          addressOffset: 252
          size: 32
          fields:
            - name: CPU_PRI_13_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_14
          description: register description
          addressOffset: 256
          size: 32
          fields:
            - name: CPU_PRI_14_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_15
          description: register description
          addressOffset: 260
          size: 32
          fields:
            - name: CPU_PRI_15_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_16
          description: register description
          addressOffset: 264
          size: 32
          fields:
            - name: CPU_PRI_16_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_17
          description: register description
          addressOffset: 268
          size: 32
          fields:
            - name: CPU_PRI_17_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_18
          description: register description
          addressOffset: 272
          size: 32
          fields:
            - name: CPU_PRI_18_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_19
          description: register description
          addressOffset: 276
          size: 32
          fields:
            - name: CPU_PRI_19_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_20
          description: register description
          addressOffset: 280
          size: 32
          fields:
            - name: CPU_PRI_20_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_21
          description: register description
          addressOffset: 284
          size: 32
          fields:
            - name: CPU_PRI_21_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_22
          description: register description
          addressOffset: 288
          size: 32
          fields:
            - name: CPU_PRI_22_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_23
          description: register description
          addressOffset: 292
          size: 32
          fields:
            - name: CPU_PRI_23_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_24
          description: register description
          addressOffset: 296
          size: 32
          fields:
            - name: CPU_PRI_24_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_25
          description: register description
          addressOffset: 300
          size: 32
          fields:
            - name: CPU_PRI_25_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_26
          description: register description
          addressOffset: 304
          size: 32
          fields:
            - name: CPU_PRI_26_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_27
          description: register description
          addressOffset: 308
          size: 32
          fields:
            - name: CPU_PRI_27_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_28
          description: register description
          addressOffset: 312
          size: 32
          fields:
            - name: CPU_PRI_28_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_29
          description: register description
          addressOffset: 316
          size: 32
          fields:
            - name: CPU_PRI_29_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_30
          description: register description
          addressOffset: 320
          size: 32
          fields:
            - name: CPU_PRI_30_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_31
          description: register description
          addressOffset: 324
          size: 32
          fields:
            - name: CPU_PRI_31_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_THRESH
          description: register description
          addressOffset: 328
          size: 32
          fields:
            - name: CPU_INT_THRESH
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: INTERRUPT_REG_DATE
          description: register description
          addressOffset: 2044
          size: 32
          resetValue: 34636176
          fields:
            - name: INTERRUPT_REG_DATE
              description: Need add description
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1610649600
    addressBlock:
      - offset: 0
        size: 92
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          description: Clock Output Configuration Register
          addressOffset: 0
          size: 32
          resetValue: 2047
          fields:
            - name: CLK_OUT1
              description: "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_OUT2
              description: "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CLK_OUT3
              description: "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals."
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          dim: 21
          dimIncrement: 4
          name: GPIO%s
          description: IO MUX Configure Register for pad XTAL_32K_P
          addressOffset: 4
          size: 32
          resetValue: 2816
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: output enabled; 0: output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in pad mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled; 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled; 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled; 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA; 1: ~10mA; 2: ~20mA; 3: ~40mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1; 1: Select Function 2; etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled; 2: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: IO MUX Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 34627984
          fields:
            - name: REG_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1610715136
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: LEDC
        value: 19
    registers:
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_CONF0
          description: Configuration register 0 for channel %s
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: "This field is used to select one of timers for channel %s.\n\n0: select timer0; 1: select timer1; 2: select timer2; 3: select timer3"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: Set this bit to enable signal output on channel %s.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM
              description: "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times."
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN
              description: This bit is used to enable the ovf_cnt of channel %s.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET
              description: Set this bit to reset the ovf_cnt of channel %s.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_HPOINT
          description: High point register for channel %s
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: The output value changes to high when the selected timers has reached the value specified by this register.
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_DUTY
          description: Initial duty cycle for channel %s
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint."
              bitOffset: 0
              bitWidth: 19
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_CONF1
          description: Configuration register 1 for channel %s
          addressOffset: 12
          size: 32
          resetValue: 1073741824
          fields:
            - name: DUTY_SCALE
              description: This register is used to configure the changing step scale of duty on channel %s.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DUTY_CYCLE
              description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: DUTY_NUM
              description: This register is used to control the number of times the duty cycle will be changed.
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: DUTY_INC
              description: "This register is used to increase or decrease the duty of output signal on channel %s. 1: Increase; 0: Decrease."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DUTY_START
              description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_DUTY_R
          description: Current duty cycle for channel %s
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_CH0_R
              description: This register stores the current duty of output signal on channel %s.
              bitOffset: 0
              bitWidth: 19
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_CONF
          description: Timer %s configuration
          addressOffset: 160
          size: 32
          resetValue: 8388608
          fields:
            - name: DUTY_RES
              description: This register is used to control the range of the counter in timer %s.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CLK_DIV
              description: "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part."
              bitOffset: 4
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to suspend the counter in timer %s.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset timer %s. The counter will show 0 after reset.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_VALUE
          description: Timer %s current counter value
          addressOffset: 164
          size: 32
          fields:
            - name: CNT
              description: This register stores the current counter value of timer %s.
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 192
          size: 32
          fields:
            - name: OVF_INT_RAW
              description: Triggered when the timer0 has reached its maximum counter value.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_RAW
              description: Triggered when the timer1 has reached its maximum counter value.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_RAW
              description: Triggered when the timer2 has reached its maximum counter value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_RAW
              description: Triggered when the timer3 has reached its maximum counter value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 196
          size: 32
          fields:
            - name: OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 200
          size: 32
          fields:
            - name: OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 204
          size: 32
          fields:
            - name: OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER3_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH0_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH1_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH2_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH3_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH4_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH5_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH0_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH1_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH2_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH3_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH4_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH5_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: Global ledc configuration register
          addressOffset: 208
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 419829504
          fields:
            - name: LEDC_DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: MODEM_CLKRST
    description: MODEM_CLKRST Peripheral
    groupName: MODEM_CLKRST
    baseAddress: 1610930176
    addressBlock:
      - offset: 0
        size: 24
        usage: registers
    registers:
      - register:
          name: CLK_CONF
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN
              description: "."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MODEM_LP_TIMER_CONF
          addressOffset: 4
          size: 32
          fields:
            - name: LP_TIMER_SEL_RTC_SLOW
              description: "."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_TIMER_SEL_8M
              description: "."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_TIMER_SEL_XTAL
              description: "."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_TIMER_SEL_XTAL32K
              description: "."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_TIMER_CLK_DIV_NUM
              description: "."
              bitOffset: 4
              bitWidth: 8
              access: read-write
      - register:
          name: COEX_LP_CLK_CONF
          addressOffset: 8
          size: 32
          fields:
            - name: COEX_LPCLK_SEL_RTC_SLOW
              description: "."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COEX_LPCLK_SEL_8M
              description: "."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COEX_LPCLK_SEL_XTAL
              description: "."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COEX_LPCLK_SEL_XTAL32K
              description: "."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COEX_LPCLK_DIV_NUM
              description: "."
              bitOffset: 4
              bitWidth: 8
              access: read-write
      - register:
          name: BLE_TIMER_CLK_CONF
          addressOffset: 12
          size: 32
          resetValue: 3
          fields:
            - name: BLETIMER_USE_XTAL
              description: "."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLETIMER_CLK_IS_ACTIVE
              description: "."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          addressOffset: 12
          size: 32
          resetValue: 34632304
          fields:
            - name: DATE
              description: "."
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: ETM_CLK_CONF
          addressOffset: 16
          size: 32
          fields:
            - name: ETM_CLK_SEL
              description: "."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_CLK_ACTIVE
              description: "."
              bitOffset: 1
              bitWidth: 1
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1610768384
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 176
          size: 32
          access: read-only
  - name: RTC_CNTL
    description: Real-Time Clock Control
    groupName: RTC_CNTL
    baseAddress: 1610645504
    addressBlock:
      - offset: 0
        size: 276
        usage: registers
    interrupt:
      - name: RTC_CORE
        value: 21
    registers:
      - register:
          name: OPTIONS0
          description: register description
          addressOffset: 0
          size: 32
          resetValue: 268476416
          fields:
            - name: SW_STALL_PROCPU_C0
              description: "{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SW_PROCPU_RST
              description: PRO CPU SW reset
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PD
              description: BB_I2C force power down
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BB_I2C_FORCE_PU
              description: BB_I2C force power up
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PD
              description: BB_PLL _I2C force power down
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BBPLL_I2C_FORCE_PU
              description: BB_PLL_I2C force power up
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PD
              description: BB_PLL force power down
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BBPLL_FORCE_PU
              description: BB_PLL force power up
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PD
              description: crystall force power down
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: XTL_FORCE_PU
              description: crystall force power up
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: XTL_EN_WAIT
              description: wait bias_sleep and current source wakeup
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: XTL_EXT_CTR_SEL
              description: Need add desc
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: ANALOG_FORCE_ISO
              description: Need add desc
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ANALOG_FORCE_NOISO
              description: Need add desc
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_RST
              description: digital wrap force reset in deep sleep
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NORST
              description: digital core force no reset in deep sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SW_SYS_RST
              description: SW system reset
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_TIMER0
          description: register description
          addressOffset: 4
          size: 32
          fields:
            - name: SLP_VAL_LO
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_TIMER1
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: SLP_VAL_HI
              description: RTC sleep timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_ALARM_EN
              description: timer alarm enable bit
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: TIME_UPDATE
          description: register description
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_SYS_STALL
              description: Enable to record system stall time
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_XTL_OFF
              description: Enable to record 40M XTAL OFF time
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_SYS_RST
              description: enable to record system reset time
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIME_UPDATE
              description: "Set 1: to update register with RTC timer"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIME_LOW0
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_VALUE0_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TIME_HIGH0
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_VALUE0_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATE0
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: SW_CPU_INT
              description: rtc software interrupt to main cpu
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_CAUSE_CLR
              description: clear rtc sleep reject cause
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: APB2RTC_BRIDGE_SEL
              description: "1: APB to RTC using bridge"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_ACTIVE_IND
              description: SDIO active indication
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLP_WAKEUP
              description: leep wakeup bit
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT
              description: leep reject bit
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP_EN
              description: sleep enable bit
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1
          description: register description
          addressOffset: 28
          size: 32
          resetValue: 672400387
          fields:
            - name: CPU_STALL_EN
              description: CPU stall enable bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: CPU stall wait cycles in fast_clk_rtc
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: CK8M_WAIT
              description: CK8M wait cycles in slow_clk_rtc
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: XTL_BUF_WAIT
              description: XTAL wait cycles in slow_clk_rtc
              bitOffset: 14
              bitWidth: 10
              access: read-write
            - name: PLL_BUF_WAIT
              description: PLL wait cycles in slow_clk_rtc
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER2
          description: register description
          addressOffset: 32
          size: 32
          resetValue: 16777216
          fields:
            - name: MIN_TIME_CK8M_OFF
              description: minimal cycles in slow_clk_rtc for CK8M in power down state
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER4
          description: register description
          addressOffset: 36
          size: 32
          resetValue: 270532608
          fields:
            - name: DG_WRAP_WAIT_TIMER
              description: Need add desc
              bitOffset: 16
              bitWidth: 9
              access: read-write
            - name: DG_WRAP_POWERUP_TIMER
              description: Need add desc
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: TIMER5
          description: register description
          addressOffset: 40
          size: 32
          resetValue: 32768
          fields:
            - name: MIN_SLP_VAL
              description: minimal sleep cycles in slow_clk_rtc
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: ANA_CONF
          description: register description
          addressOffset: 44
          size: 32
          resetValue: 4456448
          fields:
            - name: I2C_RESET_POR_FORCE_PD
              description: Need add desc
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I2C_RESET_POR_FORCE_PU
              description: Need add desc
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SAR_I2C_PU
              description: PLLA force power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_SLP_START
              description: start BBPLL calibration during sleep
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TXRF_I2C_PU
              description: "1: TXRF_I2C power up"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RFRX_PBUS_PU
              description: "1: RFRX_PBUS power up"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CKGEN_I2C_PU
              description: "1: CKGEN_I2C power up"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PLL_I2C_PU
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PD
              description: PLLA force power down
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PLLA_FORCE_PU
              description: PLLA force power up
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_STATE
          description: register description
          addressOffset: 48
          size: 32
          resetValue: 8192
          fields:
            - name: RESET_CAUSE_PROCPU
              description: reset cause of PRO CPU
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: STAT_VECTOR_SEL_PROCPU
              description: PRO CPU state vector sel
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OCD_HALT_ON_RESET_PROCPU
              description: PROCPU OcdHaltOnReset
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DRESET_MASK_PROCPU
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_STATE
          description: register description
          addressOffset: 52
          size: 32
          resetValue: 393216
          fields:
            - name: WAKEUP_ENA
              description: wakeup enable bitmap
              bitOffset: 15
              bitWidth: 17
              access: read-write
      - register:
          name: INT_ENA_RTC
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
            - name: SLP_REJECT_INT_ENA
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
            - name: WDT_INT_ENA
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
            - name: BROWN_OUT_INT_ENA
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
            - name: MAIN_TIMER_INT_ENA
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
            - name: SWD_INT_ENA
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
            - name: BBPLL_CAL_INT_ENA
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
      - register:
          name: INT_RAW_RTC
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_RAW
              description: sleep wakeup interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_RAW
              description: sleep reject interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_RAW
              description: RTC WDT interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_RAW
              description: brown out interrupt raw
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_RAW
              description: RTC main timer interrupt raw
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_RAW
              description: super watch dog interrupt raw
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_RAW
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_RTC
          description: register description
          addressOffset: 64
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ST
              description: sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ST
              description: sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ST
              description: RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ST
              description: brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ST
              description: RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ST
              description: super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_ST
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR_RTC
          description: register description
          addressOffset: 68
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_CLR
              description: Clear sleep wakeup interrupt state
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_CLR
              description: Clear sleep reject interrupt state
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_CLR
              description: Clear RTC WDT interrupt state
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_CLR
              description: Clear brown out interrupt state
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_CLR
              description: Clear RTC main timer interrupt state
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_CLR
              description: Clear super watch dog interrupt state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_CLR
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: STORE0
          description: register description
          addressOffset: 72
          size: 32
          fields:
            - name: SCRATCH0
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: SCRATCH1
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          description: register description
          addressOffset: 80
          size: 32
          fields:
            - name: SCRATCH2
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          description: register description
          addressOffset: 84
          size: 32
          fields:
            - name: SCRATCH3
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_XTL_CONF
          description: register description
          addressOffset: 88
          size: 32
          fields:
            - name: XTL_EXT_CTR_LV
              description: "0: power down XTAL at high level"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XTL_EXT_CTR_EN
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CONF
          description: register description
          addressOffset: 92
          size: 32
          fields:
            - name: GPIO_WAKEUP_FILTER
              description: enable filter for gpio wakeup event
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CONF
          description: register description
          addressOffset: 96
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: sleep reject enable
              bitOffset: 12
              bitWidth: 18
              access: read-write
            - name: LIGHT_SLP_REJECT_EN
              description: enable reject for light sleep
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DEEP_SLP_REJECT_EN
              description: enable reject for deep sleep
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERIOD_CONF
          description: register description
          addressOffset: 100
          size: 32
          fields:
            - name: CPUSEL_CONF
              description: CPU sel option
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPUPERIOD_SEL
              description: Need add desc
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CLK_CONF
          description: register description
          addressOffset: 104
          size: 32
          resetValue: 290992664
          fields:
            - name: EFUSE_CLK_FORCE_GATING
              description: Need add desc
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_CLK_FORCE_NOGATING
              description: Need add desc
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL_VLD
              description: used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV
              description: "CK8M_D256_OUT divider. 00: div128"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: ENB_CK8M
              description: disable CK8M and CK8M_D256_OUT
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ENB_CK8M_DIV
              description: "1: CK8M_D256_OUT is actually CK8M"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIG_XTAL32K_EN
              description: enable CK_XTAL_32K for digital core (no relationship with RTC core)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_D256_EN
              description: enable CK8M_D256_OUT for digital core (no relationship with RTC core)
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DIG_CLK8M_EN
              description: enable CK8M for digital core (no relationship with RTC core)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CK8M_DIV_SEL
              description: divider = reg_ck8m_div_sel + 1
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: XTAL_FORCE_NOGATING
              description: XTAL force no gating during sleep
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_NOGATING
              description: CK8M force no gating during sleep
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK8M_DFREQ
              description: CK8M_DFREQ
              bitOffset: 17
              bitWidth: 8
              access: read-write
            - name: CK8M_FORCE_PD
              description: CK8M force power down
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK8M_FORCE_PU
              description: CK8M force power up
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_GATING
              description: Need add desc
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: XTAL_GLOBAL_FORCE_NOGATING
              description: Need add desc
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FAST_CLK_RTC_SEL
              description: "fast_clk_rtc sel. 0: XTAL div 4"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_RTC_SEL
              description: Need add desc
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLOW_CLK_CONF
          description: register description
          addressOffset: 108
          size: 32
          resetValue: 4194304
          fields:
            - name: ANA_CLK_DIV_VLD
              description: used to sync div bus. clear vld before set reg_rtc_ana_clk_div
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ANA_CLK_DIV
              description: Need add desc
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: SLOW_CLK_NEXT_EDGE
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BIAS_CONF
          description: register description
          addressOffset: 112
          size: 32
          resetValue: 67584
          fields:
            - name: DG_VDD_DRV_B_SLP
              description: Need add desc
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DG_VDD_DRV_B_SLP_EN
              description: Need add desc
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_IDLE
              description: Need add desc
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_WAKE
              description: Need add desc
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_DEEP_SLP
              description: Need add desc
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: BIAS_BUF_MONITOR
              description: Need add desc
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PD_CUR_DEEP_SLP
              description: xpd cur when rtc in sleep_state
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PD_CUR_MONITOR
              description: xpd cur when rtc in monitor state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_DEEP_SLP
              description: bias_sleep when rtc in sleep_state
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: BIAS_SLEEP_MONITOR
              description: bias_sleep when rtc in monitor state
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DBG_ATTEN_DEEP_SLP
              description: DBG_ATTEN when rtc in sleep state
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_MONITOR
              description: DBG_ATTEN when rtc in active state
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: DBG_ATTEN_ACTIVE
              description: Need add desc
              bitOffset: 26
              bitWidth: 4
              access: read-write
      - register:
          name: RTC_CNTL
          description: register description
          addressOffset: 116
          size: 32
          resetValue: 2147483648
          fields:
            - name: DIG_REG_CAL_EN
              description: Need add desc
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SCK_DCAP
              description: SCK_DCAP
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: REGULATOR_FORCE_PD
              description: RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REGULATOR_FORCE_PU
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PWC
          description: register description
          addressOffset: 120
          size: 32
          fields:
            - name: PAD_FORCE_HOLD
              description: rtc pad force hold
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PWC
          description: register description
          addressOffset: 124
          size: 32
          resetValue: 1048608
          fields:
            - name: VDD_SPI_PWR_DRV
              description: Need add desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: VDD_SPI_PWR_FORCE
              description: Need add desc
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VDD_SPI_PD_EN
              description: Need add desc
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PD
              description: memories in digital core force PD in sleep
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LSLP_MEM_FORCE_PU
              description: memories in digital core force no PD in sleep
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PD
              description: digital core force power down
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_PU
              description: digital core force power up
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_PD_EN
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_ISO
          description: register description
          addressOffset: 128
          size: 32
          resetValue: 2147504256
          fields:
            - name: FORCE_OFF
              description: Need add desc
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ON
              description: Need add desc
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD
              description: read only register to indicate digital pad auto-hold status
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLR_DG_PAD_AUTOHOLD
              description: wtite only register to clear digital pad auto-hold
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DG_PAD_AUTOHOLD_EN
              description: digital pad enable auto-hold
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_NOISO
              description: digital pad force no ISO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_ISO
              description: digital pad force ISO
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_UNHOLD
              description: digital pad force un-hold
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DG_PAD_FORCE_HOLD
              description: digital pad force hold
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_ISO
              description: digital core force ISO
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DG_WRAP_FORCE_NOISO
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG0
          description: register description
          addressOffset: 132
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: chip reset siginal pulse width
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: wdt reset whole chip enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: pause WDT in sleep
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: enable WDT reset PRO CPU
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: enable WDT in flash boot
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: system reset counter length
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: CPU reset counter length
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: "1: interrupt stage en"
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: "1: interrupt stage en"
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: "1: interrupt stage en"
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: "1: interrupt stage en"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: register description
          addressOffset: 136
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG2
          description: register description
          addressOffset: 140
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: register description
          addressOffset: 144
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: register description
          addressOffset: 148
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: register description
          addressOffset: 152
          size: 32
          fields:
            - name: WDT_FEED
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTWPROTECT
          description: register description
          addressOffset: 156
          size: 32
          fields:
            - name: WDT_WKEY
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONF
          description: register description
          addressOffset: 160
          size: 32
          resetValue: 78643200
          fields:
            - name: SWD_RESET_FLAG
              description: swd reset flag
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SWD_FEED_INT
              description: swd interrupt for feeding
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SWD_BYPASS_RST
              description: Need add desc
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SWD_SIGNAL_WIDTH
              description: adjust signal width send to swd
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: reset swd reset flag
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SWD_FEED
              description: Sw feed swd
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SWD_DISABLE
              description: disabel SWD
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_AUTO_FEED_EN
              description: automatically feed swd when int comes
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SWD_WPROTECT
          description: register description
          addressOffset: 164
          size: 32
          fields:
            - name: SWD_WKEY
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SW_CPU_STALL
          description: register description
          addressOffset: 168
          size: 32
          fields:
            - name: SW_STALL_PROCPU_C1
              description: Need add desc
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: STORE4
          description: register description
          addressOffset: 172
          size: 32
          fields:
            - name: SCRATCH4
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          description: register description
          addressOffset: 176
          size: 32
          fields:
            - name: SCRATCH5
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          description: register description
          addressOffset: 180
          size: 32
          fields:
            - name: SCRATCH6
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          description: register description
          addressOffset: 184
          size: 32
          fields:
            - name: SCRATCH7
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOW_POWER_ST
          description: register description
          addressOffset: 188
          size: 32
          fields:
            - name: XPD_DIG
              description: digital wrap power down
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TOUCH_STATE_START
              description: touch should start to work
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TOUCH_STATE_SWITCH
              description: touch is about to working. Switch rtc main state
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TOUCH_STATE_SLP
              description: touch is in sleep state
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TOUCH_STATE_DONE
              description: touch is done
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: COCPU_STATE_START
              description: ulp/cocpu should start to work
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: COCPU_STATE_SWITCH
              description: ulp/cocpu is about to working. Switch rtc main state
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: COCPU_STATE_SLP
              description: ulp/cocpu is in sleep state
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: COCPU_STATE_DONE
              description: ulp/cocpu is done
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_XTAL_ISO
              description: no use any more
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_PLL_ON
              description: rtc main state machine is in states that pll should be running
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RDY_FOR_WAKEUP
              description: rtc is ready to receive wake up trigger from wake up source
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_WAIT_END
              description: rtc main state machine has been waited for some cycles
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: IN_WAKEUP_STATE
              description: rtc main state machine is in the states of wakeup process
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: IN_LOW_POWER_STATE
              description: rtc main state machine is in the states of low power
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_IN_WAIT_8M
              description: rtc main state machine is in wait 8m state
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_IN_WAIT_PLL
              description: rtc main state machine is in wait pll state
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_IN_WAIT_XTL
              description: rtc main state machine is in wait xtal state
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_IN_SLP
              description: rtc main state machine is in sleep state
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE_IN_IDLE
              description: rtc main state machine is in idle state
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MAIN_STATE
              description: rtc main state machine status
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: DIAG0
          description: register description
          addressOffset: 192
          size: 32
          fields:
            - name: LOW_POWER_DIAG1
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PAD_HOLD
          description: register description
          addressOffset: 196
          size: 32
          fields:
            - name: GPIO_PIN0_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_HOLD
              description: Need add desc
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_HOLD
              description: Need add desc
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_HOLD
              description: Need add desc
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_HOLD
              description: Need add desc
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_HOLD
              description: Need add desc
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DIG_PAD_HOLD
          description: register description
          addressOffset: 200
          size: 32
          fields:
            - name: DIG_PAD_HOLD
              description: Need add desc
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BROWN_OUT
          description: register description
          addressOffset: 204
          size: 32
          resetValue: 1140785168
          fields:
            - name: BROWN_OUT_INT_WAIT
              description: brown out interrupt wait cycles
              bitOffset: 4
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_CLOSE_FLASH_ENA
              description: enable close flash when brown out happens
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_PD_RF_ENA
              description: enable power down RF when brown out happens
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_WAIT
              description: brown out reset wait cycles
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: BROWN_OUT_RST_ENA
              description: enable brown out reset
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_RST_SEL
              description: "1:  4-pos reset"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_ANA_RST_EN
              description: Need add desc
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_CNT_CLR
              description: clear brown out counter
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_ENA
              description: enable brown out
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DET
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TIME_LOW1
          description: register description
          addressOffset: 208
          size: 32
          fields:
            - name: TIMER_VALUE1_LOW
              description: RTC timer low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TIME_HIGH1
          description: register description
          addressOffset: 212
          size: 32
          fields:
            - name: TIMER_VALUE1_HIGH
              description: RTC timer high 16 bits
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: USB_CONF
          description: register description
          addressOffset: 216
          size: 32
          fields:
            - name: IO_MUX_RESET_DISABLE
              description: Need add desc
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_REJECT_CAUSE
          description: register description
          addressOffset: 220
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: sleep reject cause
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: OPTION1
          description: register description
          addressOffset: 224
          size: 32
          fields:
            - name: FORCE_DOWNLOAD_BOOT
              description: Need add desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CAUSE
          description: register description
          addressOffset: 228
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: sleep wakeup cause
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: ULP_CP_TIMER_1
          description: register description
          addressOffset: 232
          size: 32
          resetValue: 51200
          fields:
            - name: ULP_CP_TIMER_SLP_CYCLE
              description: sleep cycles for ULP-coprocessor timer
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: INT_ENA_RTC_W1TS
          description: register description
          addressOffset: 236
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TS
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA_W1TS
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA_W1TS
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA_W1TS
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA_W1TS
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ENA_W1TS
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_ENA_W1TS
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA_RTC_W1TC
          description: register description
          addressOffset: 240
          size: 32
          fields:
            - name: SLP_WAKEUP_INT_ENA_W1TC
              description: enable sleep wakeup interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_REJECT_INT_ENA_W1TC
              description: enable sleep reject interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA_W1TC
              description: enable RTC WDT interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA_W1TC
              description: enable brown out interrupt
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_INT_ENA_W1TC
              description: enable RTC main timer interrupt
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SWD_INT_ENA_W1TC
              description: enable super watch dog interrupt
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: BBPLL_CAL_INT_ENA_W1TC
              description: Need add desc
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: CNTL_RETENTION_CTRL
          description: register description
          addressOffset: 244
          size: 32
          resetValue: 2697986048
          fields:
            - name: RETENTION_CLK_SEL
              description: Need add desc
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RETENTION_DONE_WAIT
              description: Need add desc
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: RETENTION_CLKOFF_WAIT
              description: Need add desc
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: RETENTION_EN
              description: Need add desc
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RETENTION_WAIT
              description: wait cycles for rention operation
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: FIB_SEL
          description: register description
          addressOffset: 248
          size: 32
          resetValue: 7
          fields:
            - name: FIB_SEL
              description: select use analog fib signal
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: CNTL_GPIO_WAKEUP
          description: register description
          addressOffset: 252
          size: 32
          fields:
            - name: GPIO_WAKEUP_STATUS
              description: Need add desc
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GPIO_WAKEUP_STATUS_CLR
              description: Need add desc
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN_CLK_GATE
              description: Need add desc
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_INT_TYPE
              description: Need add desc
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN4_INT_TYPE
              description: Need add desc
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN3_INT_TYPE
              description: Need add desc
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN2_INT_TYPE
              description: Need add desc
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN1_INT_TYPE
              description: Need add desc
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN0_INT_TYPE
              description: Need add desc
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: GPIO_PIN5_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN0_WAKEUP_ENABLE
              description: Need add desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CNTL_DBG_SEL
          description: register description
          addressOffset: 256
          size: 32
          fields:
            - name: DEBUG_12M_NO_GATING
              description: Need add desc
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DEBUG_BIT_SEL
              description: Need add desc
              bitOffset: 2
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL0
              description: Need add desc
              bitOffset: 7
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL1
              description: Need add desc
              bitOffset: 12
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL2
              description: Need add desc
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL3
              description: Need add desc
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: DEBUG_SEL4
              description: Need add desc
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: CNTL_DBG_MAP
          description: register description
          addressOffset: 260
          size: 32
          fields:
            - name: GPIO_PIN5_MUX_SEL
              description: Need add desc
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN4_MUX_SEL
              description: Need add desc
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN3_MUX_SEL
              description: Need add desc
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN2_MUX_SEL
              description: Need add desc
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN1_MUX_SEL
              description: Need add desc
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN0_MUX_SEL
              description: Need add desc
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_PIN5_FUN_SEL
              description: Need add desc
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN4_FUN_SEL
              description: Need add desc
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN3_FUN_SEL
              description: Need add desc
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN2_FUN_SEL
              description: Need add desc
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN1_FUN_SEL
              description: Need add desc
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: GPIO_PIN0_FUN_SEL
              description: Need add desc
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: CNTL_SENSOR_CTRL
          description: register description
          addressOffset: 264
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: Need add desc
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: FORCE_XPD_SAR
              description: Need add desc
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CNTL_DBG_SAR_SEL
          description: register description
          addressOffset: 268
          size: 32
          fields:
            - name: SAR_DEBUG_SEL
              description: Need add desc
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: CNTL_DATE
          description: register description
          addressOffset: 508
          size: 32
          resetValue: 34632080
          fields:
            - name: CNTL_DATE
              description: Need add desc
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SENSITIVE
    description: SENSITIVE Peripheral
    groupName: SENSITIVE
    baseAddress: 1611403264
    addressBlock:
      - offset: 0
        size: 72
        usage: registers
    registers:
      - register:
          name: ROM_TABLE_LOCK
          description: register description
          addressOffset: 0
          size: 32
          fields:
            - name: ROM_TABLE_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_TABLE
          description: register description
          addressOffset: 4
          size: 32
          fields:
            - name: ROM_TABLE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_0
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: APB_PERIPHERAL_ACCESS_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB_PERIPHERAL_ACCESS_1
          description: register description
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: APB_PERIPHERAL_ACCESS_SPLIT_BURST
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_0
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_1
          description: register description
          addressOffset: 20
          size: 32
          resetValue: 15
          fields:
            - name: INTERNAL_SRAM_USAGE_CPU_CACHE
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INTERNAL_SRAM_USAGE_CPU_SRAM
              description: Need add description
              bitOffset: 1
              bitWidth: 3
              access: read-write
      - register:
          name: INTERNAL_SRAM_USAGE_3
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM
              description: Need add description
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: INTERNAL_SRAM_ALLOC_MAC_DUMP
              description: Need add description
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_0
          description: register description
          addressOffset: 28
          size: 32
          fields:
            - name: CACHE_TAG_ACCESS_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_TAG_ACCESS_1
          description: register description
          addressOffset: 32
          size: 32
          resetValue: 15
          fields:
            - name: PRO_I_TAG_RD_ACS
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_I_TAG_WR_ACS
              description: Need add description
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_RD_ACS
              description: Need add description
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PRO_D_TAG_WR_ACS
              description: Need add description
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_0
          description: register description
          addressOffset: 36
          size: 32
          fields:
            - name: CACHE_MMU_ACCESS_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_MMU_ACCESS_1
          description: register description
          addressOffset: 40
          size: 32
          resetValue: 3
          fields:
            - name: PRO_MMU_RD_ACS
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PRO_MMU_WR_ACS
              description: Need add description
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PIF_ACCESS_MONITOR_0
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: PIF_ACCESS_MONITOR_LOCK
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PIF_ACCESS_MONITOR_1
          description: register description
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN
              description: Need add description
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PIF_ACCESS_MONITOR_2
          description: register description
          addressOffset: 52
          size: 32
          fields:
            - name: PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE
              description: Need add description
              bitOffset: 1
              bitWidth: 2
              access: read-only
      - register:
          name: PIF_ACCESS_MONITOR_3
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: XTS_AES_KEY_UPDATE
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: XTS_AES_KEY_UPDATE
              description: Set this bit to update xts_aes key
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: register description
          addressOffset: 64
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SENSITIVE_REG_DATE
          description: register description
          addressOffset: 4092
          size: 32
          resetValue: 34628353
          fields:
            - name: SENSITIVE_REG_DATE
              description: Need add description
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1610854400
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: SHA
        value: 34
    registers:
      - register:
          name: MODE
          description: Initial configuration register.
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: Sha mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: SHA 512/t configuration register 0.
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: Sha t_string (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: SHA 512/t configuration register 1.
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: Sha t_length (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: DMA configuration register 0.
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: Dma-sha block number.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Typical SHA configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: CONTINUE
          description: Typical SHA configuration register 1.
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: BUSY
          description: Busy register.
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "Sha busy state. 1'b0: idle. 1'b1: busy."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: DMA configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: Start dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: DMA configuration register 2.
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: Continue dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLEAR_IRQ
          description: Interrupt clear register.
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Clear sha interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IRQ_ENA
          description: Interrupt enable register.
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 44
          size: 32
          resetValue: 538969622
          fields:
            - name: DATE
              description: Sha date information/ sha version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: Sha H memory which contains intermediate hash or finial hash.
          addressOffset: 64
          size: 32
      - register:
          dim: 16
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Sha M memory which contains message.
          addressOffset: 128
          size: 32
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI0
    baseAddress: 1610625024
    addressBlock:
      - offset: 0
        size: 72
        usage: registers
    interrupt:
      - name: SPI_MEM_REJECT_CACHE
        value: 29
    registers:
      - register:
          name: CTRL
          description: SPI0 control register.
          addressOffset: 8
          size: 32
          resetValue: 2891776
          fields:
            - name: FDUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT AND SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI0 control1 register.
          addressOffset: 12
          size: 32
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RXFIFO_RST
              description: SPI0 RX FIFO reset signal.
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: CTRL2
          description: SPI0 control2 register.
          addressOffset: 16
          size: 32
          resetValue: 33
          fields:
            - name: CS_SETUP_TIME
              description: (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: Spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CLOCK
          description: SPI clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: Set this bit in 1-division mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI0 user register.
          addressOffset: 24
          size: 32
          fields:
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI0 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI0 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI0 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: MISC
          description: SPI0 misc register
          addressOffset: 52
          size: 32
          fields:
            - name: TRANS_END
              description: The bit is used to indicate the  spi0_mst_st controlled transmitting is done.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TRANS_END_INT_ENA
              description: The bit is used to enable the interrupt of  spi0_mst_st controlled transmitting is done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CSPI_ST_TRANS_END
              description: The bit is used to indicate the  spi0_slv_st controlled transmitting is done.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CSPI_ST_TRANS_END_INT_ENA
              description: The bit is used to enable the interrupt of spi0_slv_st controlled transmitting is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_FCTRL
          description: SPI0 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_REQ_EN
              description: "For SPI0, Cache access enable, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_USR_ADDR_4BYTE
              description: "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_FLASH_USR_CMD
              description: "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: FSM
          description: SPI0 FSM status register
          addressOffset: 84
          size: 32
          resetValue: 512
          fields:
            - name: CSPI_ST
              description: "The current status of SPI0 slave FSM: spi0_slv_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: EM_ST
              description: "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:EM_CACHE_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: CSPI_LOCK_DELAY_TIME
              description: "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
              bitOffset: 7
              bitWidth: 5
              access: read-write
      - register:
          name: TIMING_CALI
          description: SPI0 timing calibration register
          addressOffset: 168
          size: 32
          fields:
            - name: TIMING_CLK_ENA
              description: The bit is used to enable timing adjust clock for all reading operations.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-only
      - register:
          name: DIN_MODE
          description: SPI0 input delay mode control register
          addressOffset: 172
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: DIN_NUM
          description: SPI0 input delay number control register
          addressOffset: 176
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: DOUT_MODE
          description: SPI0 output delay mode control register
          addressOffset: 180
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: SPI0 clk_gate register
          addressOffset: 220
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_CLK_SEL
          description: SPI0 module clock select register
          addressOffset: 224
          size: 32
          fields:
            - name: SPI01_CLK_SEL
              description: "When the digital system clock selects PLL clock and the frequency of PLL clock is 480MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 120MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used. When the digital system clock selects PLL clock and the frequency of PLL clock is 320MHz, the value of reg_spi01_clk_sel:  0: SPI0/1 module clock (clk) is 80MHz. 1: SPI0/1 module clock (clk) is 80MHz.  2: SPI0/1 module clock (clk) 160MHz. 3: Not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 34627985
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    groupName: SPI1
    baseAddress: 1610620928
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    registers:
      - register:
          name: CMD
          description: SPI1 memory command register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI1_MST_ST
              description: The current status of SPI1 master FSM.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: MSPI_ST
              description: "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: FLASH_PE
              description: "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FLASH_RES
              description: "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FLASH_BE
              description: "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FLASH_SE
              description: "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FLASH_PP
              description: "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: SPI1 address register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI1 control register.
          addressOffset: 8
          size: 32
          resetValue: 2924544
          fields:
            - name: FDUMMY_OUT
              description: In the dummy phase the signal level of spi is output by the spi controller.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCS_CRC_EN
              description: "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_CRC_EN
              description: "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FASTRD_MODE
              description: "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RESANDRES
              description: "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WRSR_2B
              description: "two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL1
          description: SPI1 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 4092
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CS_HOLD_DLY_RES
              description: "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: CTRL2
          description: SPI1 control2 register.
          addressOffset: 16
          size: 32
          fields:
            - name: SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CLOCK
          description: SPI1 clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI1 user register.
          addressOffset: 24
          size: 32
          resetValue: 2147483648
          fields:
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_DIO
              description: In the write operations address phase and read-data phase apply 2 signals.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FWRITE_QIO
              description: In the write operations address phase and read-data phase apply 4 signals.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: SPI clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI1 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: USER2
          description: SPI1 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MOSI_DLEN
          description: SPI1 send data bit length control register.
          addressOffset: 36
          size: 32
          fields:
            - name: USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: MISO_DLEN
          description: SPI1 receive data bit length control register.
          addressOffset: 40
          size: 32
          fields:
            - name: USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: RD_STATUS
          description: SPI1 status register.
          addressOffset: 44
          size: 32
          fields:
            - name: STATUS
              description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: MISC
          description: SPI1 misc register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: CS0_DIS
              description: "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CRC
          description: SPI1 TX CRC data register.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: DATA
              description: "For SPI1, the value of crc32."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CACHE_FCTRL
          description: SPI1 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: CACHE_USR_ADDR_4BYTE
              description: "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FDIN_DUAL
              description: "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FDOUT_DUAL
              description: "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FDIN_QUAD
              description: "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FDOUT_QUAD
              description: "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: W0
          description: SPI1 memory data buffer0
          addressOffset: 88
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI1 memory data buffer1
          addressOffset: 92
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI1 memory data buffer2
          addressOffset: 96
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI1 memory data buffer3
          addressOffset: 100
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI1 memory data buffer4
          addressOffset: 104
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI1 memory data buffer5
          addressOffset: 108
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI1 memory data buffer6
          addressOffset: 112
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI1 memory data buffer7
          addressOffset: 116
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI1 memory data buffer8
          addressOffset: 120
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI1 memory data buffer9
          addressOffset: 124
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI1 memory data buffer10
          addressOffset: 128
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI1 memory data buffer11
          addressOffset: 132
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI1 memory data buffer12
          addressOffset: 136
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI1 memory data buffer13
          addressOffset: 140
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI1 memory data buffer14
          addressOffset: 144
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI1 memory data buffer15
          addressOffset: 148
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FLASH_WAITI_CTRL
          description: SPI1 wait idle control register
          addressOffset: 152
          size: 32
          resetValue: 20
          fields:
            - name: WAITI_DUMMY
              description: The dummy phase enable when wait flash idle (RDSR)
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WAITI_CMD
              description: The command to wait flash idle(RDSR).
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: WAITI_DUMMY_CYCLELEN
              description: The dummy cycle length when wait flash idle(RDSR).
              bitOffset: 10
              bitWidth: 6
              access: read-write
      - register:
          name: FLASH_SUS_CTRL
          description: SPI1 flash suspend control register
          addressOffset: 156
          size: 32
          resetValue: 134225920
          fields:
            - name: FLASH_PER
              description: "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FLASH_PES
              description: "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PES_PER_EN
              description: "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_EN
              description: Set this bit to enable Auto-suspending function.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PESR_END_MSK
              description: "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: SPI_FMEM_RD_SUS_2B
              description: "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PER_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PES_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SUS_TIMEOUT_CNT
              description: "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: FLASH_SUS_CMD
          description: SPI1 flash suspend command register
          addressOffset: 160
          size: 32
          resetValue: 357754
          fields:
            - name: FLASH_PER_COMMAND
              description: Program/Erase resume command.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: FLASH_PES_COMMAND
              description: Program/Erase suspend command.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WAIT_PESR_COMMAND
              description: Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SUS_STATUS
          description: SPI1 flash suspend status register
          addressOffset: 164
          size: 32
          fields:
            - name: FLASH_SUS
              description: "The status of flash suspend, only used in SPI1."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WAIT_PESR_CMD_2B
              description: "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FLASH_HPM_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_RES_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FLASH_DP_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FLASH_PER_DLY_128
              description: "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FLASH_PES_DLY_128
              description: "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI0_LOCK_EN
              description: "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: TIMING_CALI
          description: SPI1 timing control register
          addressOffset: 168
          size: 32
          fields:
            - name: TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-only
      - register:
          name: INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: PER_END_INT_ENA
              description: The enable bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_ENA
              description: The enable bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WPE_END_INT_ENA
              description: The enable bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_ENA
              description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: PER_END_INT_CLR
              description: The clear bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PES_END_INT_CLR
              description: The clear bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WPE_END_INT_CLR
              description: The clear bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: BROWN_OUT_INT_CLR
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: PER_END_INT_RAW
              description: "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed. 0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PES_END_INT_RAW
              description: "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended. 0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WPE_END_INT_RAW
              description: "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BROWN_OUT_INT_RAW
              description: "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: SPI1 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: PER_END_INT_ST
              description: The status bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PES_END_INT_ST
              description: The status bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WPE_END_INT_ST
              description: The status bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: BROWN_OUT_INT_ST
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: SPI1 clk_gate register
          addressOffset: 220
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 34631699
          fields:
            - name: DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    groupName: SPI2
    baseAddress: 1610760192
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: SPI1
        value: 15
      - name: SPI2
        value: 16
    registers:
      - register:
          name: CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONF_BITLEN
              description: Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: DUMMY_OUT
              description: "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FREAD_OCT
              description: "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OPI_MODE
              description: "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_OCT
              description: In the write operations read-data phase apply 8 signals. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 62
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: CLK_DATA_DTR_EN
              description: "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DATA_DTR_EN
              description: "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ADDR_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CMD_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DQS_IDLE_EDGE
              description: The default value of spi_dqs. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: QUAD_DIN_PIN_SWAP
              description: "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: DIN4_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: DIN5_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: DIN6_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: DIN7_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: DIN4_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: DIN5_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: DIN6_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: DIN7_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-only
      - register:
          name: DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DOUT4_MODE
              description: "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DOUT5_MODE
              description: "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DOUT6_MODE
              description: "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DOUT7_MODE
              description: "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_DQS_MODE
              description: "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: DMA_OUTFIFO_EMPTY
              description: "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL
              description: "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_ENA
          description: SPI interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_ENA
              description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_CLR
          description: SPI interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_CLR
              description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_RAW
          description: SPI interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_RAW
              description: "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ST
          description: SPI interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEG_MAGIC_ERR_INT_ST
              description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_SET
          description: SPI interrupt software set register
          addressOffset: 68
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_SET
              description: The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_SET
              description: The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_SET
              description: The software set bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_SET
              description: The software set bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_SET
              description: The software set bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_SET
              description: The software set bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_SET
              description: The software set bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_SET
              description: The software set bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_SET
              description: The software set bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_SET
              description: The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_SET
              description: The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_SET
              description: The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_SET
              description: The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_SET
              description: The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_SET
              description: The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_SET
              description: The software set bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_SET
              description: The software set bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          resetValue: 41943040
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 34627696
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTEM
    description: System Configuration Registers
    groupName: SYSTEM
    baseAddress: 1611399168
    addressBlock:
      - offset: 0
        size: 160
        usage: registers
    registers:
      - register:
          name: CPU_PERI_CLK_EN
          description: cpu_peripheral clock gating register
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN_ASSIST_DEBUG
              description: Set 1 to open assist_debug module clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_EN_DEDICATED_GPIO
              description: Set 1 to open dedicated_gpio module clk
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_RST_EN
          description: cpu_peripheral reset register
          addressOffset: 4
          size: 32
          resetValue: 192
          fields:
            - name: RST_EN_ASSIST_DEBUG
              description: Set 1 to let assist_debug module reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_DEDICATED_GPIO
              description: Set 1 to let dedicated_gpio module reset
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PER_CONF
          description: cpu clock config register
          addressOffset: 8
          size: 32
          resetValue: 12
          fields:
            - name: CPUPERIOD_SEL
              description: This field used to sel cpu clock frequent.
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PLL_FREQ_SEL
              description: This field used to sel pll frequent.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CPU_WAIT_MODE_FORCE_ON
              description: Set 1 to force cpu_waiti_clk enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: MEM_PD_MASK
          description: memory power down mask register
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: LSLP_MEM_PD_MASK
              description: Set 1 to mask memory power down.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN0
          description: peripheral clock gating register
          addressOffset: 16
          size: 32
          resetValue: 1895833702
          fields:
            - name: SPI01_CLK_EN
              description: Set 1 to enable SPI01 clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_CLK_EN
              description: Set 1 to enable UART clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UART1_CLK_EN
              description: Set 1 to enable UART1 clock
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_CLK_EN
              description: Set 1 to enable SPI2 clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_CLK_EN
              description: Set 1 to enable I2C_EXT0 clock
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LEDC_CLK_EN
              description: Set 1 to enable LEDC clock
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_CLK_EN
              description: Set 1 to enable TIMERGROUP clock
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: UART_MEM_CLK_EN
              description: Set 1 to enable UART_MEM clock
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_CLK_EN
              description: Set 1 to enable APB_SARADC clock
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_EN
              description: Set 1 to enable SYSTEMTIMER clock
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_CLK_EN
              description: Set 1 to enable ADC2_ARB clock
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_CLK_EN1
          description: peripheral clock gating register
          addressOffset: 20
          size: 32
          fields:
            - name: CRYPTO_ECC_CLK_EN
              description: Set 1 to enable ECC clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_CLK_EN
              description: Set 1 to enable SHA clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_CLK_EN
              description: Set 1 to enable DMA clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_EN
              description: Set 1 to enable TSENS clock
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN0
          description: reserved
          addressOffset: 24
          size: 32
          fields:
            - name: SPI01_RST
              description: Set 1 to let SPI01 reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_RST
              description: Set 1 to let UART reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UART1_RST
              description: Set 1 to let UART1 reset
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI2_RST
              description: Set 1 to let SPI2 reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2C_EXT0_RST
              description: Set 1 to let I2C_EXT0 reset
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LEDC_RST
              description: Set 1 to let LEDC reset
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TIMERGROUP_RST
              description: Set 1 to let TIMERGROUP reset
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: UART_MEM_RST
              description: Set 1 to let UART_MEM reset
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_RST
              description: Set 1 to let APB_SARADC reset
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_RST
              description: Set 1 to let SYSTIMER reset
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC2_ARB_RST
              description: Set 1 to let ADC2_ARB reset
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: PERIP_RST_EN1
          description: peripheral reset register
          addressOffset: 28
          size: 32
          resetValue: 70
          fields:
            - name: CRYPTO_ECC_RST
              description: Set 1 to let CRYPTO_ECC reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_RST
              description: Set 1 to let CRYPTO_SHA reset
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_RST
              description: Set 1 to let DMA reset
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TSENS_RST
              description: Set 1 to let TSENS reset
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: BT_LPCK_DIV_INT
          description: clock config register
          addressOffset: 32
          size: 32
          resetValue: 255
          fields:
            - name: BT_LPCK_DIV_NUM
              description: This field is lower power clock frequent division factor
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: BT_LPCK_DIV_FRAC
          description: low power clock configuration register
          addressOffset: 36
          size: 32
          resetValue: 33558529
          fields:
            - name: BT_LPCK_DIV_B
              description: This field is lower power clock frequent division factor b
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: BT_LPCK_DIV_A
              description: This field is lower power clock frequent division factor a
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: LPCLK_SEL_RTC_SLOW
              description: Set 1 to select rtc-slow clock as rtc low power clock
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_8M
              description: Set 1 to select 8m clock as rtc low power clock
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL
              description: Set 1 to select xtal clock as rtc low power clock
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LPCLK_SEL_XTAL32K
              description: Set 1 to select xtal32k clock as low power clock
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LPCLK_RTC_EN
              description: Set 1 to enable RTC low power clock
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: interrupt generate register
          addressOffset: 40
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: Set 1 to generate cpu interrupt 0
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: interrupt generate register
          addressOffset: 44
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: Set 1 to generate cpu interrupt 1
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: interrupt generate register
          addressOffset: 48
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: Set 1 to generate cpu interrupt 2
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: interrupt generate register
          addressOffset: 52
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: Set 1 to generate cpu interrupt 3
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: rsa memory power control register
          addressOffset: 56
          size: 32
          resetValue: 1
          fields:
            - name: RSA_MEM_PD
              description: Set 1 to power down RSA memory. This bit has the lowest priority.When Digital Signature occupies the RSA. This bit is invalid.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: Set 1 to force power up RSA memory. This bit has the second highest priority.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PD
              description: Set 1 to force power down RSA memory. This bit has the highest priority.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: EDMA_CTRL
          description: edma clcok and reset register
          addressOffset: 60
          size: 32
          resetValue: 1
          fields:
            - name: EDMA_CLK_ON
              description: Set 1 to enable EDMA clock.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EDMA_RESET
              description: Set 1 to let EDMA reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CONTROL
          description: cache control register
          addressOffset: 64
          size: 32
          resetValue: 5
          fields:
            - name: ICACHE_CLK_ON
              description: Set 1 to enable icache clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ICACHE_RESET
              description: Set 1 to let icache reset
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DCACHE_CLK_ON
              description: Set 1 to enable dcache clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DCACHE_RESET
              description: Set 1 to let dcache reset
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
          description: SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG
          addressOffset: 68
          size: 32
          fields:
            - name: ENABLE_SPI_MANUAL_ENCRYPT
              description: Set 1 to enable the SPI manual encrypt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_DB_ENCRYPT
              description: Set 1 to enable download DB encrypt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: Set 1 to enable download G0CB decrypt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: Set 1 to enable download manual encrypt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RTC_FASTMEM_CONFIG
          description: fast memory config register
          addressOffset: 72
          size: 32
          resetValue: 2146435072
          fields:
            - name: RTC_MEM_CRC_START
              description: Set 1 to start the CRC of RTC memory
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RTC_MEM_CRC_ADDR
              description: This field is used to set address of RTC memory for CRC.
              bitOffset: 9
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_LEN
              description: This field is used to set length of RTC memory for CRC based on start address.
              bitOffset: 20
              bitWidth: 11
              access: read-write
            - name: RTC_MEM_CRC_FINISH
              description: This bit stores the status of RTC memory CRC.1 means finished.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RTC_FASTMEM_CRC
          description: reserved
          addressOffset: 76
          size: 32
          fields:
            - name: RTC_MEM_CRC_RES
              description: This field stores the CRC result of RTC memory.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REDUNDANT_ECO_CTRL
          description: eco register
          addressOffset: 80
          size: 32
          fields:
            - name: REDUNDANT_ECO_DRIVE
              description: reg_redundant_eco_drive
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDUNDANT_ECO_RESULT
              description: reg_redundant_eco_result
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock gating register
          addressOffset: 84
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SYSCLK_CONF
          description: system clock config register
          addressOffset: 88
          size: 32
          resetValue: 1
          fields:
            - name: PRE_DIV_CNT
              description: This field is used to set the count of prescaler of XTAL_CLK.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SOC_CLK_SEL
              description: This field is used to select soc clock.
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: CLK_XTAL_FREQ
              description: This field is used to read xtal frequency in MHz.
              bitOffset: 12
              bitWidth: 7
              access: read-only
            - name: CLK_DIV_EN
              description: reg_clk_div_en
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: MEM_PVT
          description: mem pvt register
          addressOffset: 92
          size: 32
          resetValue: 3
          fields:
            - name: MEM_PATH_LEN
              description: reg_mem_path_len
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: MEM_ERR_CNT_CLR
              description: reg_mem_err_cnt_clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MONITOR_EN
              description: reg_mem_pvt_monitor_en
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MEM_TIMING_ERR_CNT
              description: reg_mem_timing_err_cnt
              bitOffset: 6
              bitWidth: 16
              access: read-only
            - name: MEM_VT_SEL
              description: reg_mem_vt_sel
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: COMB_PVT_LVT_CONF
          description: mem pvt register
          addressOffset: 96
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_LVT
              description: reg_comb_path_len_lvt
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: COMB_ERR_CNT_CLR_LVT
              description: reg_comb_err_cnt_clr_lvt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_LVT
              description: reg_comb_pvt_monitor_en_lvt
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_NVT_CONF
          description: mem pvt register
          addressOffset: 100
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_NVT
              description: reg_comb_path_len_nvt
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: COMB_ERR_CNT_CLR_NVT
              description: reg_comb_err_cnt_clr_nvt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_NVT
              description: reg_comb_pvt_monitor_en_nvt
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_HVT_CONF
          description: mem pvt register
          addressOffset: 104
          size: 32
          resetValue: 3
          fields:
            - name: COMB_PATH_LEN_HVT
              description: reg_comb_path_len_hvt
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: COMB_ERR_CNT_CLR_HVT
              description: reg_comb_err_cnt_clr_hvt
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: COMB_PVT_MONITOR_EN_HVT
              description: reg_comb_pvt_monitor_en_hvt
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PVT_ERR_LVT_SITE0
          description: mem pvt register
          addressOffset: 108
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE0
              description: reg_comb_timing_err_cnt_lvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE0
          description: mem pvt register
          addressOffset: 112
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE0
              description: reg_comb_timing_err_cnt_nvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE0
          description: mem pvt register
          addressOffset: 116
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE0
              description: reg_comb_timing_err_cnt_hvt_site0
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE1
          description: mem pvt register
          addressOffset: 120
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE1
              description: reg_comb_timing_err_cnt_lvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE1
          description: mem pvt register
          addressOffset: 124
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE1
              description: reg_comb_timing_err_cnt_nvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE1
          description: mem pvt register
          addressOffset: 128
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE1
              description: reg_comb_timing_err_cnt_hvt_site1
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE2
          description: mem pvt register
          addressOffset: 132
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE2
              description: reg_comb_timing_err_cnt_lvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE2
          description: mem pvt register
          addressOffset: 136
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE2
              description: reg_comb_timing_err_cnt_nvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE2
          description: mem pvt register
          addressOffset: 140
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE2
              description: reg_comb_timing_err_cnt_hvt_site2
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_LVT_SITE3
          description: mem pvt register
          addressOffset: 144
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_LVT_SITE3
              description: reg_comb_timing_err_cnt_lvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_NVT_SITE3
          description: mem pvt register
          addressOffset: 148
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_NVT_SITE3
              description: reg_comb_timing_err_cnt_nvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PVT_ERR_HVT_SITE3
          description: mem pvt register
          addressOffset: 152
          size: 32
          fields:
            - name: COMB_TIMING_ERR_CNT_HVT_SITE3
              description: reg_comb_timing_err_cnt_hvt_site3
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: REG_DATE
          description: Version register
          addressOffset: 4092
          size: 32
          resetValue: 34636176
          fields:
            - name: SYSTEM_REG_DATE
              description: reg_system_reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1610756096
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 26
      - name: SYSTIMER_TARGET1
        value: 27
      - name: SYSTIMER_TARGET2
        value: 28
    registers:
      - register:
          name: CONF
          description: Configure system timer clock
          addressOffset: 0
          size: 32
          resetValue: 1174405120
          fields:
            - name: SYSTIMER_CLK_FO
              description: systimer clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: target2 work enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: target1 work enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: target0 work enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE1_STALL_EN
              description: If timer unit1 is stalled when core1 stalled
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE0_STALL_EN
              description: If timer unit1 is stalled when core0 stalled
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE1_STALL_EN
              description: If timer unit0 is stalled when core1 stalled
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE0_STALL_EN
              description: If timer unit0 is stalled when core0 stalled
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_WORK_EN
              description: timer unit1 work enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_WORK_EN
              description: timer unit0 work enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: system timer unit0 value update register
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: update timer_unit0
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_OP
          description: system timer unit1 value update register
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT1_UPDATE
              description: update timer unit1
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD_HI
          description: system timer unit0 value high load register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_HI
              description: timer unit0 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT0_LOAD_LO
          description: system timer unit0 value low load register
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_LO
              description: timer unit0 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: UNIT1_LOAD_HI
          description: system timer unit1 value high load register
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_HI
              description: timer unit1 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT1_LOAD_LO
          description: system timer unit1 value low load register
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_LO
              description: timer unit1 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_HI
          description: system timer comp0 value high register
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: timer taget0 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET0_LO
          description: system timer comp0 value low register
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: timer taget0 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: system timer comp1 value high register
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: timer taget1 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET1_LO
          description: system timer comp1 value low register
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: timer taget1 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: system timer comp2 value high register
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: timer taget2 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET2_LO
          description: system timer comp2 value low register
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: timer taget2 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: system timer comp0 target mode register
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: target0 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: Set target0 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: system timer comp1 target mode register
          addressOffset: 56
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: target1 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: Set target1 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: system timer comp2 target mode register
          addressOffset: 60
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: target2 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: Set target2 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_VALUE_HI
          description: system timer unit0 value high register
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: system timer unit0 value low register
          addressOffset: 68
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT1_VALUE_HI
          description: system timer unit1 value high register
          addressOffset: 72
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT1_VALUE_LO
          description: system timer unit1 value low register
          addressOffset: 76
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMP0_LOAD
          description: system timer comp0 conf sync register
          addressOffset: 80
          size: 32
          fields:
            - name: TIMER_COMP0_LOAD
              description: timer comp0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP1_LOAD
          description: system timer comp1 conf sync register
          addressOffset: 84
          size: 32
          fields:
            - name: TIMER_COMP1_LOAD
              description: timer comp1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP2_LOAD
          description: system timer comp2 conf sync register
          addressOffset: 88
          size: 32
          fields:
            - name: TIMER_COMP2_LOAD
              description: timer comp2 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD
          description: system timer unit0 conf sync register
          addressOffset: 92
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD
              description: timer unit0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_LOAD
          description: system timer unit1 conf sync register
          addressOffset: 96
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD
              description: timer unit1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: systimer interrupt enable register
          addressOffset: 100
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: interupt0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: interupt1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: interupt2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: systimer interrupt raw register
          addressOffset: 104
          size: 32
          fields:
            - name: TARGET0_INT_RAW
              description: interupt0 raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_RAW
              description: interupt1 raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_RAW
              description: interupt2 raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: systimer interrupt clear register
          addressOffset: 108
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: interupt0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: interupt1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: interupt2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: systimer interrupt status register
          addressOffset: 112
          size: 32
          fields:
            - name: TARGET0_INT_ST
              description: interupt0 status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TARGET1_INT_ST
              description: interupt1 status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TARGET2_INT_ST
              description: interupt2 status
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: system timer version control register
          addressOffset: 252
          size: 32
          resetValue: 33628753
          fields:
            - name: DATE
              description: systimer register version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1610739712
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 23
      - name: TG0_WDT_LEVEL
        value: 24
    registers:
      - register:
          name: T0CONFIG
          description: Timer %s configuration register
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DIVCNT_RST
              description: "When set, Timer %s 's clock divider counter will be reset."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DIVIDER
              description: Timer %s clock (T%s_clk) prescaler value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: "When set, timer %s auto-reload at alarm is enabled."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: "When set, the timer %s time-base counter is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0LO
          description: "Timer %s current value, low 32 bits"
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T0HI
          description: "Timer %s current value, high 22 bits"
          addressOffset: 8
          size: 32
          fields:
            - name: T0_HI
              description: "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: T0UPDATE
          description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0ALARMLO
          description: "Timer %s alarm value, low 32 bits"
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: "Timer %s alarm trigger time-base counter value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0ALARMHI
          description: "Timer %s alarm value, high bits"
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: "Timer %s alarm trigger time-base counter value, high 22 bits."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOADLO
          description: "Timer %s reload value, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOADHI
          description: "Timer %s reload value, high 22 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOAD
          description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value to trigger a timer %s time-base counter reload.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: Watchdog timer configuration register
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: "When set, Flash boot protection is enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_USE_XTAL
              description: "choose WDT clock:0-apb_clk; 1-xtal_clk."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_CONF_UPDATE_EN
              description: update the WDT configuration registers
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: "When set, MWDT is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Watchdog timer prescaler register
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_DIVCNT_RST
              description: "When set, WDT 's clock divider counter will be reset."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_CLK_PRESCALE
              description: "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Watchdog timer stage 0 timeout value
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: "Stage 0 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Watchdog timer stage 1 timeout value
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: "Stage 1 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Watchdog timer stage 2 timeout value
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: "Stage 2 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: Watchdog timer stage 3 timeout value
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: "Stage 3 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: Write to feed the watchdog timer
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value to feed the MWDT. (WO)
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: Watchdog write protect register
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: "If the register contains a different value than its reset value, write\nprotection is enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: RTC calibration configure register
          addressOffset: 104
          size: 32
          resetValue: 77824
          fields:
            - name: RTC_CALI_START_CYCLING
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "0:rtc slow clock. 1:clk_8m, 2:xtal_32k."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: Reserved
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: RTC calibration configure1 register
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: Reserved
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: INT_ENA_TIMERS
          description: Interrupt enable bits
          addressOffset: 112
          size: 32
          fields:
            - name: T0_INT_ENA
              description: The interrupt enable bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: Raw interrupt status
          addressOffset: 116
          size: 32
          fields:
            - name: T0_INT_RAW
              description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          description: Masked interrupt status
          addressOffset: 120
          size: 32
          fields:
            - name: T0_INT_ST
              description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - name: T0_INT_CLR
              description: Set this bit to clear the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Set this bit to clear the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: Timer group calibration register
          addressOffset: 128
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: RTC calibration timeout indicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: Cycles that release calibration timeout reset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: NTIMERS_DATE
          description: Timer version control register
          addressOffset: 248
          size: 32
          resetValue: 33579409
          fields:
            - name: NTIMGS_DATE
              description: Timer version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: Timer group clock gate register
          addressOffset: 252
          size: 32
          resetValue: 1610612736
          fields:
            - name: WDT_CLK_IS_ACTIVE
              description: "enable WDT's clock"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_CLK_IS_ACTIVE
              description: "enable Timer 30's clock"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1610612736
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UART0
        value: 17
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: "This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters, after all data in Tx-FIFO are sent."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: "when input pulse width is lower than this value, the pulse is ignored."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 16
              bitWidth: 10
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: a
          addressOffset: 32
          size: 32
          resetValue: 268435484
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of  IrDA transmitter.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: AUTOBAUD_EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 49248
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 40
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 44
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 48
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: FLOW_CONF
          description: Software flow-control configuration
          addressOffset: 52
          size: 32
          fields:
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF
          description: Sleep-mode configuration
          addressOffset: 56
          size: 32
          resetValue: 240
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 9952
          fields:
            - name: XOFF_THRESHOLD
              description: "When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1, it will send a Xoff char."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 8704
          fields:
            - name: XON_THRESHOLD
              description: "When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1, it will send a Xon char."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose the rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART threshold and allocation configuration
          addressOffset: 96
          size: 32
          resetValue: 655378
          fields:
            - name: RX_SIZE
              description: This register is used to configure the amount of mem allocated for receive-FIFO. The default number is 128 bytes.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: TX_SIZE
              description: This register is used to configure the amount of mem allocated for transmit-FIFO. The default number is 128 bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 7
              bitWidth: 9
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 16
              bitWidth: 10
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-FIFO write and read offset address.
          addressOffset: 100
          size: 32
          fields:
            - name: APB_TX_WADDR
              description: This register stores the offset address in Tx-FIFO when software writes Tx-FIFO via APB.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: TX_RADDR
              description: This register stores the offset address in Tx-FIFO when Tx-FSM reads data via Tx-FIFO_Ctrl.
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-FIFO write and read offset address.
          addressOffset: 104
          size: 32
          resetValue: 524544
          fields:
            - name: APB_RX_RADDR
              description: "This register stores the offset address in RX-FIFO when software reads data from Rx-FIFO via APB. UART0 is 10'h100. UART1 is 10'h180."
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: RX_WADDR
              description: "This register stores the offset address in Rx-FIFO when Rx-FIFO_Ctrl writes Rx-FIFO. UART0 is 10'h100. UART1 is 10'h180."
              bitOffset: 11
              bitWidth: 10
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 108
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 112
          size: 32
          resetValue: 4095
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 120
          size: 32
          resetValue: 57675776
          fields:
            - name: SCLK_DIV_B
              description: The  denominator of the frequency divider factor.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_A
              description: The numerator of the frequency divider factor.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "UART clock source select. 1: 80Mhz, 2: 8Mhz, 3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set this bit to enable UART Tx/Rx clock.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx/Rx."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Tx."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: "Write 1 then write 0 to this bit, reset UART Rx."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 124
          size: 32
          resetValue: 33587824
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 128
          size: 32
          resetValue: 1073743104
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 30
              access: read-write
            - name: HIGH_SPEED
              description: "This bit used to select synchronize mode. 1: Registers are auto synchronized into UART Core clock and UART core should be keep the same with APB clock. 0: After configure registers, software needs to write 1 to UART_REG_UPDATE to synchronize registers."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1610678272
    interrupt:
      - name: UART1
        value: 18
    derivedFrom: UART0
  - name: XTS_AES
    description: XTS-AES-128 Flash Encryption
    groupName: XTS_AES
    baseAddress: 1611448320
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: "PLAIN_MEM[%s]"
          description: The memory that stores plaintext
          addressOffset: 0
          size: 32
      - register:
          name: LINESIZE
          description: XTS-AES line-size register
          addressOffset: 64
          size: 32
          fields:
            - name: LINESIZE
              description: "This bit stores the line size parameter. 0: 16Byte, 1: 32Byte."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DESTINATION
          description: XTS-AES destination register
          addressOffset: 68
          size: 32
          fields:
            - name: DESTINATION
              description: "This bit stores the destination. 0: flash(default). 1: reserved."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHYSICAL_ADDRESS
          description: XTS-AES physical address register
          addressOffset: 72
          size: 32
          fields:
            - name: PHYSICAL_ADDRESS
              description: "Those bits stores the physical address. If linesize is 16-byte, the physical address should be aligned of 16 bytes. If linesize is 32-byte, the physical address should be aligned of 32 bytes."
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: TRIGGER
          description: XTS-AES trigger register
          addressOffset: 76
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to start manual encryption calculation
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: RELEASE
          description: XTS-AES release register
          addressOffset: 80
          size: 32
          fields:
            - name: RELEASE
              description: "Set this bit to release the manual encrypted result, after that the result will be visible to spi"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DESTROY
          description: XTS-AES destroy register
          addressOffset: 84
          size: 32
          fields:
            - name: DESTROY
              description: Set this bit to destroy XTS-AES result.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: XTS-AES status register
          addressOffset: 88
          size: 32
          fields:
            - name: STATE
              description: "Those bits shows XTS-AES status. 0=IDLE, 1=WORK, 2=RELEASE, 3=USE. IDLE means that XTS-AES is idle. WORK means that XTS-AES is busy with calculation. RELEASE means the encrypted result is generated but not visible to mspi. USE means that the encrypted result is visible to mspi."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: DATE
          description: XTS-AES version control register
          addressOffset: 92
          size: 32
          resetValue: 538969635
          fields:
            - name: DATE
              description: Those bits stores the version information of XTS-AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
