// Seed: 2417190178
module module_0;
  assign id_1 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  supply1 id_2, id_3;
  wire id_4;
  module_0 modCall_1 ();
  bit id_6, id_7;
  wire id_8;
  bit  id_9;
  always @(id_3) id_7 <= id_9;
  wire id_10;
  assign id_2 = -1;
  final if (1) id_6 <= 1;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5
);
  assign id_5 = 1;
  initial id_5 = id_0;
  assign module_3.type_4 = 0;
endmodule
module module_3 (
    output uwire id_0,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3,
    id_10,
    id_11 = -1,
    input supply0 id_4,
    input supply1 id_5,
    output logic id_6,
    input logic id_7,
    input wire id_8
);
  always
    if (1) id_6 <= id_7;
    else id_6 <= 1'b0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_8,
      id_0
  );
endmodule
