IP Upgrade report for fyp_max10_tse_top
Wed Jan 16 15:47:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Failed - Wed Jan 16 15:47:10 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; fyp_max10_tse_top                           ;
; Top-level Entity Name        ; fyp_max10_tse_top                           ;
; Family                       ; MAX 10                                      ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                           ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------+
; Entity Name       ; Component Name ; Version ; Original Source File                              ; Generation File Path         ; New Source File                                   ; Message ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------+
; fyp_max10_tse_sys ; Qsys           ; 18.0    ; fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.qip ; fyp_max10_tse_sys.qsys       ; fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.qip ;         ;
; fyp_clkctrl       ; altclkctrl     ; 18.0    ; fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip ; fyp_clkctrl/fyp_clkctrl.qsys ; fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.qip ;         ;
; fyp_eth_pll       ; ALTPLL         ; 18.0    ; fyp_eth_pll/fyp_eth_pll.qip                       ; fyp_eth_pll/fyp_eth_pll.v    ; fyp_eth_pll/fyp_eth_pll.qip                       ;         ;
+-------------------+----------------+---------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                    ;
+-------------+------------------+---------+-----------------------+----------------------+-----------------+-----------------------------------------------------+
; Entity Name ; Component Name   ; Version ; Original Source File  ; Generation File Path ; New Source File ; Message                                             ;
+-------------+------------------+---------+-----------------------+----------------------+-----------------+-----------------------------------------------------+
; fyp_gpio    ; altera_gpio_lite ; 18.0    ; fyp_gpio/fyp_gpio.qip ; fyp_gpio/fyp_gpio.v  ;                 ; Error upgrading IP component "fyp_gpio/fyp_gpio.v". ;
+-------------+------------------+---------+-----------------------+----------------------+-----------------+-----------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "fyp_max10_tse_sys.qsys" to "fyp_max10_tse_sys.BAK.qsys"
Info (11902): Backing up file "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" to "fyp_max10_tse_sys.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "fyp_max10_tse_sys.qsys"
Info: 2019.01.16.15:45:24 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.01.16.15:45:24 Info: Finished upgrading the ip cores
Info: 2019.01.16.15:45:34 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys
Info: 2019.01.16.15:45:34 Info: Starting: Create simulation model
Info: 2019.01.16.15:45:34 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys\simulation --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:45:35 Info: Loading fyp_max10_tse
Info: 2019.01.16.15:45:35 Info: Reading input file
Info: 2019.01.16.15:45:35 Info: Adding clk_100 [clock_source 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module clk_100
Info: 2019.01.16.15:45:35 Info: Adding clk_125 [clock_source 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module clk_125
Info: 2019.01.16.15:45:35 Info: Adding eth_tse_0 [altera_eth_tse 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module eth_tse_0
Info: 2019.01.16.15:45:35 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module jtag_uart_0
Info: 2019.01.16.15:45:35 Info: Adding master_0 [altera_jtag_avalon_master 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module master_0
Info: 2019.01.16.15:45:35 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module nios2_gen2_0
Info: 2019.01.16.15:45:35 Info: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module onchip_flash_0
Info: 2019.01.16.15:45:35 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.16.15:45:35 Info: Parameterizing module onchip_memory2_0
Info: 2019.01.16.15:45:35 Info: Building connections
Info: 2019.01.16.15:45:35 Info: Parameterizing connections
Info: 2019.01.16.15:45:35 Info: Validating
Info: 2019.01.16.15:45:36 Info: Done reading input file
Info: 2019.01.16.15:45:38 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.16.15:45:38 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys "fyp_max10_tse_sys" for SIM_VERILOG
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: 2019.01.16.15:45:41 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0
Info: 2019.01.16.15:45:46 Info: eth_tse_0: "fyp_max10_tse_sys" instantiated altera_eth_tse "eth_tse_0"
Info: 2019.01.16.15:45:46 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: 2019.01.16.15:45:46 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0002_jtag_uart_0_gen
Info: 2019.01.16.15:45:49 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: 2019.01.16.15:45:49 Info: jtag_uart_0: "fyp_max10_tse_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2019.01.16.15:45:50 Info: master_0: "fyp_max10_tse_sys" instantiated altera_jtag_avalon_master "master_0"
Info: 2019.01.16.15:45:50 Info: nios2_gen2_0: "fyp_max10_tse_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2019.01.16.15:45:50 Info: onchip_flash_0: "fyp_max10_tse_sys" instantiated altera_onchip_flash "onchip_flash_0"
Info: 2019.01.16.15:45:50 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'
Info: 2019.01.16.15:45:50 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen//fyp_max10_tse_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0004_onchip_memory2_0_gen
Info: 2019.01.16.15:45:51 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'
Info: 2019.01.16.15:45:51 Info: onchip_memory2_0: "fyp_max10_tse_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2019.01.16.15:45:55 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:55 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:55 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:56 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:56 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:56 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:45:59 Info: mm_interconnect_0: "fyp_max10_tse_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.01.16.15:45:59 Info: irq_mapper: "fyp_max10_tse_sys" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.01.16.15:45:59 Info: rst_controller: "fyp_max10_tse_sys" instantiated altera_reset_controller "rst_controller"
Info: 2019.01.16.15:46:01 Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: 2019.01.16.15:46:03 Info: rgmii_in4_0: "eth_tse_0" instantiated altera_gpio_lite "rgmii_in4_0"
Info: 2019.01.16.15:46:03 Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2019.01.16.15:46:03 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:03 Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: 2019.01.16.15:46:03 Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: 2019.01.16.15:46:03 Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2019.01.16.15:46:03 Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2019.01.16.15:46:03 Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: 2019.01.16.15:46:03 Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: 2019.01.16.15:46:03 Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: 2019.01.16.15:46:03 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'
Info: 2019.01.16.15:46:03 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen//fyp_max10_tse_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*) Starting Nios II generation
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:05 (*)   Checking for plaintext license.
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Plaintext license not found.
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   No license required to generate encrypted Nios II
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Elaborating CPU configuration settings
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:06 (*)   Creating all objects for CPU
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating 'C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0017_cpu_gen/
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Generating RTL from CPU objects
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:08 (*)   Creating plain-text RTL
Info: 2019.01.16.15:46:09 Info: cpu: # 2019.01.16 15:46:09 (*) Done Nios II generation
Info: 2019.01.16.15:46:09 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'
Info: 2019.01.16.15:46:09 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2019.01.16.15:46:09 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2019.01.16.15:46:09 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2019.01.16.15:46:09 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.01.16.15:46:09 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.01.16.15:46:09 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.01.16.15:46:09 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.01.16.15:46:09 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.01.16.15:46:09 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2019.01.16.15:46:09 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.16.15:46:09 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.01.16.15:46:09 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2019.01.16.15:46:09 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.16.15:46:10 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.01.16.15:46:10 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2019.01.16.15:46:10 Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2019.01.16.15:46:10 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation/submodules
Info: 2019.01.16.15:46:10 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.01.16.15:46:10 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.01.16.15:46:10 Info: fyp_max10_tse_sys: Done "fyp_max10_tse_sys" with 45 modules, 301 files
Info: 2019.01.16.15:46:11 Info: qsys-generate succeeded.
Info: 2019.01.16.15:46:11 Info: Finished: Create simulation model
Info: 2019.01.16.15:46:11 Info: Starting: Create Modelsim Project.
Info: 2019.01.16.15:46:11 Info: sim-script-gen --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:11 Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys\fyp_max10_tse_sys.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info:     mentor
Info: 2019.01.16.15:46:12 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info:     synopsys/vcs
Info: 2019.01.16.15:46:12 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info:     synopsys/vcsmx
Info: 2019.01.16.15:46:12 Info:     synopsys/vcsmx
Info: 2019.01.16.15:46:12 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info:     cadence
Info: 2019.01.16.15:46:12 Info:     cadence
Info: 2019.01.16.15:46:12 Info:     cadence
Info: 2019.01.16.15:46:12 Info:     44 .cds.lib files in cadence/cds_libs
Info: 2019.01.16.15:46:12 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info:     aldec
Info: 2019.01.16.15:46:12 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/simulation
Info: 2019.01.16.15:46:12 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.01.16.15:46:12 Info: Finished: Create Modelsim Project.
Info: 2019.01.16.15:46:12 Info: Starting: Create block symbol file (.bsf)
Info: 2019.01.16.15:46:12 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:46:12 Info: Loading fyp_max10_tse
Info: 2019.01.16.15:46:13 Info: Reading input file
Info: 2019.01.16.15:46:13 Info: Adding clk_100 [clock_source 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module clk_100
Info: 2019.01.16.15:46:13 Info: Adding clk_125 [clock_source 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module clk_125
Info: 2019.01.16.15:46:13 Info: Adding eth_tse_0 [altera_eth_tse 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module eth_tse_0
Info: 2019.01.16.15:46:13 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module jtag_uart_0
Info: 2019.01.16.15:46:13 Info: Adding master_0 [altera_jtag_avalon_master 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module master_0
Info: 2019.01.16.15:46:13 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module nios2_gen2_0
Info: 2019.01.16.15:46:13 Info: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module onchip_flash_0
Info: 2019.01.16.15:46:13 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.16.15:46:13 Info: Parameterizing module onchip_memory2_0
Info: 2019.01.16.15:46:13 Info: Building connections
Info: 2019.01.16.15:46:13 Info: Parameterizing connections
Info: 2019.01.16.15:46:13 Info: Validating
Info: 2019.01.16.15:46:14 Info: Done reading input file
Info: 2019.01.16.15:46:15 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.16.15:46:16 Info: qsys-generate succeeded.
Info: 2019.01.16.15:46:16 Info: Finished: Create block symbol file (.bsf)
2019.01.16.15:46:16 Info:
Info: 2019.01.16.15:46:16 Info: Starting: Create HDL design files for synthesis
Info: 2019.01.16.15:46:16 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_max10_tse_sys\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:46:16 Info: Loading fyp_max10_tse
Info: 2019.01.16.15:46:17 Info: Reading input file
Info: 2019.01.16.15:46:17 Info: Adding clk_100 [clock_source 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module clk_100
Info: 2019.01.16.15:46:17 Info: Adding clk_125 [clock_source 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module clk_125
Info: 2019.01.16.15:46:17 Info: Adding eth_tse_0 [altera_eth_tse 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module eth_tse_0
Info: 2019.01.16.15:46:17 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module jtag_uart_0
Info: 2019.01.16.15:46:17 Info: Adding master_0 [altera_jtag_avalon_master 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module master_0
Info: 2019.01.16.15:46:17 Info: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module nios2_gen2_0
Info: 2019.01.16.15:46:17 Info: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module onchip_flash_0
Info: 2019.01.16.15:46:17 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.16.15:46:17 Info: Parameterizing module onchip_memory2_0
Info: 2019.01.16.15:46:17 Info: Building connections
Info: 2019.01.16.15:46:17 Info: Parameterizing connections
Info: 2019.01.16.15:46:17 Info: Validating
Info: 2019.01.16.15:46:18 Info: Done reading input file
Info: 2019.01.16.15:46:19 Info: fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.16.15:46:20 Info: fyp_max10_tse_sys: Generating fyp_max10_tse_sys "fyp_max10_tse_sys" for QUARTUS_SYNTH
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: 2019.01.16.15:46:22 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0
Info: 2019.01.16.15:46:25 Info: eth_tse_0: "fyp_max10_tse_sys" instantiated altera_eth_tse "eth_tse_0"
Info: 2019.01.16.15:46:26 Info: jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: 2019.01.16.15:46:26 Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0042_jtag_uart_0_gen/
Info: 2019.01.16.15:46:26 Info: jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'
Info: 2019.01.16.15:46:26 Info: jtag_uart_0: "fyp_max10_tse_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2019.01.16.15:46:27 Info: master_0: "fyp_max10_tse_sys" instantiated altera_jtag_avalon_master "master_0"
Info: 2019.01.16.15:46:27 Info: nios2_gen2_0: "fyp_max10_tse_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2019.01.16.15:46:27 Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: 2019.01.16.15:46:27 Info: onchip_flash_0: "fyp_max10_tse_sys" instantiated altera_onchip_flash "onchip_flash_0"
Info: 2019.01.16.15:46:27 Info: onchip_memory2_0: Starting RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'
Info: 2019.01.16.15:46:27 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=fyp_max10_tse_sys_onchip_memory2_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0044_onchip_memory2_0_gen/
Info: 2019.01.16.15:46:28 Info: onchip_memory2_0: Done RTL generation for module 'fyp_max10_tse_sys_onchip_memory2_0'
Info: 2019.01.16.15:46:28 Info: onchip_memory2_0: "fyp_max10_tse_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2019.01.16.15:46:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.01.16.15:46:36 Info: mm_interconnect_0: "fyp_max10_tse_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.01.16.15:46:36 Info: irq_mapper: "fyp_max10_tse_sys" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.01.16.15:46:36 Info: rst_controller: "fyp_max10_tse_sys" instantiated altera_reset_controller "rst_controller"
Info: 2019.01.16.15:46:37 Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: 2019.01.16.15:46:37 Info: rgmii_in4_0: "eth_tse_0" instantiated altera_gpio_lite "rgmii_in4_0"
Info: 2019.01.16.15:46:37 Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2019.01.16.15:46:37 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:37 Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: 2019.01.16.15:46:37 Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: 2019.01.16.15:46:37 Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2019.01.16.15:46:37 Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2019.01.16.15:46:37 Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: 2019.01.16.15:46:37 Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: 2019.01.16.15:46:37 Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: 2019.01.16.15:46:37 Info: cpu: Starting RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'
Info: 2019.01.16.15:46:37 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=fyp_max10_tse_sys_nios2_gen2_0_cpu --dir=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7912_1559995166432534779.dir/0057_cpu_gen/
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*) Starting Nios II generation
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:38 (*)   Checking for plaintext license.
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Plaintext license not found.
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   No license required to generate encrypted Nios II
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Elaborating CPU configuration settings
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:39 (*)   Creating all objects for CPU
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Generating RTL from CPU objects
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:41 (*)   Creating plain-text RTL
Info: 2019.01.16.15:46:42 Info: cpu: # 2019.01.16 15:46:42 (*) Done Nios II generation
Info: 2019.01.16.15:46:42 Info: cpu: Done RTL generation for module 'fyp_max10_tse_sys_nios2_gen2_0_cpu'
Info: 2019.01.16.15:46:42 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2019.01.16.15:46:42 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2019.01.16.15:46:42 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2019.01.16.15:46:42 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.01.16.15:46:42 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.01.16.15:46:42 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.01.16.15:46:42 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.01.16.15:46:42 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.01.16.15:46:42 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2019.01.16.15:46:42 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.16.15:46:42 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.01.16.15:46:42 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2019.01.16.15:46:42 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.16.15:46:42 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:42 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.01.16.15:46:42 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2019.01.16.15:46:42 Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2019.01.16.15:46:42 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.16.15:46:42 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules
Info: 2019.01.16.15:46:43 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.01.16.15:46:43 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.01.16.15:46:43 Info: fyp_max10_tse_sys: Done "fyp_max10_tse_sys" with 45 modules, 187 files
Info: 2019.01.16.15:46:44 Info: qsys-generate succeeded.
Info: 2019.01.16.15:46:44 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "fyp_clkctrl/fyp_clkctrl.qsys" to "fyp_clkctrl/fyp_clkctrl.BAK.qsys"
Info (11902): Backing up file "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" to "fyp_clkctrl/fyp_clkctrl.BAK.v"
Info (11837): Started upgrading IP component altclkctrl with file "fyp_clkctrl/fyp_clkctrl.qsys"
Info: 2019.01.16.15:46:51 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.01.16.15:46:52 Info: Finished upgrading the ip cores
Info: 2019.01.16.15:46:59 Info: Saving generation log to C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl
Info: 2019.01.16.15:46:59 Info: Starting: Create simulation model
Info: 2019.01.16.15:46:59 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\simulation --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:46:59 Info: Loading fyp_clkctrl
Info: 2019.01.16.15:46:59 Info: Reading input file
Info: 2019.01.16.15:46:59 Info: Adding altclkctrl_0 [altclkctrl 18.1]
Info: 2019.01.16.15:46:59 Info: Parameterizing module altclkctrl_0
Info: 2019.01.16.15:46:59 Info: Building connections
Info: 2019.01.16.15:46:59 Info: Parameterizing connections
Info: 2019.01.16.15:46:59 Info: Validating
Info: 2019.01.16.15:46:59 Info: Done reading input file
Info: 2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
Info: 2019.01.16.15:47:00 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2019.01.16.15:47:00 Info: fyp_clkctrl: Generating fyp_clkctrl "fyp_clkctrl" for SIM_VERILOG
Info: 2019.01.16.15:47:01 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0.
Info: 2019.01.16.15:47:02 Info: altclkctrl_0: "fyp_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: 2019.01.16.15:47:02 Info: fyp_clkctrl: Done "fyp_clkctrl" with 2 modules, 2 files
Info: 2019.01.16.15:47:02 Info: qsys-generate succeeded.
Info: 2019.01.16.15:47:02 Info: Finished: Create simulation model
Info: 2019.01.16.15:47:02 Info: Starting: Create Modelsim Project.
Info: 2019.01.16.15:47:02 Info: sim-script-gen --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:02 Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\fyp_clkctrl.spd --output-directory=C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info:     mentor
Info: 2019.01.16.15:47:03 Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info:     synopsys/vcs
Info: 2019.01.16.15:47:03 Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info:     synopsys/vcsmx
Info: 2019.01.16.15:47:03 Info:     synopsys/vcsmx
Info: 2019.01.16.15:47:03 Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info:     cadence
Info: 2019.01.16.15:47:03 Info:     cadence
Info: 2019.01.16.15:47:03 Info:     cadence
Info: 2019.01.16.15:47:03 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2019.01.16.15:47:03 Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info:     aldec
Info: 2019.01.16.15:47:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/simulation
Info: 2019.01.16.15:47:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.01.16.15:47:03 Info: Finished: Create Modelsim Project.
Info: 2019.01.16.15:47:03 Info: Starting: Create block symbol file (.bsf)
Info: 2019.01.16.15:47:03 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:47:03 Info: Loading fyp_clkctrl
Info: 2019.01.16.15:47:04 Info: Reading input file
Info: 2019.01.16.15:47:04 Info: Adding altclkctrl_0 [altclkctrl 18.1]
Info: 2019.01.16.15:47:04 Info: Parameterizing module altclkctrl_0
Info: 2019.01.16.15:47:04 Info: Building connections
Info: 2019.01.16.15:47:04 Info: Parameterizing connections
Info: 2019.01.16.15:47:04 Info: Validating
Info: 2019.01.16.15:47:04 Info: Done reading input file
Info: 2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
Info: 2019.01.16.15:47:04 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2019.01.16.15:47:05 Info: qsys-generate succeeded.
Info: 2019.01.16.15:47:05 Info: Finished: Create block symbol file (.bsf)
Info: 2019.01.16.15:47:05 Info:
Info: 2019.01.16.15:47:05 Info: Starting: Create HDL design files for synthesis
Info: 2019.01.16.15:47:05 Info: qsys-generate C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\fyp_max10_tse\fyp_clkctrl\fyp_clkctrl\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Info: 2019.01.16.15:47:05 Info: Loading fyp_clkctrl
Info: 2019.01.16.15:47:05 Info: Reading input file
Info: 2019.01.16.15:47:05 Info: Adding altclkctrl_0 [altclkctrl 18.1]
Info: 2019.01.16.15:47:05 Info: Parameterizing module altclkctrl_0
Info: 2019.01.16.15:47:05 Info: Building connections
Info: 2019.01.16.15:47:05 Info: Parameterizing connections
Info: 2019.01.16.15:47:05 Info: Validating
Info: 2019.01.16.15:47:05 Info: Done reading input file
Info: 2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Targeting device family: MAX 10.
Info: 2019.01.16.15:47:05 Info: fyp_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2019.01.16.15:47:05 Info: fyp_clkctrl: Generating fyp_clkctrl "fyp_clkctrl" for QUARTUS_SYNTH
Info: 2019.01.16.15:47:06 Info: altclkctrl_0: Generating top-level entity fyp_clkctrl_altclkctrl_0.
Info: 2019.01.16.15:47:06 Info: altclkctrl_0: "fyp_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: 2019.01.16.15:47:06 Info: fyp_clkctrl: Done "fyp_clkctrl" with 2 modules, 2 files
Info: 2019.01.16.15:47:06 Info: qsys-generate succeeded.
Info: 2019.01.16.15:47:06 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "fyp_gpio/fyp_gpio.v" to "fyp_gpio/fyp_gpio.BAK.v"
Info (11837): Started upgrading IP component altera_gpio_lite with file "fyp_gpio/fyp_gpio.v"
Info (11904): Restoring file "fyp_gpio/fyp_gpio.BAK.v" to "fyp_gpio/fyp_gpio.v"
Error (14921): Error upgrading IP component "fyp_gpio/fyp_gpio.v".
Info (11902): Backing up file "fyp_eth_pll/fyp_eth_pll.v" to "fyp_eth_pll/fyp_eth_pll.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "fyp_eth_pll/fyp_eth_pll.v"
Info (11131): Completed upgrading IP component Qsys with file "fyp_max10_tse_sys.qsys"
Info (11131): Completed upgrading IP component altclkctrl with file "fyp_clkctrl/fyp_clkctrl.qsys"
Error (11133): IP component altera_gpio_lite with file "fyp_gpio/fyp_gpio.v" upgrade failed
Error (11889): IP component upgrade failed
Info (11131): Completed upgrading IP component ALTPLL with file "fyp_eth_pll/fyp_eth_pll.v"
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings
    Error: Peak virtual memory: 4874 megabytes
    Error: Processing ended: Wed Jan 16 15:47:11 2019
    Error: Elapsed time: 00:02:13
    Error: Total CPU time (on all processors): 00:04:23


