0.7
2020.2
Apr 18 2022
16:05:34
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_axi_slave_control.v,1668347418,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1668347418,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_detector.v,1668347418,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_report_unit.v,1668347418,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol.autotb.v,1668347418,systemVerilog,,,D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/fifo_para.vh,apatb_cordiccart2pol_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol.v,1668347371,systemVerilog,,,,cordiccart2pol,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_Block_entry4452_proc.v,1668347370,systemVerilog,,,,cordiccart2pol_Block_entry4452_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_Block_entry44_proc9.v,1668347368,systemVerilog,,,,cordiccart2pol_Block_entry44_proc9,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ashr_54ns_32ns_54_2_1.v,1668347372,systemVerilog,,,,cordiccart2pol_ashr_54ns_32ns_54_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_control_s_axi.v,1668347373,systemVerilog,,,,cordiccart2pol_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_1_s.v,1668347369,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_1_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_2_s.v,1668347369,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_3_s.v,1668347369,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_4_s.v,1668347370,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_5_s.v,1668347370,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_6_s.v,1668347370,systemVerilog,,,,cordiccart2pol_cordic_cr_unsigned_short_6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w16_d1_S.v,1668347372,systemVerilog,,,,cordiccart2pol_fifo_w16_d1_S;cordiccart2pol_fifo_w16_d1_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w16_d2_S.v,1668347373,systemVerilog,,,,cordiccart2pol_fifo_w16_d2_S;cordiccart2pol_fifo_w16_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w32_d1_S.v,1668347372,systemVerilog,,,,cordiccart2pol_fifo_w32_d1_S;cordiccart2pol_fifo_w32_d1_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fpext_32ns_64_3_no_dsp_1.v,1668347368,systemVerilog,,,,cordiccart2pol_fpext_32ns_64_3_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ini_trans.v,1668347368,systemVerilog,,,,cordiccart2pol_ini_trans,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R.v,1668347372,systemVerilog,,,,cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_lshr_64ns_32ns_64_2_1.v,1668347372,systemVerilog,,,,cordiccart2pol_lshr_64ns_32ns_64_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_mul_mul_16s_13ns_30_4_1.v,1668347373,systemVerilog,,,,cordiccart2pol_mul_mul_16s_13ns_30_4_1;cordiccart2pol_mul_mul_16s_13ns_30_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_shl_16ns_16ns_16_2_1.v,1668347372,systemVerilog,,,,cordiccart2pol_shl_16ns_16ns_16_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_shl_64ns_32ns_64_2_1.v,1668347372,systemVerilog,,,,cordiccart2pol_shl_64ns_32ns_64_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_start_for_ini_trans_U0.v,1668347373,systemVerilog,,,,cordiccart2pol_start_for_ini_trans_U0;cordiccart2pol_start_for_ini_trans_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/csv_file_dump.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/dataflow_monitor.sv,1668347418,systemVerilog,D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_fifo_interface.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_process_interface.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/nodf_module_interface.svh,,D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/dump_file_agent.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/csv_file_dump.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/sample_agent.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/sample_manager.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/nodf_module_interface.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/nodf_module_monitor.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_fifo_interface.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_fifo_monitor.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_process_interface.svh;D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_process_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_fifo_interface.svh,1668347418,verilog,,,,df_fifo_intf,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_fifo_monitor.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_process_interface.svh,1668347418,verilog,,,,df_process_intf,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/df_process_monitor.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/dump_file_agent.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/fifo_para.vh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_fpext_32ns_64_3_no_dsp_1_ip.v,1668347458,systemVerilog,,,,cordiccart2pol_fpext_32ns_64_3_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/nodf_module_interface.svh,1668347418,verilog,,,,nodf_module_intf,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/nodf_module_monitor.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/sample_agent.svh,1668347418,verilog,,,,,,,,,,,,
D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/sample_manager.svh,1668347418,verilog,,,,,,,,,,,,
