\hypertarget{struct_r_c_c___clk_init_type_def}{}\section{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___clk_init_type_def}\index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}


R\+CC System, A\+HB and A\+PB busses clock configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{Clock\+Type}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{S\+Y\+S\+C\+L\+K\+Source}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{A\+H\+B\+C\+L\+K\+Divider}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{A\+P\+B1\+C\+L\+K\+Divider}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{A\+P\+B2\+C\+L\+K\+Divider}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+CC System, A\+HB and A\+PB busses clock configuration structure definition. 

\subsection{Member Data Documentation}
\index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}!A\+H\+B\+C\+L\+K\+Divider@{A\+H\+B\+C\+L\+K\+Divider}}
\index{A\+H\+B\+C\+L\+K\+Divider@{A\+H\+B\+C\+L\+K\+Divider}!R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+H\+B\+C\+L\+K\+Divider}{AHBCLKDivider}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def\+::\+A\+H\+B\+C\+L\+K\+Divider}\hypertarget{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{}\label{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}
The A\+HB clock (H\+C\+LK) divider. This clock is derived from the system clock (S\+Y\+S\+C\+LK). This parameter can be a value of \hyperlink{group___r_c_c___a_h_b___clock___source}{A\+HB Clock Source} \index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}!A\+P\+B1\+C\+L\+K\+Divider@{A\+P\+B1\+C\+L\+K\+Divider}}
\index{A\+P\+B1\+C\+L\+K\+Divider@{A\+P\+B1\+C\+L\+K\+Divider}!R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+C\+L\+K\+Divider}{APB1CLKDivider}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def\+::\+A\+P\+B1\+C\+L\+K\+Divider}\hypertarget{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{}\label{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}
The A\+P\+B1 clock (P\+C\+L\+K1) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of \hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{A\+P\+B1/\+A\+P\+B2 Clock Source} \index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}!A\+P\+B2\+C\+L\+K\+Divider@{A\+P\+B2\+C\+L\+K\+Divider}}
\index{A\+P\+B2\+C\+L\+K\+Divider@{A\+P\+B2\+C\+L\+K\+Divider}!R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+C\+L\+K\+Divider}{APB2CLKDivider}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def\+::\+A\+P\+B2\+C\+L\+K\+Divider}\hypertarget{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{}\label{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}
The A\+P\+B2 clock (P\+C\+L\+K2) divider. This clock is derived from the A\+HB clock (H\+C\+LK). This parameter can be a value of \hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{A\+P\+B1/\+A\+P\+B2 Clock Source} \index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}!Clock\+Type@{Clock\+Type}}
\index{Clock\+Type@{Clock\+Type}!R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Clock\+Type}{ClockType}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def\+::\+Clock\+Type}\hypertarget{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{}\label{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}
The clock to be configured. This parameter can be a value of \hyperlink{group___r_c_c___system___clock___type}{System Clock Type} \index{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}!S\+Y\+S\+C\+L\+K\+Source@{S\+Y\+S\+C\+L\+K\+Source}}
\index{S\+Y\+S\+C\+L\+K\+Source@{S\+Y\+S\+C\+L\+K\+Source}!R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def@{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+L\+K\+Source}{SYSCLKSource}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def\+::\+S\+Y\+S\+C\+L\+K\+Source}\hypertarget{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{}\label{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}
The clock source (S\+Y\+S\+C\+L\+KS) used as system clock. This parameter can be a value of \hyperlink{group___r_c_c___system___clock___source}{System Clock Source} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}\end{DoxyCompactItemize}
