
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.34

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency spi_clk$_DFFE_PN0P_/CLK ^
  -0.41 target latency tx_shift_reg[5]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.27    0.24    1.34 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.27    0.00    1.34 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.34   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24    0.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.09    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.06    0.21    0.22    0.42 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net12 (net)
                  0.21    0.00    0.42 v _235_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.12    0.54 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.12    0.00    0.54 ^ _236_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.08    0.62 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _028_ (net)
                  0.05    0.00    0.62 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24    0.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.41 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.08    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.27    0.24    1.34 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.27    0.00    1.34 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.41    0.26    0.25    1.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.01    1.59 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24   10.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   10.41 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.52   library recovery time
                                 10.52   data required time
-----------------------------------------------------------------------------
                                 10.52   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.30    0.61    1.02 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.30    0.00    1.02 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.32 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    1.32 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.22    0.14    1.45 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.22    0.00    1.45 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.64 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.64 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.11    1.75 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.12    0.00    1.75 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.19    0.37    2.12 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.19    0.00    2.12 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.12    2.23 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    2.23 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.26    2.49 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.49 v _208_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.74 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.10    0.00    2.74 v _209_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.97 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _019_ (net)
                  0.07    0.00    2.97 ^ rx_shift_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.97   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.24   10.41 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.41 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.10   10.31   library setup time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.27    0.24    1.34 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.27    0.00    1.34 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.41    0.26    0.25    1.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.01    1.59 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24   10.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   10.41 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.52   library recovery time
                                 10.52   data required time
-----------------------------------------------------------------------------
                                 10.52   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.30    0.61    1.02 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.30    0.00    1.02 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.32 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    1.32 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.22    0.14    1.45 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.22    0.00    1.45 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.64 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.64 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.11    1.75 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.12    0.00    1.75 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.19    0.37    2.12 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.19    0.00    2.12 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.12    2.23 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    2.23 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.26    2.49 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.49 v _208_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.74 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.10    0.00    2.74 v _209_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.97 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _019_ (net)
                  0.07    0.00    2.97 ^ rx_shift_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.97   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.24   10.41 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.41 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.10   10.31   library setup time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.286322832107544

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8165

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.26106932759284973

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9684

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.61    1.02 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    1.32 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    1.45 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.18    1.64 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.11    1.75 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.37    2.12 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.12    2.23 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.26    2.49 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.74 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.23    2.97 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.97 ^ rx_shift_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.97   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24   10.41 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.41 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.41   clock reconvergence pessimism
  -0.10   10.31   library setup time
          10.31   data required time
---------------------------------------------------------
          10.31   data required time
          -2.97   data arrival time
---------------------------------------------------------
           7.34   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.84 v tx_shift_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.90 ^ _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.95 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.95 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.95   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.41   clock reconvergence pessimism
   0.08    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.95   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4126

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4130

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.9660

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.3420

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
247.538773

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.78e-03   1.34e-03   2.08e-08   8.13e-03  35.6%
Combinational          7.76e-03   4.72e-03   3.31e-08   1.25e-02  54.6%
Clock                  1.04e-03   1.19e-03   6.04e-09   2.23e-03   9.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   7.26e-03   5.99e-08   2.28e-02 100.0%
                          68.2%      31.8%       0.0%
