INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LFSR_Comb
