m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/naohisa/intelFPGA_lite/20.1/modelsim_ase/bin
Eand_or
Z0 w1596615080
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 d/hdd/CPU_design/FPGA/test_bench
Z4 8/hdd/CPU_design/FPGA/test_bench/and_or.vhd
Z5 F/hdd/CPU_design/FPGA/test_bench/and_or.vhd
l0
L7 1
VAN?kV4<4TQDDF:1G;CK661
!s100 ^WjkZLR_ihKlnnC8F0``53
Z6 OV;C;2020.1;71
32
Z7 !s110 1596616613
!i10b 1
Z8 !s108 1596616613.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/hdd/CPU_design/FPGA/test_bench/and_or.vhd|
Z10 !s107 /hdd/CPU_design/FPGA/test_bench/and_or.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Artl
R1
R2
DEx4 work 6 and_or 0 22 AN?kV4<4TQDDF:1G;CK661
!i122 0
l21
L19 9
VX<zUDA12N25i65S00bmCY3
!s100 G3PFZFdn<@DHZjUfDX7LL2
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eand_or_sim
Z13 w1596616558
R1
R2
!i122 1
R3
Z14 8/hdd/CPU_design/FPGA/test_bench/and_or_sim.vhd
Z15 F/hdd/CPU_design/FPGA/test_bench/and_or_sim.vhd
l0
L4 1
V^EWCIo`<K5fOEPA=Tc7MD1
!s100 Ukl?bbhTEB3E3^HYaK9[X3
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/hdd/CPU_design/FPGA/test_bench/and_or_sim.vhd|
!s107 /hdd/CPU_design/FPGA/test_bench/and_or_sim.vhd|
!i113 1
R11
R12
Asim
R1
R2
DEx4 work 10 and_or_sim 0 22 ^EWCIo`<K5fOEPA=Tc7MD1
!i122 1
l24
L7 46
VfoePE7n>R57SnakPdWllj2
!s100 Ga7FEdgkh`HR:bO4[goU52
R6
32
R7
!i10b 1
R8
R16
Z17 !s107 /hdd/CPU_design/FPGA/test_bench/and_or_sim.vhd|
!i113 1
R11
R12
