ncverilog TESTBED.v +define+GATE -access +r -v /cad/CBDLIB/CBDK_IC_Contest_v2.1/Verilog/tsmc13.v
