module wideexpr_00779(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(+(s6));
  assign y1 = $signed({(6'sb011111)<<((ctrl[0]?s6:{(ctrl[6]?(ctrl[3]?s7:2'sb11):(s3)^(s2)),(s6)<<(~(1'sb0))})),(ctrl[2]?s1:(ctrl[4]?((+(u6))<<(5'sb11100))+((ctrl[5]?(s4)<<<(s2):(1'sb0)>>(5'sb00001))):(ctrl[0]?s2:(+(u3))<<<(s5)))),+((^(+({5'sb01100})))+(s2))});
  assign y2 = {1{+(s1)}};
  assign y3 = s4;
  assign y4 = (ctrl[2]?(ctrl[0]?(($signed((4'sb1110)+(u5)))>>({3{3'sb010}}))<<<((ctrl[0]?((ctrl[2]?s1:5'sb11110))<<((s3)>>>(3'sb100)):$signed(-(s0)))):-((ctrl[3]?s0:-((ctrl[7]?s0:3'sb110))))):2'sb10);
  assign y5 = ((s0)==(&(({2{5'b00110}})-(s7))))<=(({4{s2}})&({3{(2'sb10)+(((ctrl[5]?(5'sb11111)-(5'sb01101):(ctrl[0]?s0:5'sb10100)))^(5'sb11100))}}));
  assign y6 = s3;
  assign y7 = ({($signed(-({3{s5}})))+((s1)>>(s2)),{4'sb0000,$signed($signed(-(s6)))}})<<<($signed(s3));
endmodule
