<Processor name="MKL82Z7" description="MKL82Z7 NXP Microcontroller">
  <RegisterGroup name="FTFA_FlashConfig" start="0x400" description="Flash configuration field">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" description="Backdoor Comparison Key 3." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" description="Backdoor Comparison Key 2." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" description="Backdoor Comparison Key 1." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" description="Backdoor Comparison Key 0." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" description="Backdoor Comparison Key 7." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" description="Backdoor Comparison Key 6." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" description="Backdoor Comparison Key 5." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" description="Backdoor Comparison Key 4." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY" description="Backdoor Comparison Key." />
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" description="Non-volatile P-Flash Protection 1 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - Low Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" description="Non-volatile P-Flash Protection 0 - High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT" description="P-Flash Region Protect" />
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" description="Non-volatile Flash Security Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="10" start="0b10" description="MCU security status is unsecure" />
        <Enum name="11" start="0b11" description="MCU security status is secure" />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="no description available">
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" description="Non-volatile Flash Option Register" reset_value="0x3D" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT" description="no description available">
        <Enum name="00" start="0b0" description="Low-power boot" />
        <Enum name="01" start="0b1" description="Normal boot" />
      </BitField>
      <BitField start="1" size="1" name="BOOTPIN_OPT" description="no description available">
        <Enum name="00" start="0b0" description="Force Boot from ROM if BOOTCFG0 asserted, where BOOTCFG0 is the boot config function which is muxed with NMI pin" />
        <Enum name="01" start="0b1" description="Boot source configured by FOPT (BOOTSRC_SEL) bits" />
      </BitField>
      <BitField start="2" size="1" name="NMI_DIS" description="no description available">
        <Enum name="00" start="0b0" description="NMI interrupts are always blocked" />
        <Enum name="01" start="0b1" description="NMI_b pin/interrupts reset default to enabled" />
      </BitField>
      <BitField start="5" size="1" name="FAST_INIT" description="no description available">
        <Enum name="00" start="0b0" description="Slower initialization" />
        <Enum name="01" start="0b1" description="Fast Initialization" />
      </BitField>
      <BitField start="6" size="2" name="BOOTSRC_SEL" description="Boot source selection">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="10" start="0b10" description="Boot from ROM, configure QSPI0, and enter boot loader mode." />
        <Enum name="11" start="0b11" description="Boot from ROM and enter boot loader mode." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS" start="0x40000000" description="AIPS-Lite Bridge">
    <Register start="+0" size="4" name="AIPS_MPRA" access="Read/Write" description="Master Privilege Register A" reset_value="0x77700000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="MPL4" description="Master 4 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="13" size="1" name="MTW4" description="Master 4 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="14" size="1" name="MTR4" description="Master 4 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="16" size="1" name="MPL3" description="Master 3 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="17" size="1" name="MTW3" description="Master 3 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="18" size="1" name="MTR3" description="Master 3 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="20" size="1" name="MPL2" description="Master 2 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="21" size="1" name="MTW2" description="Master 2 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="22" size="1" name="MTR2" description="Master 2 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="24" size="1" name="MPL1" description="Master 1 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="25" size="1" name="MTW1" description="Master 1 Trusted for Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="26" size="1" name="MTR1" description="Master 1 Trusted for Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
      <BitField start="28" size="1" name="MPL0" description="Master 0 Privilege Level">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode." />
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode." />
      </BitField>
      <BitField start="29" size="1" name="MTW0" description="Master 0 Trusted For Writes">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for write accesses." />
      </BitField>
      <BitField start="30" size="1" name="MTR0" description="Master 0 Trusted For Read">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses." />
        <Enum name="1" start="0b1" description="This master is trusted for read accesses." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS_PACRA" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS_PACRB" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS_PACRC" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS_PACRD" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS_PACRE" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS_PACRF" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS_PACRG" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS_PACRH" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS_PACRI" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS_PACRJ" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS_PACRK" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS_PACRL" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS_PACRM" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS_PACRN" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS_PACRO" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS_PACRP" access="Read/Write" description="Peripheral Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="1" size="1" name="WP7" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="2" size="1" name="SP7" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="4" size="1" name="TP6" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="5" size="1" name="WP6" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="6" size="1" name="SP6" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="8" size="1" name="TP5" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="9" size="1" name="WP5" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="10" size="1" name="SP5" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="12" size="1" name="TP4" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="13" size="1" name="WP4" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="14" size="1" name="SP4" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="16" size="1" name="TP3" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="17" size="1" name="WP3" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="18" size="1" name="SP3" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="20" size="1" name="TP2" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="21" size="1" name="WP2" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="22" size="1" name="SP2" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="24" size="1" name="TP1" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="25" size="1" name="WP1" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="26" size="1" name="SP1" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
      <BitField start="28" size="1" name="TP0" description="Trusted Protect">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed." />
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed." />
      </BitField>
      <BitField start="29" size="1" name="WP0" description="Write Protect">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses." />
        <Enum name="1" start="0b1" description="This peripheral is write protected." />
      </BitField>
      <BitField start="30" size="1" name="SP0" description="Supervisor Protect">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses." />
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000" description="Enhanced direct memory access controller">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="0" start="0b0" description="eDMA is idle." />
        <Enum name="1" start="0b1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="0" start="0b0" description="No destination bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="0" start="0b0" description="No source bus error" />
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="0" start="0b0" description="No destination offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="0" start="0b0" description="No destination address configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="0" start="0b0" description="No source offset configuration error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="0" start="0b0" description="No source address configuration error." />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="3" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="0" start="0b0" description="No channel priority error" />
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="0" start="0b0" description="No canceled transfers" />
        <Enum name="1" start="0b1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="Logical OR of all ERR status bits">
        <Enum name="0" start="0b0" description="No ERR bits are set." />
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="1" start="0b1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="1" start="0b1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="1" start="0b1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="1" start="0b1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="1" start="0b1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="0" start="0b0" description="Normal operation" />
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="0" start="0b0" description="An error in this channel has not occurred" />
        <Enum name="1" start="0b1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="0" start="0b0" description="A hardware service request for channel 0 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="0" start="0b0" description="A hardware service request for channel 1 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="0" start="0b0" description="A hardware service request for channel 2 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="0" start="0b0" description="A hardware service request for channel 3 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="0" start="0b0" description="A hardware service request for channel 4 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="0" start="0b0" description="A hardware service request for channel 5 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="0" start="0b0" description="A hardware service request for channel 6 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="0" start="0b0" description="A hardware service request for channel 7 is not present" />
        <Enum name="1" start="0b1" description="A hardware service request for channel 7 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="DMA_EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="0" start="0b0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="1" start="0b1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA_DCHPRI7" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA_DCHPRI6" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA_DCHPRI5" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA_DCHPRI4" access="Read/Write" description="Channel n Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability.">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel." />
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption.">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA_TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA_TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA_TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA_TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA_TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA_TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA_TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA_TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA_TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA_TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA_TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA_TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="000" start="0b000" description="8-bit" />
        <Enum name="001" start="0b001" description="16-bit" />
        <Enum name="010" start="0b010" description="32-bit" />
        <Enum name="100" start="0b100" description="16-byte" />
        <Enum name="101" start="0b101" description="32-byte" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="0" start="0b00000" description="Source address modulo feature is disabled" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA_TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA_TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA_TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA_TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA_TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA_TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA_TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA_TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA_TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA_TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA_TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA_TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="3" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA_TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA_TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA_TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA_TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)" />
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA_TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA_TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA_TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA_TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="0" start="0b0" description="The channel is not explicitly started." />
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled." />
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected." />
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format." />
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled." />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="3" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="00" start="0b00" description="No eDMA engine stalls." />
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="3" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled" />
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSMPU" start="0x4000D000" description="Memory protection unit">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" description="Control/Error Status Register" reset_value="0x814001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed." />
        <Enum name="1" start="0b1" description="MPU is enabled" />
      </BitField>
      <BitField start="8" size="4" name="NRGD" description="Number Of Region Descriptors">
        <Enum name="0000" start="0b0000" description="8 region descriptors" />
        <Enum name="0001" start="0b0001" description="12 region descriptors" />
        <Enum name="0010" start="0b0010" description="16 region descriptors" />
      </BitField>
      <BitField start="12" size="4" name="NSP" description="Number Of Slave Ports" />
      <BitField start="16" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="27" size="5" name="SPERR" description="Slave Port n Error">
        <Enum name="0" start="0b00000" description="No error has occurred for slave port n." />
        <Enum name="1" start="0b00001" description="An error has occurred for slave port n." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+16" size="4" name="MPU_EAR2" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+24" size="4" name="MPU_EAR3" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x10+32" size="4" name="MPU_EAR4" access="ReadOnly" description="Error Address Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EADDR" description="Error Address" />
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+16" size="4" name="MPU_EDR2" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+24" size="4" name="MPU_EDR3" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x14+32" size="4" name="MPU_EDR4" access="ReadOnly" description="Error Detail Register, slave port n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERW" description="Error Read/Write">
        <Enum name="0" start="0b0" description="Read" />
        <Enum name="1" start="0b1" description="Write" />
      </BitField>
      <BitField start="1" size="3" name="EATTR" description="Error Attributes">
        <Enum name="000" start="0b000" description="User mode, instruction access" />
        <Enum name="001" start="0b001" description="User mode, data access" />
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access" />
        <Enum name="011" start="0b011" description="Supervisor mode, data access" />
      </BitField>
      <BitField start="4" size="4" name="EMN" description="Error Master Number" />
      <BitField start="8" size="8" name="EPID" description="Error Process Identification" />
      <BitField start="16" size="16" name="EACD" description="Error Access Control Detail" />
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" description="Region Descriptor n, Word 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" description="Region Descriptor n, Word 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" description="Region Descriptor n, Word 2" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" description="Region Descriptor n, Word 3" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="0" start="0b0" description="Region descriptor is invalid" />
        <Enum name="1" start="0b1" description="Region descriptor is valid" />
      </BitField>
      <BitField start="16" size="8" name="PIDMASK" description="Process Identifier Mask" />
      <BitField start="24" size="8" name="PID" description="Process Identifier" />
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" description="Region Descriptor Alternate Access Control n" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM" description="Bus Master 0 User Mode Access Control" />
      <BitField start="3" size="2" name="M0SM" description="Bus Master 0 Supervisor Mode Access Control" />
      <BitField start="5" size="1" name="M0PE" description="Bus Master 0 Process Identifier Enable" />
      <BitField start="6" size="3" name="M1UM" description="Bus Master 1 User Mode Access Control" />
      <BitField start="9" size="2" name="M1SM" description="Bus Master 1 Supervisor Mode Access Control" />
      <BitField start="11" size="1" name="M1PE" description="Bus Master 1 Process Identifier Enable" />
      <BitField start="12" size="3" name="M2UM" description="Bus Master 2 User Mode Access Control" />
      <BitField start="15" size="2" name="M2SM" description="Bus Master 2 Supervisor Mode Access Control" />
      <BitField start="17" size="1" name="M2PE" description="Bus Master 2 Process Identifier Enable" />
      <BitField start="18" size="3" name="M3UM" description="Bus Master 3 User Mode Access Control">
        <Enum name="0" start="0b000" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed." />
        <Enum name="1" start="0b001" description="Allows the given access type to occur" />
      </BitField>
      <BitField start="21" size="2" name="M3SM" description="Bus Master 3 Supervisor Mode Access Control">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed" />
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write" />
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute" />
        <Enum name="11" start="0b11" description="Same as User mode defined in M3UM" />
      </BitField>
      <BitField start="23" size="1" name="M3PE" description="Bus Master 3 Process Identifier Enable">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation" />
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation" />
      </BitField>
      <BitField start="24" size="1" name="M4WE" description="Bus Master 4 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed" />
      </BitField>
      <BitField start="25" size="1" name="M4RE" description="Bus Master 4 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed" />
      </BitField>
      <BitField start="26" size="1" name="M5WE" description="Bus Master 5 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed" />
      </BitField>
      <BitField start="27" size="1" name="M5RE" description="Bus Master 5 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed" />
      </BitField>
      <BitField start="28" size="1" name="M6WE" description="Bus Master 6 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed" />
      </BitField>
      <BitField start="29" size="1" name="M6RE" description="Bus Master 6 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed" />
      </BitField>
      <BitField start="30" size="1" name="M7WE" description="Bus Master 7 Write Enable">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed" />
      </BitField>
      <BitField start="31" size="1" name="M7RE" description="Bus Master 7 Read Enable">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed" />
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000" description="Flash Memory Interface">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" description="Flash Status Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0" description="Memory Controller Command Completion Status Flag" />
      <BitField start="4" size="1" name="FPVIOL" description="Flash Protection Violation Flag">
        <Enum name="0" start="0b0" description="No protection violation detected" />
        <Enum name="1" start="0b1" description="Protection violation detected" />
      </BitField>
      <BitField start="5" size="1" name="ACCERR" description="Flash Access Error Flag">
        <Enum name="0" start="0b0" description="No access error detected" />
        <Enum name="1" start="0b1" description="Access error detected" />
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR" description="Flash Read Collision Error Flag">
        <Enum name="0" start="0b0" description="No collision error detected" />
        <Enum name="1" start="0b1" description="Collision error detected" />
      </BitField>
      <BitField start="7" size="1" name="CCIF" description="Command Complete Interrupt Flag">
        <Enum name="0" start="0b0" description="Flash command in progress" />
        <Enum name="1" start="0b1" description="Flash command has completed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" description="Flash Configuration Register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP" description="Erase Suspend">
        <Enum name="0" start="0b0" description="No suspend requested" />
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution." />
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ" description="Erase All Request">
        <Enum name="0" start="0b0" description="No request or request complete" />
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state." />
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE" description="Read Collision Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled" />
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])." />
      </BitField>
      <BitField start="7" size="1" name="CCIE" description="Command Complete Interrupt Enable">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled" />
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" description="Flash Security Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC" description="Flash Security">
        <Enum name="00" start="0b00" description="MCU security status is secure." />
        <Enum name="01" start="0b01" description="MCU security status is secure." />
        <Enum name="10" start="0b10" description="MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)" />
        <Enum name="11" start="0b11" description="MCU security status is secure." />
      </BitField>
      <BitField start="2" size="2" name="FSLACC" description="Freescale Failure Analysis Access Code">
        <Enum name="00" start="0b00" description="Freescale factory access granted" />
        <Enum name="01" start="0b01" description="Freescale factory access denied" />
        <Enum name="10" start="0b10" description="Freescale factory access denied" />
        <Enum name="11" start="0b11" description="Freescale factory access granted" />
      </BitField>
      <BitField start="4" size="2" name="MEEN" description="Mass Erase Enable">
        <Enum name="00" start="0b00" description="Mass erase is enabled" />
        <Enum name="01" start="0b01" description="Mass erase is enabled" />
        <Enum name="10" start="0b10" description="Mass erase is disabled" />
        <Enum name="11" start="0b11" description="Mass erase is enabled" />
      </BitField>
      <BitField start="6" size="2" name="KEYEN" description="Backdoor Key Security Enable">
        <Enum name="00" start="0b00" description="Backdoor key access disabled" />
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)" />
        <Enum name="10" start="0b10" description="Backdoor key access enabled" />
        <Enum name="11" start="0b11" description="Backdoor key access disabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" description="Flash Option Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT" description="Nonvolatile Option" />
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" description="Flash Common Command Object Registers" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn" description="The FCCOB register provides a command code and relevant parameters to the memory controller" />
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" description="Program Flash Protection Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT" description="Program Flash Region Protect">
        <Enum name="0" start="0b0" description="Program flash region is protected." />
        <Enum name="1" start="0b1" description="Program flash region is not protected" />
      </BitField>
    </Register>
    <Register start="+0x18+0" size="1" name="FTFA_XACCH3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+1" size="1" name="FTFA_XACCH2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+2" size="1" name="FTFA_XACCH1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+3" size="1" name="FTFA_XACCH0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="1" name="FTFA_XACCL3" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+5" size="1" name="FTFA_XACCL2" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+6" size="1" name="FTFA_XACCL1" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x18+7" size="1" name="FTFA_XACCL0" access="ReadOnly" description="Execute-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="XA" description="Execute-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in execute mode only (as an instruction fetch)" />
        <Enum name="1" start="0b1" description="Associated segment is accessible as data or in execute mode" />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="1" name="FTFA_SACCH3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+1" size="1" name="FTFA_SACCH2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+2" size="1" name="FTFA_SACCH1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+3" size="1" name="FTFA_SACCH0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+4" size="1" name="FTFA_SACCL3" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+5" size="1" name="FTFA_SACCL2" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+6" size="1" name="FTFA_SACCL1" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x20+7" size="1" name="FTFA_SACCL0" access="ReadOnly" description="Supervisor-only Access Registers" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SA" description="Supervisor-only access control">
        <Enum name="0" start="0b0" description="Associated segment is accessible in supervisor mode only" />
        <Enum name="1" start="0b1" description="Associated segment is accessible in user or supervisor mode" />
      </BitField>
    </Register>
    <Register start="+0x28" size="1" name="FTFA_FACSS" access="ReadOnly" description="Flash Access Segment Size Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SGSIZE" description="Segment Size" />
    </Register>
    <Register start="+0x2B" size="1" name="FTFA_FACSN" access="ReadOnly" description="Flash Access Segment Number Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="NUMSG" description="Number of Segments Indicator">
        <Enum name="100000" start="0b100000" description="Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)" />
        <Enum name="101000" start="0b101000" description="Program flash memory is divided into 40 segments (160 Kbytes)" />
        <Enum name="1000000" start="0b1000000" description="Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x40021000" description="DMA channel multiplexor">
    <Register start="+0+0" size="1" name="DMAMUX_CHCFG0" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX_CHCFG1" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX_CHCFG2" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX_CHCFG3" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX_CHCFG4" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX_CHCFG5" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX_CHCFG6" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX_CHCFG7" access="Read/Write" description="Channel Configuration register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE" description="DMA Channel Source (Slot)">
        <Enum name="0" start="0b0" description="Disable_Signal" />
        <Enum name="1" start="0b1" description="FlexIO0_Channel0_Signal" />
        <Enum name="2" start="0b10" description="FlexIO0_Channel1_Signal" />
        <Enum name="3" start="0b11" description="FlexIO0_Channel2_Signal" />
        <Enum name="4" start="0b100" description="FlexIO0_Channel3_Signal" />
        <Enum name="5" start="0b101" description="FlexIO0_Channel4_Signal" />
        <Enum name="6" start="0b110" description="FlexIO0_Channel5_Signal" />
        <Enum name="7" start="0b111" description="FlexIO0_Channel6_Signal" />
        <Enum name="8" start="0b1000" description="FlexIO0_Channel7_Signal" />
        <Enum name="9" start="0b1001" description="I2C0_Signal" />
        <Enum name="10" start="0b1010" description="I2C1_Signal" />
        <Enum name="15" start="0b1111" description="LPUART0_Rx_Signal" />
        <Enum name="16" start="0b10000" description="LPUART0_Tx_Signal" />
        <Enum name="17" start="0b10001" description="LPUART1_Rx_Signal" />
        <Enum name="18" start="0b10010" description="LPUART1_Tx_Signal" />
        <Enum name="19" start="0b10011" description="LPUART2_Rx_Signal" />
        <Enum name="20" start="0b10100" description="LPUART2_Tx_Signal" />
        <Enum name="21" start="0b10101" description="SPI0_Rx_Signal" />
        <Enum name="22" start="0b10110" description="SPI0_Tx_Signal" />
        <Enum name="23" start="0b10111" description="SPI1_Rx_Signal" />
        <Enum name="24" start="0b11000" description="SPI1_Tx_Signal" />
        <Enum name="25" start="0b11001" description="QSPI0_Rx_Signal" />
        <Enum name="26" start="0b11010" description="QSPI0_Tx_Signal" />
        <Enum name="27" start="0b11011" description="TPM0_Channel0_Signal" />
        <Enum name="28" start="0b11100" description="TPM0_Channel1_Signal" />
        <Enum name="29" start="0b11101" description="TPM0_Channel2_Signal" />
        <Enum name="30" start="0b11110" description="TPM0_Channel3_Signal" />
        <Enum name="31" start="0b11111" description="TPM0_Channel4_Signal" />
        <Enum name="32" start="0b100000" description="TPM0_Channel5_Signal" />
        <Enum name="35" start="0b100011" description="TPM0_Overflow_Signal" />
        <Enum name="36" start="0b100100" description="TPM1_Channel0_Signal" />
        <Enum name="37" start="0b100101" description="TPM1_Channel1_Signal" />
        <Enum name="38" start="0b100110" description="TPM1_Overflow_Signal" />
        <Enum name="39" start="0b100111" description="TPM2_Channel0_Signal" />
        <Enum name="40" start="0b101000" description="TPM2_Channel1_Signal" />
        <Enum name="41" start="0b101001" description="TPM2_Overflow_Signal" />
        <Enum name="42" start="0b101010" description="TSI0_Signal" />
        <Enum name="43" start="0b101011" description="EMVSIM0_Rx_Signal" />
        <Enum name="44" start="0b101100" description="EMVSIM0_Tx_Signal" />
        <Enum name="45" start="0b101101" description="EMVSIM1_Rx_Signal" />
        <Enum name="46" start="0b101110" description="EMVSIM1_Tx_Signal" />
        <Enum name="47" start="0b101111" description="PortA_Signal" />
        <Enum name="48" start="0b110000" description="PortB_Signal" />
        <Enum name="49" start="0b110001" description="PortC_Signal" />
        <Enum name="50" start="0b110010" description="PortD_Signal" />
        <Enum name="51" start="0b110011" description="PortE_Signal" />
        <Enum name="52" start="0b110100" description="ADC0_Signal" />
        <Enum name="54" start="0b110110" description="DAC0_Signal" />
        <Enum name="55" start="0b110111" description="LTC0_PKHA_Signal" />
        <Enum name="56" start="0b111000" description="CMP0_Signal" />
        <Enum name="58" start="0b111010" description="LTC0_Input_FIFO_Signal" />
        <Enum name="59" start="0b111011" description="LTC0_Output_FIFO_Signal" />
        <Enum name="60" start="0b111100" description="AlwaysOn60_Signal" />
        <Enum name="61" start="0b111101" description="AlwaysOn61_Signal" />
        <Enum name="62" start="0b111110" description="AlwaysOn62_Signal" />
        <Enum name="63" start="0b111111" description="AlwaysOn63_Signal" />
      </BitField>
      <BitField start="6" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="7" size="1" name="ENBL" description="DMA Channel Enable">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel." />
        <Enum name="1" start="0b1" description="DMA channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="INTMUX0" start="0x40024000" description="Interrupt Multiplexer">
    <Register start="+0+0" size="4" name="INTMUX0_CH0_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="INTMUX0_CH1_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+128" size="4" name="INTMUX0_CH2_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0+192" size="4" name="INTMUX0_CH3_CSR" access="Read/Write" description="Channel n Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RST" description="Software Reset">
        <Enum name="0" start="0b0" description="No operation." />
        <Enum name="1" start="0b1" description="Perform a software reset on this channel." />
      </BitField>
      <BitField start="1" size="1" name="AND" description="Logic AND">
        <Enum name="0" start="0b0" description="Logic OR all enabled interrupt inputs." />
        <Enum name="1" start="0b1" description="Logic AND all enabled interrupt inputs." />
      </BitField>
      <BitField start="4" size="2" name="IRQN" description="Channel Input Number">
        <Enum name="00" start="0b00" description="32 interrupt inputs" />
      </BitField>
      <BitField start="8" size="4" name="CHIN" description="Channel Instance Number" />
      <BitField start="31" size="1" name="IRQP" description="Channel Interrupt Request Pending">
        <Enum name="0" start="0b0" description="No interrupt is pending." />
        <Enum name="1" start="0b1" description="The interrupt output of this channel is pending." />
      </BitField>
    </Register>
    <Register start="+0x4+0" size="4" name="INTMUX0_CH0_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+64" size="4" name="INTMUX0_CH1_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+128" size="4" name="INTMUX0_CH2_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x4+192" size="4" name="INTMUX0_CH3_VEC" access="ReadOnly" description="Channel n Vector Number Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="12" name="VECN" description="Vector Number" />
    </Register>
    <Register start="+0x10+0" size="4" name="INTMUX0_CH0_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+64" size="4" name="INTMUX0_CH1_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+128" size="4" name="INTMUX0_CH2_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10+192" size="4" name="INTMUX0_CH3_IER_31_0" access="Read/Write" description="Channel n Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTE" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
    </Register>
    <Register start="+0x20+0" size="4" name="INTMUX0_CH0_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+64" size="4" name="INTMUX0_CH1_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+128" size="4" name="INTMUX0_CH2_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
    <Register start="+0x20+192" size="4" name="INTMUX0_CH3_IPR_31_0" access="ReadOnly" description="Channel n Interrupt Pending Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INTP" description="Interrupt Pending">
        <Enum name="0" start="0b0" description="No interrupt." />
        <Enum name="1" start="0b1" description="Interrupt is pending." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG0" start="0x40025000" description="TRNG0">
    <Register start="+0" size="4" name="TRNG0_MCTL" access="Read/Write" description="TRNG0 Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="00" start="0b00" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="01" start="0b01" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="10" start="0b10" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="00" start="0b00" description="use ring oscillator with no divide" />
        <Enum name="01" start="0b01" description="use ring oscillator divided-by-2" />
        <Enum name="10" start="0b10" description="use ring oscillator divided-by-4" />
        <Enum name="11" start="0b11" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED" description="This bit is unused but write-able. Must be left as zero." />
      <BitField start="5" size="1" name="TRNG_ACC" description="TRNG Access Mode" />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="TRNG0_SCMISC" access="Read/Write" description="TRNG0 Statistical Check Miscellaneous Register" reset_value="0x10022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="TRNG0_PKRRNG" access="Read/Write" description="TRNG0 Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="TRNG0_PKRMAX" access="Read/Write" description="TRNG0 Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit" />
    </Register>
    <Register start="+0xC" size="4" name="TRNG0_PKRSQ" access="ReadOnly" description="TRNG0 Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result" />
    </Register>
    <Register start="+0x10" size="4" name="TRNG0_SDCTL" access="Read/Write" description="TRNG0 Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="TRNG0_SBLIM" access="Read/Write" description="TRNG0 Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TRNG0_TOTSAM" access="ReadOnly" description="TRNG0 Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="TRNG0_FRQMIN" access="Read/Write" description="TRNG0 Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="TRNG0_FRQCNT" access="ReadOnly" description="TRNG0 Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="TRNG0_FRQMAX" access="Read/Write" description="TRNG0 Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="TRNG0_SCMC" access="ReadOnly" description="TRNG0 Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="TRNG0_SCML" access="Read/Write" description="TRNG0 Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="TRNG0_SCR1C" access="ReadOnly" description="TRNG0 Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="TRNG0_SCR1L" access="Read/Write" description="TRNG0 Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="TRNG0_SCR2C" access="ReadOnly" description="TRNG0 Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="TRNG0_SCR2L" access="Read/Write" description="TRNG0 Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="TRNG0_SCR3C" access="ReadOnly" description="TRNG0 Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="TRNG0_SCR3L" access="Read/Write" description="TRNG0 Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="TRNG0_SCR4C" access="ReadOnly" description="TRNG0 Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="TRNG0_SCR4L" access="Read/Write" description="TRNG0 Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="TRNG0_SCR5C" access="ReadOnly" description="TRNG0 Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="TRNG0_SCR5L" access="Read/Write" description="TRNG0 Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="TRNG0_SCR6PC" access="ReadOnly" description="TRNG0 Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="TRNG0_SCR6PL" access="Read/Write" description="TRNG0 Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="TRNG0_STATUS" access="ReadOnly" description="TRNG0 Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40" size="4" name="TRNG0_ENT0" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x44" size="4" name="TRNG0_ENT1" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x48" size="4" name="TRNG0_ENT2" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x4C" size="4" name="TRNG0_ENT3" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x50" size="4" name="TRNG0_ENT4" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x54" size="4" name="TRNG0_ENT5" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x58" size="4" name="TRNG0_ENT6" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x5C" size="4" name="TRNG0_ENT7" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x60" size="4" name="TRNG0_ENT8" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x64" size="4" name="TRNG0_ENT9" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x68" size="4" name="TRNG0_ENT10" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x6C" size="4" name="TRNG0_ENT11" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x70" size="4" name="TRNG0_ENT12" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x74" size="4" name="TRNG0_ENT13" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x78" size="4" name="TRNG0_ENT14" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x7C" size="4" name="TRNG0_ENT15" access="ReadOnly" description="RNG TRNG Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="TRNG0_PKRCNT10" access="ReadOnly" description="TRNG0 Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="TRNG0_PKRCNT32" access="ReadOnly" description="TRNG0 Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="TRNG0_PKRCNT54" access="ReadOnly" description="TRNG0 Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="TRNG0_PKRCNT76" access="ReadOnly" description="TRNG0 Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="TRNG0_PKRCNT98" access="ReadOnly" description="TRNG0 Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="TRNG0_PKRCNTBA" access="ReadOnly" description="TRNG0 Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="TRNG0_PKRCNTDC" access="ReadOnly" description="TRNG0 Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="TRNG0_PKRCNTFE" access="ReadOnly" description="TRNG0 Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xA0" size="4" name="TRNG0_SEC_CFG" access="Read/Write" description="TRNG0 Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SH0" description="Reserved. DRNG specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
      <BitField start="1" size="1" name="NO_PRGM" description="If set the TRNG registers cannot be programmed">
        <Enum name="0" start="0b0" description="Programability of registers controlled only by the TRNG0 Miscellaneous Control Register's access mode bit." />
        <Enum name="1" start="0b1" description="Overides TRNG0 Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="SK_VAL" description="Reserved. DRNG-specific, not applicable to this version.">
        <Enum name="0" start="0b0" description="See DRNG version." />
        <Enum name="1" start="0b1" description="See DRNG version." />
      </BitField>
    </Register>
    <Register start="+0xA4" size="4" name="TRNG0_INT_CTRL" access="Read/Write" description="TRNG0 Interrupt Control Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding bit of INT_STATUS cleared." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="3" size="29" name="UNUSED" description="Reserved but writeable." />
    </Register>
    <Register start="+0xA8" size="4" name="TRNG0_INT_MASK" access="Read/Write" description="TRNG0 Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="0" start="0b0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="1" start="0b1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 above.">
        <Enum name="0" start="0b0" description="Same behavior as bit 0 above." />
        <Enum name="1" start="0b1" description="Same behavior as bit 0 above." />
      </BitField>
    </Register>
    <Register start="+0xAC" size="4" name="TRNG0_INT_STATUS" access="Read/Write" description="TRNG0 Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="0" start="0b0" description="no error" />
        <Enum name="1" start="0b1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="0" start="0b0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="1" start="0b1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="0" start="0b0" description="No hardware nor self test frequency errors." />
        <Enum name="1" start="0b1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="TRNG0_VID1" access="ReadOnly" description="TRNG0 Version ID Register (MS)" reset_value="0x300100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TRNG0_MIN_REV" description="Shows the Freescale IP's Minor revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="TRNG0_MAJ_REV" description="Shows the Freescale IP's Major revision of the TRNG.">
        <Enum name="0x01" start="0b1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="TRNG0_IP_ID" description="Shows the Freescale IP ID." />
    </Register>
    <Register start="+0xF4" size="4" name="TRNG0_VID2" access="ReadOnly" description="TRNG0 Version ID Register (LS)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TRNG0_CONFIG_OPT" description="Shows the Freescale IP's Configuaration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="TRNG0_ECO_REV" description="Shows the Freescale IP's ECO revision of the TRNG.">
        <Enum name="0x00" start="0b0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="TRNG0_INTG_OPT" description="Shows the Freescale integration options for the TRNG.">
        <Enum name="0x00" start="0b0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="TRNG0_ERA" description="Shows the Freescale compile options for the TRNG.">
        <Enum name="0x00" start="0b0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x4002C000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="1" name="PCSIS0" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="17" size="1" name="PCSIS1" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="18" size="1" name="PCSIS2" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="19" size="1" name="PCSIS3" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="20" size="1" name="PCSIS4" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="21" size="1" name="PCSIS5" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI0_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI0_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI0_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI0_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI0_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI0_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="1" name="PCS0" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="17" size="1" name="PCS1" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="18" size="1" name="PCS2" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="19" size="1" name="PCS3" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="20" size="1" name="PCS4" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="21" size="1" name="PCS5" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI0_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI0_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI0_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI0_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI0_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI0_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI0_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI0_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI0_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x4002D000" description="Serial Peripheral Interface">
    <Register start="+0" size="4" name="SPI1_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT" description="Halt">
        <Enum name="0" start="0b0" description="Start transfers." />
        <Enum name="1" start="0b1" description="Stop transfers." />
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT" description="Sample Point">
        <Enum name="00" start="0b00" description="0 protocol clock cycles between SCK edge and SIN sample" />
        <Enum name="01" start="0b01" description="1 protocol clock cycle between SCK edge and SIN sample" />
        <Enum name="10" start="0b10" description="2 protocol clock cycles between SCK edge and SIN sample" />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the RX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the RX FIFO counter." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO">
        <Enum name="0" start="0b0" description="Do not clear the TX FIFO counter." />
        <Enum name="1" start="0b1" description="Clear the TX FIFO counter." />
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF" description="Disable Receive FIFO">
        <Enum name="0" start="0b0" description="RX FIFO is enabled." />
        <Enum name="1" start="0b1" description="RX FIFO is disabled." />
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF" description="Disable Transmit FIFO">
        <Enum name="0" start="0b0" description="TX FIFO is enabled." />
        <Enum name="1" start="0b1" description="TX FIFO is disabled." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enables the module clocks." />
        <Enum name="1" start="0b1" description="Allows external logic to disable the module clocks." />
      </BitField>
      <BitField start="15" size="1" name="DOZE" description="Doze Enable">
        <Enum name="0" start="0b0" description="Doze mode has no effect on the module." />
        <Enum name="1" start="0b1" description="Doze mode disables the module." />
      </BitField>
      <BitField start="16" size="1" name="PCSIS0" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="17" size="1" name="PCSIS1" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="18" size="1" name="PCSIS2" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="19" size="1" name="PCSIS3" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="20" size="1" name="PCSIS4" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="21" size="1" name="PCSIS5" description="Peripheral Chip Select x Inactive State">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low." />
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high." />
      </BitField>
      <BitField start="24" size="1" name="ROOE" description="Receive FIFO Overflow Overwrite Enable">
        <Enum name="0" start="0b0" description="Incoming data is ignored." />
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register." />
      </BitField>
      <BitField start="25" size="1" name="PCSSE" description="Peripheral Chip Select Strobe Enable">
        <Enum name="0" start="0b0" description="PCS5/ PCSS is used as the Peripheral Chip Select[5] signal." />
        <Enum name="1" start="0b1" description="PCS5/ PCSS is used as an active-low PCS Strobe signal." />
      </BitField>
      <BitField start="26" size="1" name="MTFE" description="Modified Transfer Format Enable">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled." />
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled." />
      </BitField>
      <BitField start="27" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in Debug mode." />
        <Enum name="1" start="0b1" description="Halt serial transfers in Debug mode." />
      </BitField>
      <BitField start="28" size="2" name="DCONF" description="SPI Configuration.">
        <Enum name="00" start="0b00" description="SPI" />
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE" description="Continuous SCK Enable">
        <Enum name="0" start="0b0" description="Continuous SCK disabled." />
        <Enum name="1" start="0b1" description="Continuous SCK enabled." />
      </BitField>
      <BitField start="31" size="1" name="MSTR" description="Master/Slave Mode Select">
        <Enum name="0" start="0b0" description="Enables Slave mode" />
        <Enum name="1" start="0b1" description="Enables Master mode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI1_TCR" access="Read/Write" description="Transfer Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT" description="SPI Transfer Counter" />
    </Register>
    <Register start="+0xC+0" size="4" name="SPI1_CTAR0" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI1_CTAR1" access="Read/Write" description="Clock and Transfer Attributes Register (In Master Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR" description="Baud Rate Scaler" />
      <BitField start="4" size="4" name="DT" description="Delay After Transfer Scaler" />
      <BitField start="8" size="4" name="ASC" description="After SCK Delay Scaler" />
      <BitField start="12" size="4" name="CSSCK" description="PCS to SCK Delay Scaler" />
      <BitField start="16" size="2" name="PBR" description="Baud Rate Prescaler">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2." />
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7." />
      </BitField>
      <BitField start="18" size="2" name="PDT" description="Delay after Transfer Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="20" size="2" name="PASC" description="After SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1." />
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3." />
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5." />
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7." />
      </BitField>
      <BitField start="22" size="2" name="PCSSCK" description="PCS to SCK Delay Prescaler">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1." />
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3." />
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5." />
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7." />
      </BitField>
      <BitField start="24" size="1" name="LSBFE" description="LSB First">
        <Enum name="0" start="0b0" description="Data is transferred MSB first." />
        <Enum name="1" start="0b1" description="Data is transferred LSB first." />
      </BitField>
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
      <BitField start="31" size="1" name="DBR" description="Double Baud Rate">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle." />
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPI1_CTAR_SLAVE" access="Read/Write" description="Clock and Transfer Attributes Register (In Slave Mode)" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA" description="Clock Phase">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge." />
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge." />
      </BitField>
      <BitField start="26" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low." />
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high." />
      </BitField>
      <BitField start="27" size="4" name="FMSZ" description="Frame Size" />
    </Register>
    <Register start="+0x2C" size="4" name="SPI1_SR" access="Read/Write" description="Status Register" reset_value="0x2000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR" description="Pop Next Pointer" />
      <BitField start="4" size="4" name="RXCTR" description="RX FIFO Counter" />
      <BitField start="8" size="4" name="TXNXTPTR" description="Transmit Next Pointer" />
      <BitField start="12" size="4" name="TXCTR" description="TX FIFO Counter" />
      <BitField start="17" size="1" name="RFDF" description="Receive FIFO Drain Flag">
        <Enum name="0" start="0b0" description="RX FIFO is empty." />
        <Enum name="1" start="0b1" description="RX FIFO is not empty." />
      </BitField>
      <BitField start="19" size="1" name="RFOF" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow." />
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred." />
      </BitField>
      <BitField start="25" size="1" name="TFFF" description="Transmit FIFO Fill Flag">
        <Enum name="0" start="0b0" description="TX FIFO is full." />
        <Enum name="1" start="0b1" description="TX FIFO is not full." />
      </BitField>
      <BitField start="27" size="1" name="TFUF" description="Transmit FIFO Underflow Flag">
        <Enum name="0" start="0b0" description="No TX FIFO underflow." />
        <Enum name="1" start="0b1" description="TX FIFO underflow has occurred." />
      </BitField>
      <BitField start="28" size="1" name="EOQF" description="End of Queue Flag">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command." />
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command." />
      </BitField>
      <BitField start="30" size="1" name="TXRXS" description="TX and RX Status">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (The module is in Stopped state)." />
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (The module is in Running state)." />
      </BitField>
      <BitField start="31" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer not complete." />
        <Enum name="1" start="0b1" description="Transfer complete." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI1_RSER" access="Read/Write" description="DMA/Interrupt Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS" description="Receive FIFO Drain DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="Interrupt request." />
        <Enum name="1" start="0b1" description="DMA request." />
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE" description="Receive FIFO Drain Request Enable">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled." />
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE" description="Receive FIFO Overflow Request Enable">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled." />
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS" description="Transmit FIFO Fill DMA or Interrupt Request Select">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests." />
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests." />
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE" description="Transmit FIFO Fill Request Enable">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled." />
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled." />
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE" description="Transmit FIFO Underflow Request Enable">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled." />
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE" description="Finished Request Enable">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled." />
      </BitField>
      <BitField start="31" size="1" name="TCF_RE" description="Transmission Complete Request Enable">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled." />
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR" access="Read/Write" description="PUSH TX FIFO Register In Master Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="1" name="PCS0" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="17" size="1" name="PCS1" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="18" size="1" name="PCS2" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="19" size="1" name="PCS3" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="20" size="1" name="PCS4" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="21" size="1" name="PCS5" description="Select which PCS signals are to be asserted for the transfer">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal." />
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal." />
      </BitField>
      <BitField start="26" size="1" name="CTCNT" description="Clear Transfer Counter">
        <Enum name="0" start="0b0" description="Do not clear the TCR[TCNT] field." />
        <Enum name="1" start="0b1" description="Clear the TCR[TCNT] field." />
      </BitField>
      <BitField start="27" size="1" name="EOQ" description="End Of Queue">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer." />
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer." />
      </BitField>
      <BitField start="28" size="3" name="CTAS" description="Clock and Transfer Attributes Select">
        <Enum name="000" start="0b000" description="CTAR0" />
        <Enum name="001" start="0b001" description="CTAR1" />
      </BitField>
      <BitField start="31" size="1" name="CONT" description="Continuous Peripheral Chip Select Enable">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers." />
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR_SLAVE" access="Read/Write" description="PUSH TX FIFO Register In Slave Mode" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
    </Register>
    <Register start="+0x38" size="4" name="SPI1_POPR" access="ReadOnly" description="POP RX FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Received Data" />
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI1_TXFR0" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI1_TXFR1" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI1_TXFR2" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI1_TXFR3" access="ReadOnly" description="Transmit FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA" description="Transmit Data" />
      <BitField start="16" size="16" name="TXCMD_TXDATA" description="Transmit Command or Transmit Data" />
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI1_RXFR0" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI1_RXFR1" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI1_RXFR2" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI1_RXFR3" access="ReadOnly" description="Receive FIFO Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40032000" description="Cyclic Redundancy Check">
    <Register start="+0" size="4" name="CRC_DATA" access="Read/Write" description="CRC Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="CRC Low Lower Byte" />
      <BitField start="8" size="8" name="LU" description="CRC Low Upper Byte" />
      <BitField start="16" size="8" name="HL" description="CRC High Lower Byte" />
      <BitField start="24" size="8" name="HU" description="CRC High Upper Byte" />
    </Register>
    <Register start="+0" size="2" name="CRC_CRCL" access="Read/Write" description="CRC_CRCL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCL" description="CRCL stores the lower 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0" size="1" name="CRC_CRCLL" access="Read/Write" description="CRC_CRCLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLL" description="CRCLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x1" size="1" name="CRC_CRCLU" access="Read/Write" description="CRC_CRCLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLU" description="CRCLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x2" size="2" name="CRC_CRCH" access="Read/Write" description="CRC_CRCH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCH" description="CRCH stores the high 16 bits of the 16/32 bit CRC" />
    </Register>
    <Register start="+0x2" size="1" name="CRC_CRCHL" access="Read/Write" description="CRC_CRCHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHL" description="CRCHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x3" size="1" name="CRC_CRCHU" access="Read/Write" description="CRC_CRCHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHU" description="CRCHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" description="CRC Polynomial register" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW" description="Low Polynominal Half-word" />
      <BitField start="16" size="16" name="HIGH" description="High Polynominal Half-word" />
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" description="CRC_GPOLYL register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL" description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" description="CRC_GPOLYLL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL" description="POLYLL stores the first 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" description="CRC_GPOLYLU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU" description="POLYLL stores the second 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" description="CRC_GPOLYH register." reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH" description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value" />
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" description="CRC_GPOLYHL register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL" description="POLYHL stores the third 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" description="CRC_GPOLYHU register." reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU" description="POLYHU stores the fourth 8 bits of the 32 bit CRC" />
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" description="CRC Control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC" description="Width of CRC protocol.">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="25" size="1" name="WAS" description="Write CRC Data Register As Seed">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values." />
      </BitField>
      <BitField start="26" size="1" name="FXOR" description="Complement Read Of CRC Data Register">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC Data register." />
      </BitField>
      <BitField start="28" size="2" name="TOTR" description="Type Of Transpose For Read">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="30" size="2" name="TOT" description="Type Of Transpose For Writes">
        <Enum name="00" start="0b00" description="No transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" description="CRC_CTRLHU register." reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC" description="no description available">
        <Enum name="0" start="0b0" description="16-bit CRC protocol." />
        <Enum name="1" start="0b1" description="32-bit CRC protocol." />
      </BitField>
      <BitField start="1" size="1" name="WAS" description="no description available">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values." />
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values." />
      </BitField>
      <BitField start="2" size="1" name="FXOR" description="no description available">
        <Enum name="0" start="0b0" description="No XOR on reading." />
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register." />
      </BitField>
      <BitField start="4" size="2" name="TOTR" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
      <BitField start="6" size="2" name="TOT" description="no description available">
        <Enum name="00" start="0b00" description="No Transposition." />
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed." />
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed." />
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT0" start="0x40037000" description="Periodic Interrupt Timer">
    <Register start="+0" size="4" name="PIT0_MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode." />
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable - (PIT section)">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled." />
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT0_LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="PIT0_LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0" size="4" name="PIT0_LDVAL0" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+16" size="4" name="PIT0_LDVAL1" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+32" size="4" name="PIT0_LDVAL2" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+48" size="4" name="PIT0_LDVAL3" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x104+0" size="4" name="PIT0_CVAL0" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+16" size="4" name="PIT0_CVAL1" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+32" size="4" name="PIT0_CVAL2" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x104+48" size="4" name="PIT0_CVAL3" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x108+0" size="4" name="PIT0_TCTRL0" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT0_TCTRL1" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="PIT0_TCTRL2" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="PIT0_TCTRL3" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="Timer n is disabled." />
        <Enum name="1" start="0b1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="0" start="0b0" description="Timer is not chained." />
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT0_TFLG0" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT0_TFLG1" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="PIT0_TFLG2" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="PIT0_TFLG3" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred." />
        <Enum name="1" start="0b1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM0" start="0x40038000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM0_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM0_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM0_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM0_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM0_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="TPM0_C2SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="TPM0_C3SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="TPM0_C4SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="TPM0_C5SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM0_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM0_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+16" size="4" name="TPM0_C2V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+24" size="4" name="TPM0_C3V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+32" size="4" name="TPM0_C4V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+40" size="4" name="TPM0_C5V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM0_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM0_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM0_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM0_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x84" size="4" name="TPM0_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x40039000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM1_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM1_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM1_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM1_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM1_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM1_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM1_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM1_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM1_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM1_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM1_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x84" size="4" name="TPM1_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x4003A000" description="Timer/PWM Module">
    <Register start="+0" size="4" name="TPM2_SC" access="Read/Write" description="Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS" description="Prescale Factor Selection">
        <Enum name="000" start="0b000" description="Divide by 1" />
        <Enum name="001" start="0b001" description="Divide by 2" />
        <Enum name="010" start="0b010" description="Divide by 4" />
        <Enum name="011" start="0b011" description="Divide by 8" />
        <Enum name="100" start="0b100" description="Divide by 16" />
        <Enum name="101" start="0b101" description="Divide by 32" />
        <Enum name="110" start="0b110" description="Divide by 64" />
        <Enum name="111" start="0b111" description="Divide by 128" />
      </BitField>
      <BitField start="3" size="2" name="CMOD" description="Clock Mode Selection">
        <Enum name="00" start="0b00" description="TPM counter is disabled" />
        <Enum name="01" start="0b01" description="TPM counter increments on every TPM counter clock" />
        <Enum name="10" start="0b10" description="TPM counter increments on rising edge of TPM_EXTCLK synchronized to the TPM counter clock" />
      </BitField>
      <BitField start="5" size="1" name="CPWMS" description="Center-Aligned PWM Select">
        <Enum name="0" start="0b0" description="TPM counter operates in up counting mode." />
        <Enum name="1" start="0b1" description="TPM counter operates in up-down counting mode." />
      </BitField>
      <BitField start="6" size="1" name="TOIE" description="Timer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request." />
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one." />
      </BitField>
      <BitField start="7" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
      <BitField start="8" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disables DMA transfers." />
        <Enum name="1" start="0b1" description="Enables DMA transfers." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM2_CNT" access="Read/Write" description="Counter" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT" description="Counter value" />
    </Register>
    <Register start="+0x8" size="4" name="TPM2_MOD" access="Read/Write" description="Modulo" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD" description="Modulo value" />
    </Register>
    <Register start="+0xC+0" size="4" name="TPM2_C0SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM2_C1SC" access="Read/Write" description="Channel (n) Status and Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA" description="DMA Enable">
        <Enum name="0" start="0b0" description="Disable DMA transfers." />
        <Enum name="1" start="0b1" description="Enable DMA transfers." />
      </BitField>
      <BitField start="2" size="1" name="ELSA" description="Edge or Level Select" />
      <BitField start="3" size="1" name="ELSB" description="Edge or Level Select" />
      <BitField start="4" size="1" name="MSA" description="Channel Mode Select" />
      <BitField start="5" size="1" name="MSB" description="Channel Mode Select" />
      <BitField start="6" size="1" name="CHIE" description="Channel Interrupt Enable">
        <Enum name="0" start="0b0" description="Disable channel interrupts." />
        <Enum name="1" start="0b1" description="Enable channel interrupts." />
      </BitField>
      <BitField start="7" size="1" name="CHF" description="Channel Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM2_C0V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x10+8" size="4" name="TPM2_C1V" access="Read/Write" description="Channel (n) Value" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL" description="Channel Value" />
    </Register>
    <Register start="+0x50" size="4" name="TPM2_STATUS" access="Read/Write" description="Capture and Compare Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F" description="Channel 0 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="1" size="1" name="CH1F" description="Channel 1 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CH2F" description="Channel 2 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="CH3F" description="Channel 3 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="4" size="1" name="CH4F" description="Channel 4 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="CH5F" description="Channel 5 Flag">
        <Enum name="0" start="0b0" description="No channel event has occurred." />
        <Enum name="1" start="0b1" description="A channel event has occurred." />
      </BitField>
      <BitField start="8" size="1" name="TOF" description="Timer Overflow Flag">
        <Enum name="0" start="0b0" description="TPM counter has not overflowed." />
        <Enum name="1" start="0b1" description="TPM counter has overflowed." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TPM2_COMBINE" access="Read/Write" description="Combine Channel Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0" description="Combine Channels 0 and 1">
        <Enum name="0" start="0b0" description="Channels 0 and 1 are independent." />
        <Enum name="1" start="0b1" description="Channels 0 and 1 are combined." />
      </BitField>
      <BitField start="1" size="1" name="COMSWAP0" description="Combine Channel 0 and 1 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="8" size="1" name="COMBINE1" description="Combine Channels 2 and 3">
        <Enum name="0" start="0b0" description="Channels 2 and 3 are independent." />
        <Enum name="1" start="0b1" description="Channels 2 and 3 are combined." />
      </BitField>
      <BitField start="9" size="1" name="COMSWAP1" description="Combine Channels 2 and 3 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
      <BitField start="16" size="1" name="COMBINE2" description="Combine Channels 4 and 5">
        <Enum name="0" start="0b0" description="Channels 4 and 5 are independent." />
        <Enum name="1" start="0b1" description="Channels 4 and 5 are combined." />
      </BitField>
      <BitField start="17" size="1" name="COMSWAP2" description="Combine Channels 4 and 5 Swap">
        <Enum name="0" start="0b0" description="Even channel is used for input capture and 1st compare." />
        <Enum name="1" start="0b1" description="Odd channel is used for input capture and 1st compare." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="TPM2_POL" access="Read/Write" description="Channel Polarity" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0" description="Channel 0 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="1" size="1" name="POL1" description="Channel 1 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="2" size="1" name="POL2" description="Channel 2 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="3" size="1" name="POL3" description="Channel 3 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="4" size="1" name="POL4" description="Channel 4 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high" />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
      <BitField start="5" size="1" name="POL5" description="Channel 5 Polarity">
        <Enum name="0" start="0b0" description="The channel polarity is active high." />
        <Enum name="1" start="0b1" description="The channel polarity is active low." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="TPM2_FILTER" access="Read/Write" description="Filter Control" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL" description="Channel 0 Filter Value" />
      <BitField start="4" size="4" name="CH1FVAL" description="Channel 1 Filter Value" />
      <BitField start="8" size="4" name="CH2FVAL" description="Channel 2 Filter Value" />
      <BitField start="12" size="4" name="CH3FVAL" description="Channel 3 Filter Value" />
      <BitField start="16" size="4" name="CH4FVAL" description="Channel 4 Filter Value" />
      <BitField start="20" size="4" name="CH5FVAL" description="Channel 5 Filter Value" />
    </Register>
    <Register start="+0x84" size="4" name="TPM2_CONF" access="Read/Write" description="Configuration" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="Internal TPM counter continues in Doze mode." />
        <Enum name="1" start="0b1" description="Internal TPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored." />
      </BitField>
      <BitField start="6" size="2" name="DBGMODE" description="Debug Mode">
        <Enum name="00" start="0b00" description="TPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored." />
        <Enum name="11" start="0b11" description="TPM counter continues in debug mode." />
      </BitField>
      <BitField start="8" size="1" name="GTBSYNC" description="Global Time Base Synchronization">
        <Enum name="0" start="0b0" description="Global timebase synchronization disabled." />
        <Enum name="1" start="0b1" description="Global timebase synchronization enabled." />
      </BitField>
      <BitField start="9" size="1" name="GTBEEN" description="Global time base enable">
        <Enum name="0" start="0b0" description="All channels use the internally generated TPM counter as their timebase" />
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase" />
      </BitField>
      <BitField start="16" size="1" name="CSOT" description="Counter Start on Trigger">
        <Enum name="0" start="0b0" description="TPM counter starts to increment immediately, once it is enabled." />
        <Enum name="1" start="0b1" description="TPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow." />
      </BitField>
      <BitField start="17" size="1" name="CSOO" description="Counter Stop On Overflow">
        <Enum name="0" start="0b0" description="TPM counter continues incrementing or decrementing after overflow" />
        <Enum name="1" start="0b1" description="TPM counter stops incrementing or decrementing after overflow." />
      </BitField>
      <BitField start="18" size="1" name="CROT" description="Counter Reload On Trigger">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger" />
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger" />
      </BitField>
      <BitField start="19" size="1" name="CPOT" description="Counter Pause On Trigger" />
      <BitField start="22" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger is active high." />
        <Enum name="1" start="0b1" description="Trigger is active low." />
      </BitField>
      <BitField start="23" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="Trigger source selected by TRGSEL is external." />
        <Enum name="1" start="0b1" description="Trigger source selected by TRGSEL is internal (channel pin input capture)." />
      </BitField>
      <BitField start="24" size="4" name="TRGSEL" description="Trigger Select">
        <Enum name="0001" start="0b0001" description="Channel 0 pin input capture" />
        <Enum name="0010" start="0b0010" description="Channel 1 pin input capture" />
        <Enum name="0011" start="0b0011" description="Channel 0 or Channel 1 pin input capture" />
        <Enum name="0100" start="0b0100" description="Channel 2 pin input capture" />
        <Enum name="0101" start="0b0101" description="Channel 0 or Channel 2 pin input capture" />
        <Enum name="0110" start="0b0110" description="Channel 1 or Channel 2 pin input capture" />
        <Enum name="0111" start="0b0111" description="Channel 0 or Channel 1 or Channel 2 pin input capture" />
        <Enum name="1000" start="0b1000" description="Channel 3 pin input capture" />
        <Enum name="1001" start="0b1001" description="Channel 0 or Channel 3 pin input capture" />
        <Enum name="1010" start="0b1010" description="Channel 1 or Channel 3 pin input capture" />
        <Enum name="1011" start="0b1011" description="Channel 0 or Channel 1 or Channel 3 pin input capture" />
        <Enum name="1100" start="0b1100" description="Channel 2 or Channel 3 pin input capture" />
        <Enum name="1101" start="0b1101" description="Channel 0 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1110" start="0b1110" description="Channel 1 or Channel 2 or Channel 3 pin input capture" />
        <Enum name="1111" start="0b1111" description="Channel 0 or Channel 1 or Channel 2 or Channel 3 pin input capture" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000" description="Analog-to-Digital Converter">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" description="ADC Status and Control Registers 1" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input channel select">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input." />
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input." />
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input." />
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input." />
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved." />
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input." />
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input." />
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]." />
        <Enum name="11111" start="0b11111" description="Module is disabled." />
      </BitField>
      <BitField start="5" size="1" name="DIFF" description="Differential Mode Enable">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected." />
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected." />
      </BitField>
      <BitField start="6" size="1" name="AIEN" description="Interrupt Enable">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled." />
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="COCO" description="Conversion Complete Flag">
        <Enum name="0" start="0b0" description="Conversion is not completed." />
        <Enum name="1" start="0b1" description="Conversion is completed." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" description="ADC Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="00" start="0b00" description="Bus clock" />
        <Enum name="01" start="0b01" description="Alternate clock 2 (ALTCLK2)" />
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)" />
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion mode selection">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output." />
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output." />
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output" />
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output" />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Sample Time Configuration">
        <Enum name="0" start="0b0" description="Short sample time." />
        <Enum name="1" start="0b1" description="Long sample time." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock." />
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2." />
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4." />
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8." />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="0" start="0b0" description="Normal power configuration." />
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" description="ADC Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS" description="Long Sample Time Select">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total." />
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time." />
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time." />
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time." />
      </BitField>
      <BitField start="2" size="1" name="ADHSC" description="High-Speed Configuration">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected." />
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time." />
      </BitField>
      <BitField start="3" size="1" name="ADACKEN" description="Asynchronous Clock Output Enable">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active." />
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC." />
      </BitField>
      <BitField start="4" size="1" name="MUXSEL" description="ADC Mux Select">
        <Enum name="0" start="0b0" description="ADxxa channels are selected." />
        <Enum name="1" start="0b1" description="ADxxb channels are selected." />
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" description="ADC Data Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D" description="Data result" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" description="Compare Value Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV" description="Compare Value." />
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" description="Status and Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL" />
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU" />
      </BitField>
      <BitField start="2" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted." />
      </BitField>
      <BitField start="3" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared." />
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared." />
      </BitField>
      <BitField start="4" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2." />
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2." />
      </BitField>
      <BitField start="5" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="0" start="0b0" description="Compare function disabled." />
        <Enum name="1" start="0b1" description="Compare function enabled." />
      </BitField>
      <BitField start="6" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="0" start="0b0" description="Software trigger selected." />
        <Enum name="1" start="0b1" description="Hardware trigger selected." />
      </BitField>
      <BitField start="7" size="1" name="ADACT" description="Conversion Active">
        <Enum name="0" start="0b0" description="Conversion not in progress." />
        <Enum name="1" start="0b1" description="Conversion in progress." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" description="Status and Control Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS" description="Hardware Average Select">
        <Enum name="00" start="0b00" description="4 samples averaged." />
        <Enum name="01" start="0b01" description="8 samples averaged." />
        <Enum name="10" start="0b10" description="16 samples averaged." />
        <Enum name="11" start="0b11" description="32 samples averaged." />
      </BitField>
      <BitField start="2" size="1" name="AVGE" description="Hardware Average Enable">
        <Enum name="0" start="0b0" description="Hardware average function disabled." />
        <Enum name="1" start="0b1" description="Hardware average function enabled." />
      </BitField>
      <BitField start="3" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion." />
      </BitField>
      <BitField start="6" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="0" start="0b0" description="Calibration completed normally." />
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" description="ADC Offset Correction Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS" description="Offset Error Correction Value" />
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" description="ADC Plus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG" description="Plus-Side Gain" />
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" description="ADC Minus-Side Gain Register" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG" description="Minus-Side Gain" />
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD" description="Calibration Value" />
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS" description="Calibration Value" />
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4" description="Calibration Value" />
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3" description="Calibration Value" />
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2" description="Calibration Value" />
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1" description="Calibration Value" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" description="ADC Plus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0" description="Calibration Value" />
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD" description="Calibration Value" />
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS" description="Calibration Value" />
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4" description="Calibration Value" />
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3" description="Calibration Value" />
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2" description="Calibration Value" />
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1" description="Calibration Value" />
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" description="ADC Minus-Side General Calibration Value Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0" description="Calibration Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000" description="Secure Real Time Clock">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" description="RTC Time Seconds Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR" description="Time Seconds Register" />
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" description="RTC Time Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR" description="Time Prescaler Register" />
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" description="RTC Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR" description="Time Alarm Register" />
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" description="RTC Time Compensation Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR" description="Time Compensation Register">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles." />
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles." />
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles." />
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles." />
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles." />
      </BitField>
      <BitField start="8" size="8" name="CIR" description="Compensation Interval Register" />
      <BitField start="16" size="8" name="TCV" description="Time Compensation Value" />
      <BitField start="24" size="8" name="CIC" description="Compensation Interval Counter" />
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" description="RTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers . The SWR bit is cleared by VBAT POR and by software explicitly clearing it." />
      </BitField>
      <BitField start="1" size="1" name="WPE" description="Wakeup Pin Enable">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled." />
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on." />
      </BitField>
      <BitField start="2" size="1" name="SUP" description="Supervisor Access">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error." />
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported." />
      </BitField>
      <BitField start="3" size="1" name="UM" description="Update Mode">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked." />
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions." />
      </BitField>
      <BitField start="4" size="1" name="WPS" description="Wakeup Pin Select">
        <Enum name="0" start="0b0" description="Wakeup pin asserts (active low, open drain) if the RTC interrupt asserts or the wakeup pin is turned on." />
        <Enum name="1" start="0b1" description="Wakeup pin instead outputs the RTC 32kHz clock, provided the wakeup pin is turned on and the 32kHz clock is output to other peripherals." />
      </BitField>
      <BitField start="8" size="1" name="OSCE" description="Oscillator Enable">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled." />
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize." />
      </BitField>
      <BitField start="9" size="1" name="CLKO" description="Clock Output">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals." />
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals." />
      </BitField>
      <BitField start="10" size="1" name="SC16P" description="Oscillator 16pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="11" size="1" name="SC8P" description="Oscillator 8pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="12" size="1" name="SC4P" description="Oscillator 4pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
      <BitField start="13" size="1" name="SC2P" description="Oscillator 2pF Load Configure">
        <Enum name="0" start="0b0" description="Disable the load." />
        <Enum name="1" start="0b1" description="Enable the additional load." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" description="RTC Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Time Invalid Flag">
        <Enum name="0" start="0b0" description="Time is valid." />
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero." />
      </BitField>
      <BitField start="1" size="1" name="TOF" description="Time Overflow Flag">
        <Enum name="0" start="0b0" description="Time overflow has not occurred." />
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero." />
      </BitField>
      <BitField start="2" size="1" name="TAF" description="Time Alarm Flag">
        <Enum name="0" start="0b0" description="Time alarm has not occurred." />
        <Enum name="1" start="0b1" description="Time alarm has occurred." />
      </BitField>
      <BitField start="4" size="1" name="TCE" description="Time Counter Enable">
        <Enum name="0" start="0b0" description="Time counter is disabled." />
        <Enum name="1" start="0b1" description="Time counter is enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" description="RTC Lock Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL" description="Time Compensation Lock">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRL" description="Control Register Lock">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRL" description="Status Register Lock">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRL" description="Lock Register Lock">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored." />
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" description="RTC Interrupt Enable Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE" description="Time Invalid Interrupt Enable">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt." />
      </BitField>
      <BitField start="1" size="1" name="TOIE" description="Time Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt." />
      </BitField>
      <BitField start="2" size="1" name="TAIE" description="Time Alarm Interrupt Enable">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt." />
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt." />
      </BitField>
      <BitField start="4" size="1" name="TSIE" description="Time Seconds Interrupt Enable">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled." />
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="WPON" description="Wakeup Pin On">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert." />
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="RTC_WAR" access="Read/Write" description="RTC Write Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW" description="Time Seconds Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRW" description="Time Prescaler Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Prescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARW" description="Time Alarm Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRW" description="Time Compensation Register Write">
        <Enum name="0" start="0b0" description="Writes to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRW" description="Control Register Write">
        <Enum name="0" start="0b0" description="Writes to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRW" description="Status Register Write">
        <Enum name="0" start="0b0" description="Writes to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRW" description="Lock Register Write">
        <Enum name="0" start="0b0" description="Writes to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERW" description="Interrupt Enable Register Write">
        <Enum name="0" start="0b0" description="Writes to the Interupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Writes to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="RTC_RAR" access="Read/Write" description="RTC Read Access Register" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR" description="Time Seconds Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Seconds Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Seconds Register complete as normal." />
      </BitField>
      <BitField start="1" size="1" name="TPRR" description="Time Prescaler Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Pprescaler Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Prescaler Register complete as normal." />
      </BitField>
      <BitField start="2" size="1" name="TARR" description="Time Alarm Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Alarm Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Alarm Register complete as normal." />
      </BitField>
      <BitField start="3" size="1" name="TCRR" description="Time Compensation Register Read">
        <Enum name="0" start="0b0" description="Reads to the Time Compensation Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Time Compensation Register complete as normal." />
      </BitField>
      <BitField start="4" size="1" name="CRR" description="Control Register Read">
        <Enum name="0" start="0b0" description="Reads to the Control Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Control Register complete as normal." />
      </BitField>
      <BitField start="5" size="1" name="SRR" description="Status Register Read">
        <Enum name="0" start="0b0" description="Reads to the Status Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Status Register complete as normal." />
      </BitField>
      <BitField start="6" size="1" name="LRR" description="Lock Register Read">
        <Enum name="0" start="0b0" description="Reads to the Lock Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Lock Register complete as normal." />
      </BitField>
      <BitField start="7" size="1" name="IERR" description="Interrupt Enable Register Read">
        <Enum name="0" start="0b0" description="Reads to the Interrupt Enable Register are ignored." />
        <Enum name="1" start="0b1" description="Reads to the Interrupt Enable Register complete as normal." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFVBAT" start="0x4003E000" description="VBAT register file">
    <Register start="+0+0" size="4" name="RFVBAT_REG0" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFVBAT_REG1" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFVBAT_REG2" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFVBAT_REG3" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFVBAT_REG4" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFVBAT_REG5" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFVBAT_REG6" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFVBAT_REG7" access="Read/Write" description="VBAT register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x4003F000" description="12-Bit Digital-to-Analog Converter">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+4" size="1" name="DAC0_DAT2L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+6" size="1" name="DAC0_DAT3L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+8" size="1" name="DAC0_DAT4L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+10" size="1" name="DAC0_DAT5L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+12" size="1" name="DAC0_DAT6L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+14" size="1" name="DAC0_DAT7L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+16" size="1" name="DAC0_DAT8L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+18" size="1" name="DAC0_DAT9L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+20" size="1" name="DAC0_DAT10L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+22" size="1" name="DAC0_DAT11L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+24" size="1" name="DAC0_DAT12L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+26" size="1" name="DAC0_DAT13L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+28" size="1" name="DAC0_DAT14L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0+30" size="1" name="DAC0_DAT15L" access="Read/Write" description="DAC Data Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0" description="DATA0" />
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+4" size="1" name="DAC0_DAT2H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+6" size="1" name="DAC0_DAT3H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+8" size="1" name="DAC0_DAT4H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+10" size="1" name="DAC0_DAT5H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+12" size="1" name="DAC0_DAT6H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+14" size="1" name="DAC0_DAT7H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+16" size="1" name="DAC0_DAT8H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+18" size="1" name="DAC0_DAT9H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+20" size="1" name="DAC0_DAT10H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+22" size="1" name="DAC0_DAT11H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+24" size="1" name="DAC0_DAT12H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+26" size="1" name="DAC0_DAT13H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+28" size="1" name="DAC0_DAT14H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x1+30" size="1" name="DAC0_DAT15H" access="Read/Write" description="DAC Data High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1" description="DATA1" />
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" description="DAC Status Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF" description="DAC Buffer Read Pointer Bottom Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]." />
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF" description="DAC Buffer Read Pointer Top Position Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero." />
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF" description="DAC Buffer Watermark Flag">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level." />
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN" description="DAC Buffer Read Pointer Bottom Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled." />
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN" description="DAC Buffer Read Pointer Top Flag Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN" description="DAC Buffer Watermark Interrupt Enable">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled." />
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="LPEN" description="DAC Low Power Control">
        <Enum name="0" start="0b0" description="High-Power mode" />
        <Enum name="1" start="0b1" description="Low-Power mode" />
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG" description="DAC Software Trigger">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid." />
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid." />
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL" description="DAC Trigger Select">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected." />
        <Enum name="1" start="0b1" description="The DAC software trigger is selected." />
      </BitField>
      <BitField start="6" size="1" name="DACRFS" description="DAC Reference Select">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage." />
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="The DAC system is disabled." />
        <Enum name="1" start="0b1" description="The DAC system is enabled." />
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" description="DAC Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN" description="DAC Buffer Enable">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer." />
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer." />
      </BitField>
      <BitField start="1" size="2" name="DACBFMD" description="DAC Buffer Work Mode Select">
        <Enum name="00" start="0b00" description="Normal mode" />
        <Enum name="01" start="0b01" description="Swing mode" />
        <Enum name="10" start="0b10" description="One-Time Scan mode" />
        <Enum name="11" start="0b11" description="FIFO mode" />
      </BitField>
      <BitField start="3" size="2" name="DACBFWM" description="DAC Buffer Watermark Select">
        <Enum name="00" start="0b00" description="In normal mode, 1 word . In FIFO mode, 2 or less than 2 data remaining in FIFO will set watermark status bit." />
        <Enum name="01" start="0b01" description="In normal mode, 2 words . In FIFO mode, Max/4 or less than Max/4 data remaining in FIFO will set watermark status bit." />
        <Enum name="10" start="0b10" description="In normal mode, 3 words . In FIFO mode, Max/2 or less than Max/2 data remaining in FIFO will set watermark status bit." />
        <Enum name="11" start="0b11" description="In normal mode, 4 words . In FIFO mode, Max-2 or less than Max-2 data remaining in FIFO will set watermark status bit." />
      </BitField>
      <BitField start="7" size="1" name="DMAEN" description="DMA Enable Select">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time." />
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" description="DAC Control Register 2" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP" description="DAC Buffer Upper Limit" />
      <BitField start="4" size="4" name="DACBFRP" description="DAC Buffer Read Pointer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR1" start="0x40044000" description="Low Power Timer">
    <Register start="+0" size="4" name="LPTMR1_CSR" access="Read/Write" description="Low Power Timer Control Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset." />
        <Enum name="1" start="0b1" description="LPTMR is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TMS" description="Timer Mode Select">
        <Enum name="0" start="0b0" description="Time Counter mode." />
        <Enum name="1" start="0b1" description="Pulse Counter mode." />
      </BitField>
      <BitField start="2" size="1" name="TFC" description="Timer Free-Running Counter">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set." />
        <Enum name="1" start="0b1" description="CNR is reset on overflow." />
      </BitField>
      <BitField start="3" size="1" name="TPP" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge." />
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge." />
      </BitField>
      <BitField start="4" size="2" name="TPS" description="Timer Pin Select">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected." />
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected." />
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected." />
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected." />
      </BitField>
      <BitField start="6" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer interrupt disabled." />
        <Enum name="1" start="0b1" description="Timer interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Timer Compare Flag">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments." />
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR1_PSR" access="Read/Write" description="Low Power Timer Prescale Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS" description="Prescaler Clock Select">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected." />
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected." />
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected." />
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected." />
      </BitField>
      <BitField start="2" size="1" name="PBYP" description="Prescaler Bypass">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled." />
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed." />
      </BitField>
      <BitField start="3" size="4" name="PRESCALE" description="Prescale Value">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration." />
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges." />
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges." />
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges." />
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges." />
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges." />
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges." />
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges." />
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges." />
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges." />
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges." />
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges." />
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges." />
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges." />
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges." />
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR1_CMR" access="Read/Write" description="Low Power Timer Compare Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE" description="Compare Value" />
    </Register>
    <Register start="+0xC" size="4" name="LPTMR1_CNR" access="Read/Write" description="Low Power Timer Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER" description="Counter Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x40041000" description="System register file">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" description="Register file register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL" description="Low lower byte" />
      <BitField start="8" size="8" name="LH" description="Low higher byte" />
      <BitField start="16" size="8" name="HL" description="High lower byte" />
      <BitField start="24" size="8" name="HH" description="High higher byte" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000" description="Touch sense input">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" description="TSI General Control and Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EOSDMEO" description="End-of-Scan DMA Transfer Request Enable Only">
        <Enum name="0" start="0b0" description="Do not enable the End-of-Scan DMA transfer request only. Depending on ESOR state, either Out-of-Range or End-of-Scan can trigger a DMA transfer request and interrupt." />
        <Enum name="1" start="0b1" description="Only the End-of-Scan event can trigger a DMA transfer request. The Out-of-Range event only and always triggers an interrupt if TSIIE is set." />
      </BitField>
      <BitField start="1" size="1" name="CURSW" description="CURSW">
        <Enum name="0" start="0b0" description="The current source pair are not swapped." />
        <Enum name="1" start="0b1" description="The current source pair are swapped." />
      </BitField>
      <BitField start="2" size="1" name="EOSF" description="End of Scan Flag">
        <Enum name="0" start="0b0" description="Scan not complete." />
        <Enum name="1" start="0b1" description="Scan complete." />
      </BitField>
      <BitField start="3" size="1" name="SCNIP" description="Scan In Progress Status">
        <Enum name="0" start="0b0" description="No scan in progress." />
        <Enum name="1" start="0b1" description="Scan in progress." />
      </BitField>
      <BitField start="4" size="1" name="STM" description="Scan Trigger Mode">
        <Enum name="0" start="0b0" description="Software trigger scan." />
        <Enum name="1" start="0b1" description="Hardware trigger scan." />
      </BitField>
      <BitField start="5" size="1" name="STPE" description="TSI STOP Enable">
        <Enum name="0" start="0b0" description="TSI is disabled when MCU goes into low power mode." />
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes." />
      </BitField>
      <BitField start="6" size="1" name="TSIIEN" description="Touch Sensing Input Interrupt Enable">
        <Enum name="0" start="0b0" description="TSI interrupt is disabled." />
        <Enum name="1" start="0b1" description="TSI interrupt is enabled." />
      </BitField>
      <BitField start="7" size="1" name="TSIEN" description="Touch Sensing Input Module Enable">
        <Enum name="0" start="0b0" description="TSI module disabled." />
        <Enum name="1" start="0b1" description="TSI module enabled." />
      </BitField>
      <BitField start="8" size="5" name="NSCN" description="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode" />
        <Enum name="00001" start="0b00001" description="Twice per electrode" />
        <Enum name="00010" start="0b00010" description="3 times per electrode" />
        <Enum name="00011" start="0b00011" description="4 times per electrode" />
        <Enum name="00100" start="0b00100" description="5 times per electrode" />
        <Enum name="00101" start="0b00101" description="6 times per electrode" />
        <Enum name="00110" start="0b00110" description="7 times per electrode" />
        <Enum name="00111" start="0b00111" description="8 times per electrode" />
        <Enum name="01000" start="0b01000" description="9 times per electrode" />
        <Enum name="01001" start="0b01001" description="10 times per electrode" />
        <Enum name="01010" start="0b01010" description="11 times per electrode" />
        <Enum name="01011" start="0b01011" description="12 times per electrode" />
        <Enum name="01100" start="0b01100" description="13 times per electrode" />
        <Enum name="01101" start="0b01101" description="14 times per electrode" />
        <Enum name="01110" start="0b01110" description="15 times per electrode" />
        <Enum name="01111" start="0b01111" description="16 times per electrode" />
        <Enum name="10000" start="0b10000" description="17 times per electrode" />
        <Enum name="10001" start="0b10001" description="18 times per electrode" />
        <Enum name="10010" start="0b10010" description="19 times per electrode" />
        <Enum name="10011" start="0b10011" description="20 times per electrode" />
        <Enum name="10100" start="0b10100" description="21 times per electrode" />
        <Enum name="10101" start="0b10101" description="22 times per electrode" />
        <Enum name="10110" start="0b10110" description="23 times per electrode" />
        <Enum name="10111" start="0b10111" description="24 times per electrode" />
        <Enum name="11000" start="0b11000" description="25 times per electrode" />
        <Enum name="11001" start="0b11001" description="26 times per electrode" />
        <Enum name="11010" start="0b11010" description="27 times per electrode" />
        <Enum name="11011" start="0b11011" description="28 times per electrode" />
        <Enum name="11100" start="0b11100" description="29 times per electrode" />
        <Enum name="11101" start="0b11101" description="30 times per electrode" />
        <Enum name="11110" start="0b11110" description="31 times per electrode" />
        <Enum name="11111" start="0b11111" description="32 times per electrode" />
      </BitField>
      <BitField start="13" size="3" name="PS" description="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1" />
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2" />
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4" />
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8" />
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16" />
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32" />
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64" />
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128" />
      </BitField>
      <BitField start="16" size="3" name="EXTCHRG" description="EXTCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="19" size="2" name="DVOLT" description="DVOLT">
        <Enum name="00" start="0b00" description="DV = 1.026 V; VP = 1.328 V; Vm = 0.302 V." />
        <Enum name="01" start="0b01" description="DV = 0.592 V; VP = 1.111 V; Vm = 0.519 V." />
        <Enum name="10" start="0b10" description="DV = 0.342 V; VP = 0.986 V; Vm = 0.644 V." />
        <Enum name="11" start="0b11" description="DV = 0.197 V; VP = 0.914 V; Vm = 0.716 V." />
      </BitField>
      <BitField start="21" size="3" name="REFCHRG" description="REFCHRG">
        <Enum name="000" start="0b000" description="500 nA." />
        <Enum name="001" start="0b001" description="1 uA." />
        <Enum name="010" start="0b010" description="2 uA." />
        <Enum name="011" start="0b011" description="4 uA." />
        <Enum name="100" start="0b100" description="8 uA." />
        <Enum name="101" start="0b101" description="16 uA." />
        <Enum name="110" start="0b110" description="32 uA." />
        <Enum name="111" start="0b111" description="64 uA." />
      </BitField>
      <BitField start="24" size="4" name="MODE" description="TSI analog modes setup and status bits.">
        <Enum name="0000" start="0b0000" description="Set TSI in capacitive sensing(non-noise detection) mode." />
        <Enum name="0100" start="0b0100" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled." />
        <Enum name="1000" start="0b1000" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations." />
        <Enum name="1100" start="0b1100" description="Set TSI analog to work in automatic noise detection mode." />
      </BitField>
      <BitField start="28" size="1" name="ESOR" description="End-of-scan or Out-of-Range Interrupt Selection">
        <Enum name="0" start="0b0" description="Out-of-range interrupt is allowed." />
        <Enum name="1" start="0b1" description="End-of-scan interrupt is allowed." />
      </BitField>
      <BitField start="31" size="1" name="OUTRGF" description="Out of Range Flag." />
    </Register>
    <Register start="+0x4" size="4" name="TSI0_DATA" access="Read/Write" description="TSI DATA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSICNT" description="TSI Conversion Counter Value" />
      <BitField start="22" size="1" name="SWTS" description="Software Trigger Start">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]." />
      </BitField>
      <BitField start="23" size="1" name="DMAEN" description="DMA Transfer Enabled">
        <Enum name="0" start="0b0" description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
        <Enum name="1" start="0b1" description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert." />
      </BitField>
      <BitField start="28" size="4" name="TSICH" description="TSICH">
        <Enum name="0000" start="0b0000" description="Channel 0." />
        <Enum name="0001" start="0b0001" description="Channel 1." />
        <Enum name="0010" start="0b0010" description="Channel 2." />
        <Enum name="0011" start="0b0011" description="Channel 3." />
        <Enum name="0100" start="0b0100" description="Channel 4." />
        <Enum name="0101" start="0b0101" description="Channel 5." />
        <Enum name="0110" start="0b0110" description="Channel 6." />
        <Enum name="0111" start="0b0111" description="Channel 7." />
        <Enum name="1000" start="0b1000" description="Channel 8." />
        <Enum name="1001" start="0b1001" description="Channel 9." />
        <Enum name="1010" start="0b1010" description="Channel 10." />
        <Enum name="1011" start="0b1011" description="Channel 11." />
        <Enum name="1100" start="0b1100" description="Channel 12." />
        <Enum name="1101" start="0b1101" description="Channel 13." />
        <Enum name="1110" start="0b1110" description="Channel 14." />
        <Enum name="1111" start="0b1111" description="Channel 15." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_TSHD" access="Read/Write" description="TSI Threshold Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="THRESL" description="TSI Wakeup Channel Low-threshold" />
      <BitField start="16" size="16" name="THRESH" description="TSI Wakeup Channel High-threshold" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000" description="System Integration Module">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" description="System Options Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="RAMSIZE" description="System RAM Size">
        <Enum name="0001" start="0b0001" description="8 KB" />
        <Enum name="0011" start="0b0011" description="16 KB" />
        <Enum name="0100" start="0b0100" description="24 KB" />
        <Enum name="0101" start="0b0101" description="32 KB" />
        <Enum name="0110" start="0b0110" description="48 KB" />
        <Enum name="0111" start="0b0111" description="64 KB" />
        <Enum name="1000" start="0b1000" description="96 KB" />
        <Enum name="1001" start="0b1001" description="128 KB" />
        <Enum name="1011" start="0b1011" description="256 KB" />
      </BitField>
      <BitField start="18" size="2" name="OSC32KSEL" description="32K Oscillator Clock Select">
        <Enum name="00" start="0b00" description="System oscillator (OSC32KCLK)" />
        <Enum name="10" start="0b10" description="RTC oscillator" />
        <Enum name="11" start="0b11" description="LPO 1 kHz" />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" description="System Options Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="RTCCLKOUTS" description="RTC clock out select">
        <Enum name="0" start="0b0" description="RTC 1 Hz clock is output on the RTC_CLKOUT pin." />
        <Enum name="1" start="0b1" description="RTC 32.768kHz clock is output on the RTC_CLKOUT pin." />
      </BitField>
      <BitField start="5" size="3" name="CLKOUT" description="CLKOUT select">
        <Enum name="010" start="0b010" description="Flash clock" />
        <Enum name="011" start="0b011" description="LPO clock (1 kHz)" />
        <Enum name="100" start="0b100" description="MCGIRCLK" />
        <Enum name="101" start="0b101" description="RTC 32.768kHz clock" />
        <Enum name="110" start="0b110" description="OSCERCLK0" />
        <Enum name="111" start="0b111" description="IRC 48 MHz clock" />
      </BitField>
      <BitField start="16" size="2" name="PLLFLLSEL" description="PLL/FLL clock select">
        <Enum name="00" start="0b00" description="MCGFLLCLK clock" />
        <Enum name="01" start="0b01" description="MCGPLLCLK clock" />
        <Enum name="11" start="0b11" description="IRC48 MHz clock" />
      </BitField>
      <BitField start="18" size="1" name="USBSRC" description="USB clock source select">
        <Enum name="0" start="0b0" description="External bypass clock (USB_CLKIN)." />
        <Enum name="1" start="0b1" description="MCGFLLCLK, or MCGPLLCLK, or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the USB fractional divider as configured by SIM_CLKDIV2[USBFRAC, USBDIV]." />
      </BitField>
      <BitField start="22" size="2" name="FLEXIOSRC" description="FlexIO Module Clock Source Select">
        <Enum name="00" start="0b00" description="System clock" />
        <Enum name="01" start="0b01" description="MCGFLLCLK, or MCGPLLCLK, or IRC48M clock as selected by SOPT2[PLLFLLSEL]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="24" size="2" name="TPMSRC" description="TPM clock source select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK, or MCGPLLCLK, or IRC48M clock as selected by SOPT2[PLLFLLSEL]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="26" size="2" name="LPUARTSRC" description="LPUART clock source select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK ,MCGPLLCLK, or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC] and SIM_CLKDIV3[PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="30" size="2" name="EMVSIMSRC" description="EMVSIM Module Clock Source Select">
        <Enum name="00" start="0b00" description="Clock disabled" />
        <Enum name="01" start="0b01" description="MCGFLLCLK ,MCGPLLCLK, or IRC48M clock as selected by SOPT2[PLLFLLSEL], and then divided by the PLLFLLCLK fractional divider as configured by SIM_CLKDIV3[PLLFLLFRAC] and SIM_CLKDIV3[PLLFLLDIV]." />
        <Enum name="10" start="0b10" description="OSCERCLK clock" />
        <Enum name="11" start="0b11" description="MCGIRCLK clock" />
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" description="System Options Register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="LPUART0TXSRC" description="LPUART0 transmit data source select">
        <Enum name="00" start="0b00" description="LPUART0_TX pin" />
        <Enum name="01" start="0b01" description="LPUART0_TX pin modulated with TPM1 channel 0 output" />
        <Enum name="10" start="0b10" description="LPUART0_TX pin modulated with TPM2 channel 0 output" />
      </BitField>
      <BitField start="18" size="2" name="LPUART0RXSRC" description="LPUART 0 receive data source select">
        <Enum name="00" start="0b00" description="LPUART0_RX pin" />
        <Enum name="01" start="0b01" description="CMP0" />
      </BitField>
      <BitField start="20" size="2" name="LPUART1TXSRC" description="LPUART1 transmit data source select">
        <Enum name="00" start="0b00" description="LPUART1_TX pin" />
        <Enum name="01" start="0b01" description="LPUART1_TX pin modulated with TPM1 channel 0 output" />
        <Enum name="10" start="0b10" description="LPUART1_TX pin modulated with TPM2 channel 0 output" />
      </BitField>
      <BitField start="22" size="2" name="LPUART1RXSRC" description="LPUART1 receive data source select">
        <Enum name="00" start="0b00" description="LPUART1_RX pin" />
        <Enum name="01" start="0b01" description="CMP0" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" description="System Options Register 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL" description="ADC0 trigger select">
        <Enum name="0000" start="0b0000" description="External trigger pin input (EXTRG)" />
        <Enum name="0001" start="0b0001" description="High speed comparator 0 output" />
        <Enum name="0100" start="0b0100" description="PIT trigger 0" />
        <Enum name="0101" start="0b0101" description="PIT trigger 1" />
        <Enum name="0110" start="0b0110" description="PIT trigger 2" />
        <Enum name="0111" start="0b0111" description="PIT trigger 3" />
        <Enum name="1000" start="0b1000" description="TPM0 trigger" />
        <Enum name="1001" start="0b1001" description="TPM1 trigger" />
        <Enum name="1010" start="0b1010" description="TPM2 trigger" />
        <Enum name="1011" start="0b1011" description="Low-power timer1 (LPTMR1) trigger" />
        <Enum name="1100" start="0b1100" description="RTC alarm" />
        <Enum name="1101" start="0b1101" description="RTC seconds" />
        <Enum name="1110" start="0b1110" description="Low-power timer (LPTMR) trigger" />
        <Enum name="1111" start="0b1111" description="TPM1 channel 0 (A pretrigger) and channel 1 (B pretrigger)" />
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL" description="ADC0 pretrigger select">
        <Enum name="0" start="0b0" description="Pre-trigger A" />
        <Enum name="1" start="0b1" description="Pre-trigger B" />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="SIM_SOPT9" access="Read/Write" description="System Options Register 9" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="TPM1CH0SRC" description="TPM1 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="TPM1_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
      </BitField>
      <BitField start="20" size="2" name="TPM2CH0SRC" description="TPM2 channel 0 input capture source select">
        <Enum name="00" start="0b00" description="TPM2_CH0 signal" />
        <Enum name="01" start="0b01" description="CMP0 output" />
      </BitField>
      <BitField start="24" size="1" name="TPM0CLKSEL" description="TPM0 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM_CLKIN0 pin" />
        <Enum name="1" start="0b1" description="TPM_CLKIN1 pin" />
      </BitField>
      <BitField start="25" size="1" name="TPM1CLKSEL" description="TPM1 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM_CLKIN0 pin" />
        <Enum name="1" start="0b1" description="TPM_CLKIN1 pin" />
      </BitField>
      <BitField start="26" size="1" name="TPM2CLKSEL" description="TPM2 External Clock Pin Select">
        <Enum name="0" start="0b0" description="TPM_CLKIN0 pin" />
        <Enum name="1" start="0b1" description="TPM_CLKIN1 pin" />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" description="System Device Identification Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="PINID" description="Pincount identification">
        <Enum name="0101" start="0b0101" description="64-pin" />
        <Enum name="0110" start="0b0110" description="80-pin" />
        <Enum name="1000" start="0b1000" description="100-pin" />
        <Enum name="1001" start="0b1001" description="121-pin" />
        <Enum name="1011" start="0b1011" description="Custom pinout (WLCSP)" />
      </BitField>
      <BitField start="4" size="3" name="FAMID" description="Kinetis family ID" />
      <BitField start="7" size="5" name="DIEID" description="Device die number" />
      <BitField start="12" size="4" name="REVID" description="Device Revision Number" />
      <BitField start="24" size="4" name="SUBFAMID" description="Kinetis Sub-Family ID">
        <Enum name="0000" start="0b0000" description="KLx0 Subfamily" />
        <Enum name="0001" start="0b0001" description="KLx1 Subfamily" />
        <Enum name="0010" start="0b0010" description="KLx2 Subfamily" />
        <Enum name="0011" start="0b0011" description="KLx3 Subfamily" />
        <Enum name="0100" start="0b0100" description="KLx4 Subfamily" />
        <Enum name="0101" start="0b0101" description="KLx5 Subfamily" />
        <Enum name="0110" start="0b0110" description="KLx6 Subfamily" />
        <Enum name="0111" start="0b0111" description="KLx7 Subfamily" />
        <Enum name="1000" start="0b1000" description="KLx8 Subfamily" />
        <Enum name="1001" start="0b1001" description="KLx9 Subfamily" />
      </BitField>
      <BitField start="28" size="4" name="FAMILYID" description="Kinetis L family ID">
        <Enum name="0000" start="0b0000" description="KL0x Family" />
        <Enum name="0001" start="0b0001" description="KL1x Family" />
        <Enum name="0010" start="0b0010" description="KL2x Family" />
        <Enum name="0011" start="0b0011" description="KL3x Family)" />
        <Enum name="0100" start="0b0100" description="KL4x Family)" />
        <Enum name="0110" start="0b0110" description="KL6x Family" />
        <Enum name="0111" start="0b0111" description="KL7x Family" />
        <Enum name="1001" start="0b1001" description="KL8x Family" />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" description="System Clock Gating Control Register 4" reset_value="0xF0100030" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM" description="EWM Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="6" size="1" name="I2C0" description="I2C0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="7" size="1" name="I2C1" description="I2C1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="USBOTG" description="USB_OTG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="19" size="1" name="CMP" description="CMP Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="VREF" description="VREF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" description="System Clock Gating Control Register 5" reset_value="0x40182" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTMR0" description="LPTMR0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="3" size="1" name="SECREG" description="SECREG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="LPTMR1" description="LPTMR1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="TSI" description="TSI Access Control">
        <Enum name="0" start="0b0" description="Access disabled" />
        <Enum name="1" start="0b1" description="Access enabled" />
      </BitField>
      <BitField start="9" size="1" name="PTA" description="PTA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="10" size="1" name="PTB" description="PTB Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="11" size="1" name="PTC" description="PTC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="PTD" description="PTD Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="PTE" description="PTE Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="14" size="1" name="EMVSIM0" description="EMVSIM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="EMVSIM1" description="EMVSIM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="17" size="1" name="LTC" description="LTC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="20" size="1" name="LPUART0" description="LPUART0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="21" size="1" name="LPUART1" description="LPUART1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="22" size="1" name="LPUART2" description="LPUART2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="QSPI0" description="QSPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="FLEXIO0" description="FLEXIO0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" description="System Clock Gating Control Register 6" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NVM" description="NVM Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMACHMUX" description="DMACHMUX Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="4" size="1" name="INTMUX0" description="INTMUX0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="5" size="1" name="TRNG" description="TRNG Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="12" size="1" name="SPI0" description="SPI0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="13" size="1" name="SPI1" description="SPI1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="18" size="1" name="CRC" description="CRC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="23" size="1" name="PIT0" description="PIT0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="24" size="1" name="TPM0" description="TPM0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="25" size="1" name="TPM1" description="TPM1 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="26" size="1" name="TPM2" description="TPM2 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC0" description="ADC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="29" size="1" name="RTC" description="RTC Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="30" size="1" name="RTC_RF" description="RTC_RF Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="31" size="1" name="DAC0" description="DAC0 Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" description="System Clock Gating Control Register 7" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DMA" description="DMA Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
      <BitField start="2" size="1" name="MPU" description="MPU Clock Gate Control">
        <Enum name="0" start="0b0" description="Clock disabled" />
        <Enum name="1" start="0b1" description="Clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" description="System Clock Divider Register 1" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="OUTDIV5" description="Clock 5 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
      </BitField>
      <BitField start="16" size="4" name="OUTDIV4" description="Clock 4 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="24" size="4" name="OUTDIV2" description="Clock 2 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1" description="Clock 1 output divider value">
        <Enum name="0000" start="0b0000" description="Divide-by-1." />
        <Enum name="0001" start="0b0001" description="Divide-by-2." />
        <Enum name="0010" start="0b0010" description="Divide-by-3." />
        <Enum name="0011" start="0b0011" description="Divide-by-4." />
        <Enum name="0100" start="0b0100" description="Divide-by-5." />
        <Enum name="0101" start="0b0101" description="Divide-by-6." />
        <Enum name="0110" start="0b0110" description="Divide-by-7." />
        <Enum name="0111" start="0b0111" description="Divide-by-8." />
        <Enum name="1000" start="0b1000" description="Divide-by-9." />
        <Enum name="1001" start="0b1001" description="Divide-by-10." />
        <Enum name="1010" start="0b1010" description="Divide-by-11." />
        <Enum name="1011" start="0b1011" description="Divide-by-12." />
        <Enum name="1100" start="0b1100" description="Divide-by-13." />
        <Enum name="1101" start="0b1101" description="Divide-by-14." />
        <Enum name="1110" start="0b1110" description="Divide-by-15." />
        <Enum name="1111" start="0b1111" description="Divide-by-16." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="SIM_CLKDIV2" access="Read/Write" description="System Clock Divider Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USBFRAC" description="USB clock divider fraction" />
      <BitField start="1" size="3" name="USBDIV" description="USB clock divider divisor" />
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" description="Flash Configuration Register 1" reset_value="0xF0F0F00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS" description="Flash Disable">
        <Enum name="0" start="0b0" description="Flash is enabled" />
        <Enum name="1" start="0b1" description="Flash is disabled" />
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE" description="Flash Doze">
        <Enum name="0" start="0b0" description="Flash remains enabled during Wait mode" />
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Wait mode" />
      </BitField>
      <BitField start="24" size="4" name="PFSIZE" description="Program flash size">
        <Enum name="0011" start="0b0011" description="32 KB of program flash memory" />
        <Enum name="0101" start="0b0101" description="64 KB of program flash memory" />
        <Enum name="0111" start="0b0111" description="128 KB of program flash memory" />
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory" />
        <Enum name="1011" start="0b1011" description="512 KB of program flash memory" />
        <Enum name="1101" start="0b1101" description="1024 KB of program flash memory" />
        <Enum name="1111" start="0b1111" description="128 KB of program flash memory" />
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" description="Flash Configuration Register 2" reset_value="0x800000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="7" name="MAXADDR0" description="Max address block 0" />
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UIDH" access="ReadOnly" description="Unique Identification Register High" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" description="Unique Identification Register Mid-High" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" description="Unique Identification Register Mid Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" description="Unique Identification Register Low" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID" description="Unique Identification" />
    </Register>
    <Register start="+0x1064" size="4" name="SIM_CLKDIV3" access="Read/Write" description="System Clock Divider Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLLFLLFRAC" description="PLLFLL clock divider fraction" />
      <BitField start="1" size="3" name="PLLFLLDIV" description="PLLFLL clock divider divisor" />
    </Register>
    <Register start="+0x106C" size="4" name="SIM_MISCCTRL" access="Read/Write" description="Misc Control Register" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAINTSEL0" description="DMA Channel Interrupts Select 0">
        <Enum name="0" start="0b0" description="DMA0 channel 4 is not available in vector 16." />
        <Enum name="1" start="0b1" description="DMA0 channel 4 is available in vector 16." />
      </BitField>
      <BitField start="1" size="1" name="DMAINTSEL1" description="DMA Channel Interrupts Select 1">
        <Enum name="0" start="0b0" description="DMA0 channel 5 is not available in vector 17." />
        <Enum name="1" start="0b1" description="DMA0 channel 5 is available in vector 17." />
      </BitField>
      <BitField start="2" size="1" name="DMAINTSEL2" description="DMA Channel Interrupts Select 2">
        <Enum name="0" start="0b0" description="DMA0 channel 6 is not available in vector 18." />
        <Enum name="1" start="0b1" description="DMA0 channel 6 is available in vector 18." />
      </BitField>
      <BitField start="3" size="1" name="DMAINTSEL3" description="DMA Channel Interrupts Select 3">
        <Enum name="0" start="0b0" description="DMA0 channel 7 is not available in vector 19." />
        <Enum name="1" start="0b1" description="DMA0 channel 7 is available in vector 19." />
      </BitField>
      <BitField start="16" size="1" name="LTCEN" description="LTC Status">
        <Enum name="0" start="0b0" description="LTC is not available." />
        <Enum name="1" start="0b1" description="LTC is available." />
      </BitField>
    </Register>
    <Register start="+0x1090" size="4" name="SIM_SECKEY0" access="ReadOnly" description="Secure Key Register 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SECKEY" description="Secure Key 31:0" />
    </Register>
    <Register start="+0x1094" size="4" name="SIM_SECKEY1" access="ReadOnly" description="Secure Key Register 1" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SECKEY" description="Secure Key 31:0" />
    </Register>
    <Register start="+0x1098" size="4" name="SIM_SECKEY2" access="ReadOnly" description="Secure Key Register 2" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SECKEY" description="Secure Key 31:0" />
    </Register>
    <Register start="+0x109C" size="4" name="SIM_SECKEY3" access="ReadOnly" description="Secure Key Register 3" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SECKEY" description="Secure Key 31:0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTA_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0x702" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTA_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTA_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTA_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTA_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0x703" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTA_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTA_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTA_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTA_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTA_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTA_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTA_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTA_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTA_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTA_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTA_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTA_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTA_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTA_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTA_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTA_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTA_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTA_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTA_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTA_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTA_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTA_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTA_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTA_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTA_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTA_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTA_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTA_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTA_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTB_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTB_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTB_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTB_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTB_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTB_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTB_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTB_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTB_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTB_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTB_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTB_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTB_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTB_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTB_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTB_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTB_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTB_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTB_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTB_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTB_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTB_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTB_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTB_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTB_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTB_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTB_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTB_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTB_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTB_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTB_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTB_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTB_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTB_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTC_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTC_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTC_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTC_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTC_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTC_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTC_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTC_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTC_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTC_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTC_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTC_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTC_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTC_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTC_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTC_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTC_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTC_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTC_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTC_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTC_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTC_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTC_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTC_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTC_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTC_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTC_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTC_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTC_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTC_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTC_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTC_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTC_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTC_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTD_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTD_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTD_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTD_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTD_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTD_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTD_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTD_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTD_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTD_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTD_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTD_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTD_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTD_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTD_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTD_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTD_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTD_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTD_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTD_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTD_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTD_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTD_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTD_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTD_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTD_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTD_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTD_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTD_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTD_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTD_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTD_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTD_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTD_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000" description="Pin Control and Interrupts">
    <Register start="+0" size="4" name="PORTE_PCR0" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PORTE_PCR1" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="PORTE_PCR2" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PORTE_PCR3" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="PORTE_PCR4" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="PORTE_PCR5" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="PORTE_PCR6" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="PORTE_PCR7" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="PORTE_PCR8" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="PORTE_PCR9" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="PORTE_PCR10" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="PORTE_PCR11" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="PORTE_PCR12" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PORTE_PCR13" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PORTE_PCR14" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PORTE_PCR15" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="PORTE_PCR16" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="PORTE_PCR17" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="PORTE_PCR18" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="PORTE_PCR19" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="PORTE_PCR20" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="PORTE_PCR21" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="PORTE_PCR22" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="PORTE_PCR23" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="PORTE_PCR24" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="PORTE_PCR25" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="PORTE_PCR26" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="PORTE_PCR27" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="PORTE_PCR28" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="PORTE_PCR29" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="PORTE_PCR30" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="PORTE_PCR31" access="Read/Write" description="Pin Control Register n" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS" description="Pull Select">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Pull Enable">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input." />
      </BitField>
      <BitField start="2" size="1" name="SRE" description="Slew Rate Enable">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="4" size="1" name="PFE" description="Passive Filter Enable">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics." />
      </BitField>
      <BitField start="5" size="1" name="ODE" description="Open Drain Enable">
        <Enum name="0" start="0b0" description="Open drain output is disabled on the corresponding pin." />
        <Enum name="1" start="0b1" description="Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output." />
      </BitField>
      <BitField start="8" size="3" name="MUX" description="Pin Mux Control">
        <Enum name="000" start="0b000" description="Pin disabled (Alternative 0) (analog)." />
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)." />
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)." />
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)." />
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)." />
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)." />
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)." />
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)." />
      </BitField>
      <BitField start="15" size="1" name="LK" description="Lock Register">
        <Enum name="0" start="0b0" description="Pin Control Register fields [15:0] are not locked." />
        <Enum name="1" start="0b1" description="Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset." />
      </BitField>
      <BitField start="16" size="4" name="IRQC" description="Interrupt Configuration">
        <Enum name="0000" start="0b0000" description="Interrupt Status Flag (ISF) is disabled." />
        <Enum name="0001" start="0b0001" description="ISF flag and DMA request on rising edge." />
        <Enum name="0010" start="0b0010" description="ISF flag and DMA request on falling edge." />
        <Enum name="0011" start="0b0011" description="ISF flag and DMA request on either edge." />
        <Enum name="0101" start="0b0101" description="Flag sets on rising edge." />
        <Enum name="0110" start="0b0110" description="Flag sets on falling edge." />
        <Enum name="0111" start="0b0111" description="Flag sets on either edge." />
        <Enum name="1000" start="0b1000" description="ISF flag and Interrupt when logic 0." />
        <Enum name="1001" start="0b1001" description="ISF flag and Interrupt on rising-edge." />
        <Enum name="1010" start="0b1010" description="ISF flag and Interrupt on falling-edge." />
        <Enum name="1011" start="0b1011" description="ISF flag and Interrupt on either edge." />
        <Enum name="1100" start="0b1100" description="ISF flag and Interrupt when logic 1." />
        <Enum name="1101" start="0b1101" description="Enable active high trigger output, flag is disabled. [The trigger output goes to the trigger mux, which allows pins to trigger other peripherals (configurable polarity; 1 pin per port; if multiple pins are configured, then they are ORed together to create the trigger)]" />
        <Enum name="1110" start="0b1110" description="Enable active low trigger output, flag is disabled." />
      </BitField>
      <BitField start="24" size="1" name="ISF" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" description="Global Pin Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" description="Global Pin Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD" description="Global Pin Write Data" />
      <BitField start="16" size="1" name="GPWE0" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="17" size="1" name="GPWE1" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="18" size="1" name="GPWE2" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="19" size="1" name="GPWE3" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="20" size="1" name="GPWE4" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="21" size="1" name="GPWE5" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="22" size="1" name="GPWE6" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="23" size="1" name="GPWE7" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="24" size="1" name="GPWE8" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="25" size="1" name="GPWE9" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="26" size="1" name="GPWE10" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="27" size="1" name="GPWE11" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="28" size="1" name="GPWE12" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="29" size="1" name="GPWE13" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="30" size="1" name="GPWE14" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="31" size="1" name="GPWE15" description="Global Pin Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="PORTE_GICLR" access="WriteOnly" description="Global Interrupt Control Low Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0x8C" size="4" name="PORTE_GICHR" access="WriteOnly" description="Global Interrupt Control High Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIWE0" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="1" size="1" name="GIWE1" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="2" size="1" name="GIWE2" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="3" size="1" name="GIWE3" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="4" size="1" name="GIWE4" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="5" size="1" name="GIWE5" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="6" size="1" name="GIWE6" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="7" size="1" name="GIWE7" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="8" size="1" name="GIWE8" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="9" size="1" name="GIWE9" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="10" size="1" name="GIWE10" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="11" size="1" name="GIWE11" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="12" size="1" name="GIWE12" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="13" size="1" name="GIWE13" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="14" size="1" name="GIWE14" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="15" size="1" name="GIWE15" description="Global Interrupt Write Enable">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD." />
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD." />
      </BitField>
      <BitField start="16" size="16" name="GIWD" description="Global Interrupt Write Data" />
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" description="Interrupt Status Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISF0" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="1" size="1" name="ISF1" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ISF2" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="3" size="1" name="ISF3" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="4" size="1" name="ISF4" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="5" size="1" name="ISF5" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="6" size="1" name="ISF6" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="7" size="1" name="ISF7" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="8" size="1" name="ISF8" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="9" size="1" name="ISF9" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="10" size="1" name="ISF10" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="11" size="1" name="ISF11" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="12" size="1" name="ISF12" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="13" size="1" name="ISF13" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="14" size="1" name="ISF14" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="15" size="1" name="ISF15" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="16" size="1" name="ISF16" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="17" size="1" name="ISF17" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="18" size="1" name="ISF18" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="19" size="1" name="ISF19" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="20" size="1" name="ISF20" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="21" size="1" name="ISF21" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="22" size="1" name="ISF22" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="23" size="1" name="ISF23" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="24" size="1" name="ISF24" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="25" size="1" name="ISF25" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="26" size="1" name="ISF26" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="27" size="1" name="ISF27" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="28" size="1" name="ISF28" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="29" size="1" name="ISF29" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="30" size="1" name="ISF30" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
      <BitField start="31" size="1" name="ISF31" description="Interrupt Status Flag">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected." />
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM0" start="0x4004E000" description="EMVSIM">
    <Register start="+0" size="4" name="EMVSIM0_VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="EMVSIM0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="EMVSIM0_CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="EMVSIM0_DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="101110100" start="0b101110100" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="EMVSIM0_CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="0" start="0b0" description="Direction convention transfers enabled (default)" />
        <Enum name="1" start="0b1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="0" start="0b0" description="Initial Character Mode disabled" />
        <Enum name="1" start="0b1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on errors disabled" />
        <Enum name="1" start="0b1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="1" start="0b1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="0" start="0b0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="EMV SIM Normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="0" start="0b0" description="EMV SIM input clock enabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="0" start="0b0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="1" start="0b1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="0" start="0b0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="1" start="0b1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="0" start="0b0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="0" start="0b0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="1" start="0b1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="1" start="0b1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="1" start="0b1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="0" start="0b0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="1" start="0b1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="0" start="0b0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="1" start="0b1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="0" start="0b0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="1" start="0b1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="1" start="0b1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="0" start="0b0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="0" start="0b0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="0" start="0b0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="1" start="0b1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="1" start="0b1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EMVSIM0_INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="TCF interrupt enabled" />
        <Enum name="1" start="0b1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="0" start="0b0" description="RFO interrupt enabled" />
        <Enum name="1" start="0b1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="ETC interrupt enabled" />
        <Enum name="1" start="0b1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="0" start="0b0" description="TFE interrupt enabled" />
        <Enum name="1" start="0b1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TNTE interrupt enabled" />
        <Enum name="1" start="0b1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="0" start="0b0" description="TFF interrupt enabled" />
        <Enum name="1" start="0b1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="CWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RTE interrupt enabled" />
        <Enum name="1" start="0b1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="BWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="0" start="0b0" description="BGT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="0" start="0b0" description="RX_DATA interrupt enabled" />
        <Enum name="1" start="0b1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="0" start="0b0" description="PEF interrupt enabled" />
        <Enum name="1" start="0b1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="EMVSIM0_RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="0" start="0b0000" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="EMVSIM0_TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="0" start="0b0000" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="1" start="0b0001" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="10" start="0b0010" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="11" start="0b0011" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="1111" start="0b1111" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="EMVSIM0_RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No overrun error has occurred (default)" />
        <Enum name="1" start="0b1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="0" start="0b0" description="No new byte is received" />
        <Enum name="1" start="0b1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="0" start="0b0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="1" start="0b1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current LRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current CRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="0" start="0b0" description="No CWT violation has occurred (default)." />
        <Enum name="1" start="0b1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="1" start="0b1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="0" start="0b0" description="Block wait time not exceeded" />
        <Enum name="1" start="0b1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="0" start="0b0" description="Block guard time was sufficient" />
        <Enum name="1" start="0b1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected" />
        <Enum name="1" start="0b1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="0" start="0b0" description="No frame error detected" />
        <Enum name="1" start="0b1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="4" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="24" size="8" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="0" start="0b0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="EMVSIM0_TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="1" start="0b1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO is not empty" />
        <Enum name="1" start="0b1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="1" start="0b1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="0" start="0b0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="1" start="0b1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="4" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="24" size="8" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="0" start="0b0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EMVSIM0_PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="0" start="0b0" description="Auto power down disabled (default)" />
        <Enum name="1" start="0b1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Voltage disabled (default)" />
        <Enum name="1" start="0b1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="0" start="0b0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="1" start="0b1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Reset is asserted (default)" />
        <Enum name="1" start="0b1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Clock Disabled" />
        <Enum name="1" start="0b1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="0" start="0b0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="1" start="0b1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="0" start="0b0" description="No effect (default)" />
        <Enum name="1" start="0b1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="0" start="0b0" description="SIM presence detect interrupt is enabled" />
        <Enum name="1" start="0b1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="1" start="0b1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="0" start="0b0" description="SIM Presence Detect pin is logic low" />
        <Enum name="1" start="0b1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="0" start="0b0" description="Falling edge on the pin (default)" />
        <Enum name="1" start="0b1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="EMVSIM0_RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="EMVSIM0_TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="EMVSIM0_TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="0" start="0b0" description="no additional ETUs inserted (default)" />
        <Enum name="1" start="0b1" description="1 additional ETU inserted" />
        <Enum name="11111110" start="0b11111110" description="254 additional ETUs inserted" />
        <Enum name="11111111" start="0b11111111" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="EMVSIM0_CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="EMVSIM0_BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="EMVSIM0_BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="EMVSIM0_GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="EMVSIM0_GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EMVSIM1" start="0x4004F000" description="EMVSIM">
    <Register start="+0" size="4" name="EMVSIM1_VER_ID" access="ReadOnly" description="Version ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="VER" description="Version ID of the module" />
    </Register>
    <Register start="+0x4" size="4" name="EMVSIM1_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x1010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_FIFO_DEPTH" description="Receive FIFO Depth" />
      <BitField start="8" size="8" name="TX_FIFO_DEPTH" description="Transmit FIFO Depth" />
    </Register>
    <Register start="+0x8" size="4" name="EMVSIM1_CLKCFG" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLK_PRSC" description="Clock Prescaler Value">
        <Enum name="10" start="0b10" description="Divide by 2" />
      </BitField>
      <BitField start="8" size="2" name="GPCNT1_CLK_SEL" description="General Purpose Counter 1 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
      <BitField start="10" size="2" name="GPCNT0_CLK_SEL" description="General Purpose Counter 0 Clock Select">
        <Enum name="00" start="0b00" description="Disabled / Reset (default)" />
        <Enum name="01" start="0b01" description="Card Clock" />
        <Enum name="10" start="0b10" description="Receive Clock" />
        <Enum name="11" start="0b11" description="ETU Clock (transmit clock)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="EMVSIM1_DIVISOR" access="Read/Write" description="Baud Rate Divisor Register" reset_value="0x174" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVISOR_VALUE" description="Divisor (F/D) Value">
        <Enum name="101110100" start="0b101110100" description="Divisor value for F = 372 and D = 1 (default)" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="EMVSIM1_CTRL" access="Read/Write" description="Control Register" reset_value="0x1000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC" description="Inverse Convention">
        <Enum name="0" start="0b0" description="Direction convention transfers enabled (default)" />
        <Enum name="1" start="0b1" description="Inverse convention transfers enabled" />
      </BitField>
      <BitField start="1" size="1" name="ICM" description="Initial Character Mode">
        <Enum name="0" start="0b0" description="Initial Character Mode disabled" />
        <Enum name="1" start="0b1" description="Initial Character Mode enabled (default)" />
      </BitField>
      <BitField start="2" size="1" name="ANACK" description="Auto NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on errors disabled" />
        <Enum name="1" start="0b1" description="NACK generation on errors enabled (default)" />
      </BitField>
      <BitField start="3" size="1" name="ONACK" description="Overrun NACK Enable">
        <Enum name="0" start="0b0" description="NACK generation on overrun is disabled (default)" />
        <Enum name="1" start="0b1" description="NACK generation on overrun is enabled" />
      </BitField>
      <BitField start="8" size="1" name="FLSH_RX" description="Flush Receiver Bit">
        <Enum name="0" start="0b0" description="EMV SIM Receiver normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver held in Reset" />
      </BitField>
      <BitField start="9" size="1" name="FLSH_TX" description="Flush Transmitter Bit">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter held in Reset" />
      </BitField>
      <BitField start="10" size="1" name="SW_RST" description="Software Reset Bit">
        <Enum name="0" start="0b0" description="EMV SIM Normal operation (default)" />
        <Enum name="1" start="0b1" description="EMV SIM held in Reset" />
      </BitField>
      <BitField start="11" size="1" name="KILL_CLOCKS" description="Kill all internal clocks">
        <Enum name="0" start="0b0" description="EMV SIM input clock enabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM input clock is disabled" />
      </BitField>
      <BitField start="12" size="1" name="DOZE_EN" description="Doze Enable">
        <Enum name="0" start="0b0" description="DOZE instruction will gate all internal EMV SIM clocks as well as the Smart Card clock when the transmit FIFO is empty (default)" />
        <Enum name="1" start="0b1" description="DOZE instruction has no effect on EMV SIM module" />
      </BitField>
      <BitField start="13" size="1" name="STOP_EN" description="STOP Enable">
        <Enum name="0" start="0b0" description="STOP instruction shuts down all EMV SIM clocks (default)" />
        <Enum name="1" start="0b1" description="STOP instruction shuts down all clocks except for the Smart Card Clock (SCK) (clock provided to Smart Card)" />
      </BitField>
      <BitField start="16" size="1" name="RCV_EN" description="Receiver Enable">
        <Enum name="0" start="0b0" description="EMV SIM Receiver disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Receiver enabled" />
      </BitField>
      <BitField start="17" size="1" name="XMT_EN" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="EMV SIM Transmitter disabled (default)" />
        <Enum name="1" start="0b1" description="EMV SIM Transmitter enabled" />
      </BitField>
      <BitField start="18" size="1" name="RCVR_11" description="Receiver 11 ETU Mode Enable">
        <Enum name="0" start="0b0" description="Receiver configured for 12 ETU operation mode (default)" />
        <Enum name="1" start="0b1" description="Receiver configured for 11 ETU operation mode" />
      </BitField>
      <BitField start="19" size="1" name="RX_DMA_EN" description="Receive DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Read Request asserted for Receiver (default)" />
        <Enum name="1" start="0b1" description="DMA Read Request asserted for Receiver" />
      </BitField>
      <BitField start="20" size="1" name="TX_DMA_EN" description="Transmit DMA Enable">
        <Enum name="0" start="0b0" description="No DMA Write Request asserted for Transmitter (default)" />
        <Enum name="1" start="0b1" description="DMA Write Request asserted for Transmitter" />
      </BitField>
      <BitField start="24" size="1" name="INV_CRC_VAL" description="Invert bits in the CRC Output Value">
        <Enum name="0" start="0b0" description="Bits in CRC Output value will not be inverted." />
        <Enum name="1" start="0b1" description="Bits in CRC Output value will be inverted. (default)" />
      </BitField>
      <BitField start="25" size="1" name="CRC_OUT_FLIP" description="CRC Output Value Bit Reversal or Flip">
        <Enum name="0" start="0b0" description="Bits within the CRC output bytes will not be reversed i.e. 15:0 will remain 15:0 (default)" />
        <Enum name="1" start="0b1" description="Bits within the CRC output bytes will be reversed i.e. 15:0 will become {8:15,0:7}" />
      </BitField>
      <BitField start="26" size="1" name="CRC_IN_FLIP" description="CRC Input Byte's Bit Reversal or Flip Control">
        <Enum name="0" start="0b0" description="Bits in the input byte will not be reversed (i.e. 7:0 will remain 7:0) before the CRC calculation (default)" />
        <Enum name="1" start="0b1" description="Bits in the input byte will be reversed (i.e. 7:0 will become 0:7) before CRC calculation" />
      </BitField>
      <BitField start="27" size="1" name="CWT_EN" description="Character Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Character Wait time Counter is disabled (default)" />
        <Enum name="1" start="0b1" description="Character Wait time counter is enabled" />
      </BitField>
      <BitField start="28" size="1" name="LRC_EN" description="LRC Enable">
        <Enum name="0" start="0b0" description="8-bit Linear Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="8-bit Linear Redundancy Checking enabled" />
      </BitField>
      <BitField start="29" size="1" name="CRC_EN" description="CRC Enable">
        <Enum name="0" start="0b0" description="16-bit Cyclic Redundancy Checking disabled (default)" />
        <Enum name="1" start="0b1" description="16-bit Cyclic Redundancy Checking enabled" />
      </BitField>
      <BitField start="30" size="1" name="XMT_CRC_LRC" description="Transmit CRC or LRC Enable">
        <Enum name="0" start="0b0" description="No CRC or LRC value is transmitted (default)" />
        <Enum name="1" start="0b1" description="Transmit LRC or CRC info when FIFO empties (whichever is enabled)" />
      </BitField>
      <BitField start="31" size="1" name="BWT_EN" description="Block Wait Time Counter Enable">
        <Enum name="0" start="0b0" description="Disable BWT, BGT Counters (default)" />
        <Enum name="1" start="0b1" description="Enable BWT, BGT Counters" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EMVSIM1_INT_MASK" access="Read/Write" description="Interrupt Mask Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RDT_IM" description="Receive Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="RDTF interrupt masked (default)" />
      </BitField>
      <BitField start="1" size="1" name="TC_IM" description="Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="TCF interrupt enabled" />
        <Enum name="1" start="0b1" description="TCF interrupt masked (default)" />
      </BitField>
      <BitField start="2" size="1" name="RFO_IM" description="Receive FIFO Overflow Interrupt Mask">
        <Enum name="0" start="0b0" description="RFO interrupt enabled" />
        <Enum name="1" start="0b1" description="RFO interrupt masked (default)" />
      </BitField>
      <BitField start="3" size="1" name="ETC_IM" description="Early Transmit Complete Interrupt Mask">
        <Enum name="0" start="0b0" description="ETC interrupt enabled" />
        <Enum name="1" start="0b1" description="ETC interrupt masked (default)" />
      </BitField>
      <BitField start="4" size="1" name="TFE_IM" description="Transmit FIFO Empty Interrupt Mask">
        <Enum name="0" start="0b0" description="TFE interrupt enabled" />
        <Enum name="1" start="0b1" description="TFE interrupt masked (default)" />
      </BitField>
      <BitField start="5" size="1" name="TNACK_IM" description="Transmit NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TNTE interrupt enabled" />
        <Enum name="1" start="0b1" description="TNTE interrupt masked (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF_IM" description="Transmit FIFO Full Interrupt Mask">
        <Enum name="0" start="0b0" description="TFF interrupt enabled" />
        <Enum name="1" start="0b1" description="TFF interrupt masked (default)" />
      </BitField>
      <BitField start="7" size="1" name="TDT_IM" description="Transmit Data Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="TDTF interrupt enabled" />
        <Enum name="1" start="0b1" description="TDTF interrupt masked (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_IM" description="General Purpose Timer 0 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT0_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT0_TO interrupt masked (default)" />
      </BitField>
      <BitField start="9" size="1" name="CWT_ERR_IM" description="Character Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="CWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="CWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="10" size="1" name="RNACK_IM" description="Receiver NACK Threshold Interrupt Mask">
        <Enum name="0" start="0b0" description="RTE interrupt enabled" />
        <Enum name="1" start="0b1" description="RTE interrupt masked (default)" />
      </BitField>
      <BitField start="11" size="1" name="BWT_ERR_IM" description="Block Wait Time Error Interrupt Mask">
        <Enum name="0" start="0b0" description="BWT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BWT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="12" size="1" name="BGT_ERR_IM" description="Block Guard Time Error Interrupt">
        <Enum name="0" start="0b0" description="BGT_ERR interrupt enabled" />
        <Enum name="1" start="0b1" description="BGT_ERR interrupt masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="GPCNT1_IM" description="General Purpose Counter 1 Timeout Interrupt Mask">
        <Enum name="0" start="0b0" description="GPCNT1_TO interrupt enabled" />
        <Enum name="1" start="0b1" description="GPCNT1_TO interrupt masked (default)" />
      </BitField>
      <BitField start="14" size="1" name="RX_DATA_IM" description="Receive Data Interrupt Mask">
        <Enum name="0" start="0b0" description="RX_DATA interrupt enabled" />
        <Enum name="1" start="0b1" description="RX_DATA interrupt masked (default)" />
      </BitField>
      <BitField start="15" size="1" name="PEF_IM" description="Parity Error Interrupt Mask">
        <Enum name="0" start="0b0" description="PEF interrupt enabled" />
        <Enum name="1" start="0b1" description="PEF interrupt masked (default)" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="EMVSIM1_RX_THD" access="Read/Write" description="Receiver Threshold Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RDT" description="Receiver Data Threshold Value" />
      <BitField start="8" size="4" name="RNCK_THD" description="Receiver NACK Threshold Value">
        <Enum name="0" start="0b0000" description="Zero Threshold. RTE will not be set" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="EMVSIM1_TX_THD" access="Read/Write" description="Transmitter Threshold Register" reset_value="0xF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TDT" description="Transmitter Data Threshold Value" />
      <BitField start="8" size="4" name="TNCK_THD" description="Transmitter NACK Threshold Value">
        <Enum name="0" start="0b0000" description="TNTE will never be set; retransmission after NACK reception is disabled." />
        <Enum name="1" start="0b0001" description="TNTE will be set after 1 nack is received; 0 retransmissions occurs." />
        <Enum name="10" start="0b0010" description="TNTE will be set after 2 nacks are received; at most 1 retransmission occurs." />
        <Enum name="11" start="0b0011" description="TNTE will be set after 3 nacks are received; at most 2 retransmissions occurs." />
        <Enum name="1111" start="0b1111" description="TNTE will be set after 15 nacks are received; at most 14 retransmissions occurs." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="EMVSIM1_RX_STATUS" access="Read/Write" description="Receive Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFO" description="Receive FIFO Overflow Flag">
        <Enum name="0" start="0b0" description="No overrun error has occurred (default)" />
        <Enum name="1" start="0b1" description="A byte was received when the received FIFO was already full" />
      </BitField>
      <BitField start="4" size="1" name="RX_DATA" description="Receive Data Interrupt Flag">
        <Enum name="0" start="0b0" description="No new byte is received" />
        <Enum name="1" start="0b1" description="New byte is received ans stored in Receive FIFO" />
      </BitField>
      <BitField start="5" size="1" name="RDTF" description="Receive Data Threshold Interrupt Flag">
        <Enum name="0" start="0b0" description="Number of unread bytes in receive FIFO less than the value set by RDT[3:0] (default)." />
        <Enum name="1" start="0b1" description="Number of unread bytes in receive FIFO greater or than equal to value set by RDT[3:0]." />
      </BitField>
      <BitField start="6" size="1" name="LRC_OK" description="LRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current LRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated LRC value matches the expected result (i.e. zero)." />
      </BitField>
      <BitField start="7" size="1" name="CRC_OK" description="CRC Check OK Flag">
        <Enum name="0" start="0b0" description="Current CRC value does not match remainder." />
        <Enum name="1" start="0b1" description="Current calculated CRC value matches the expected result." />
      </BitField>
      <BitField start="8" size="1" name="CWT_ERR" description="Character Wait Time Error Flag">
        <Enum name="0" start="0b0" description="No CWT violation has occurred (default)." />
        <Enum name="1" start="0b1" description="Time between two consecutive characters has exceeded the value in CHAR_WAIT." />
      </BitField>
      <BitField start="9" size="1" name="RTE" description="Received NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Number of NACKs generated by the receiver is less than the value programmed in RTH[3:0]" />
        <Enum name="1" start="0b1" description="Number of NACKs generated by the receiver is equal to the value programmed in RTH[3:0]" />
      </BitField>
      <BitField start="10" size="1" name="BWT_ERR" description="Block Wait Time Error Flag">
        <Enum name="0" start="0b0" description="Block wait time not exceeded" />
        <Enum name="1" start="0b1" description="Block wait time was exceeded" />
      </BitField>
      <BitField start="11" size="1" name="BGT_ERR" description="Block Guard Time Error Flag">
        <Enum name="0" start="0b0" description="Block guard time was sufficient" />
        <Enum name="1" start="0b1" description="Block guard time was too small" />
      </BitField>
      <BitField start="12" size="1" name="PEF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error detected" />
        <Enum name="1" start="0b1" description="Parity error detected" />
      </BitField>
      <BitField start="13" size="1" name="FEF" description="Frame Error Flag">
        <Enum name="0" start="0b0" description="No frame error detected" />
        <Enum name="1" start="0b1" description="Frame error detected" />
      </BitField>
      <BitField start="16" size="4" name="RX_WPTR" description="Receive FIFO Write Pointer Value" />
      <BitField start="24" size="8" name="RX_CNT" description="Receive FIFO Byte Count">
        <Enum name="0" start="0b0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="EMVSIM1_TX_STATUS" access="Read/Write" description="Transmitter Status Register" reset_value="0xB8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TNTE" description="Transmit NACK Threshold Error Flag">
        <Enum name="0" start="0b0" description="Transmit NACK threshold has not been reached (default)" />
        <Enum name="1" start="0b1" description="Transmit NACK threshold reached; transmitter frozen" />
      </BitField>
      <BitField start="3" size="1" name="TFE" description="Transmit FIFO Empty Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO is not empty" />
        <Enum name="1" start="0b1" description="Transmit FIFO is empty (default)" />
      </BitField>
      <BitField start="4" size="1" name="ETCF" description="Early Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="5" size="1" name="TCF" description="Transmit Complete Flag">
        <Enum name="0" start="0b0" description="Transmit pending or in progress" />
        <Enum name="1" start="0b1" description="Transmit complete (default)" />
      </BitField>
      <BitField start="6" size="1" name="TFF" description="Transmit FIFO Full Flag">
        <Enum name="0" start="0b0" description="Transmit FIFO Full condition has not occurred (default)" />
        <Enum name="1" start="0b1" description="A Transmit FIFO Full condition has occurred" />
      </BitField>
      <BitField start="7" size="1" name="TDTF" description="Transmit Data Threshold Flag">
        <Enum name="0" start="0b0" description="Number of bytes in FIFO is greater than TDT[3:0], or bit has been cleared" />
        <Enum name="1" start="0b1" description="Number of bytes in FIFO is less than or equal to TDT[3:0] (default)" />
      </BitField>
      <BitField start="8" size="1" name="GPCNT0_TO" description="General Purpose Counter 0 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT0_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT0_VAL value" />
      </BitField>
      <BitField start="9" size="1" name="GPCNT1_TO" description="General Purpose Counter 1 Timeout Flag">
        <Enum name="0" start="0b0" description="GPCNT1_VAL time not reached, or bit has been cleared. (default)" />
        <Enum name="1" start="0b1" description="General Purpose counter has reached the GPCNT1_VAL value" />
      </BitField>
      <BitField start="16" size="4" name="TX_RPTR" description="Transmit FIFO Read Pointer" />
      <BitField start="24" size="8" name="TX_CNT" description="Transmit FIFO Byte Count">
        <Enum name="0" start="0b0" description="FIFO is emtpy" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="EMVSIM1_PCSR" access="Read/Write" description="Port Control and Status Register" reset_value="0x1000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SAPD" description="Auto Power Down Enable">
        <Enum name="0" start="0b0" description="Auto power down disabled (default)" />
        <Enum name="1" start="0b1" description="Auto power down enabled" />
      </BitField>
      <BitField start="1" size="1" name="SVCC_EN" description="Vcc Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Voltage disabled (default)" />
        <Enum name="1" start="0b1" description="Smart Card Voltage enabled" />
      </BitField>
      <BitField start="2" size="1" name="VCCENP" description="VCC Enable Polarity Control">
        <Enum name="0" start="0b0" description="VCC_EN is active high. Polarity of SVCC_EN is unchanged." />
        <Enum name="1" start="0b1" description="VCC_EN is active low. Polarity of SVCC_EN is inverted." />
      </BitField>
      <BitField start="3" size="1" name="SRST" description="Reset to Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Reset is asserted (default)" />
        <Enum name="1" start="0b1" description="Smart Card Reset is de-asserted" />
      </BitField>
      <BitField start="4" size="1" name="SCEN" description="Clock Enable for Smart Card">
        <Enum name="0" start="0b0" description="Smart Card Clock Disabled" />
        <Enum name="1" start="0b1" description="Smart Card Clock Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SCSP" description="Smart Card Clock Stop Polarity">
        <Enum name="0" start="0b0" description="Clock is logic 0 when stopped by SCEN" />
        <Enum name="1" start="0b1" description="Clock is logic 1 when stopped by SCEN" />
      </BitField>
      <BitField start="7" size="1" name="SPD" description="Auto Power Down Control">
        <Enum name="0" start="0b0" description="No effect (default)" />
        <Enum name="1" start="0b1" description="Start Auto Powerdown or Power Down is in progress" />
      </BitField>
      <BitField start="24" size="1" name="SPDIM" description="Smart Card Presence Detect Interrupt Mask">
        <Enum name="0" start="0b0" description="SIM presence detect interrupt is enabled" />
        <Enum name="1" start="0b1" description="SIM presence detect interrupt is masked (default)" />
      </BitField>
      <BitField start="25" size="1" name="SPDIF" description="Smart Card Presence Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No insertion or removal of Smart Card detected on Port (default)" />
        <Enum name="1" start="0b1" description="Insertion or removal of Smart Card detected on Port" />
      </BitField>
      <BitField start="26" size="1" name="SPDP" description="Smart Card Presence Detect Pin Status">
        <Enum name="0" start="0b0" description="SIM Presence Detect pin is logic low" />
        <Enum name="1" start="0b1" description="SIM Presence Detectpin is logic high" />
      </BitField>
      <BitField start="27" size="1" name="SPDES" description="SIM Presence Detect Edge Select">
        <Enum name="0" start="0b0" description="Falling edge on the pin (default)" />
        <Enum name="1" start="0b1" description="Rising edge on the pin" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="EMVSIM1_RX_BUF" access="ReadOnly" description="Receive Data Read Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_BYTE" description="Receive Data Byte Read" />
    </Register>
    <Register start="+0x30" size="4" name="EMVSIM1_TX_BUF" access="Read/Write" description="Transmit Data Buffer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_BYTE" description="Transmit Data Byte" />
    </Register>
    <Register start="+0x34" size="4" name="EMVSIM1_TX_GETU" access="Read/Write" description="Transmitter Guard ETU Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="GETU" description="Transmitter Guard Time Value in ETU">
        <Enum name="0" start="0b0" description="no additional ETUs inserted (default)" />
        <Enum name="1" start="0b1" description="1 additional ETU inserted" />
        <Enum name="11111110" start="0b11111110" description="254 additional ETUs inserted" />
        <Enum name="11111111" start="0b11111111" description="Subtracts one ETU by reducing the number of STOP bits from two to one" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="EMVSIM1_CWT_VAL" access="Read/Write" description="Character Wait Time Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CWT" description="Character Wait Time Value" />
    </Register>
    <Register start="+0x3C" size="4" name="EMVSIM1_BWT_VAL" access="Read/Write" description="Block Wait Time Value Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BWT" description="Block Wait Time Value" />
    </Register>
    <Register start="+0x40" size="4" name="EMVSIM1_BGT_VAL" access="Read/Write" description="Block Guard Time Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BGT" description="Block Guard Time Value" />
    </Register>
    <Register start="+0x44" size="4" name="EMVSIM1_GPCNT0_VAL" access="Read/Write" description="General Purpose Counter 0 Timeout Value Register" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT0" description="General Purpose Counter 0 Timeout Value" />
    </Register>
    <Register start="+0x48" size="4" name="EMVSIM1_GPCNT1_VAL" access="Read/Write" description="General Purpose Counter 1 Timeout Value" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPCNT1" description="General Purpose Counter 1 Timeout Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LTC0" start="0x40051000" description="LTC">
    <Register start="+0" size="4" name="LTC0_MD" access="Read/Write" description="LTC Mode Register (non-PKHA/non-RNG use)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENC" description="Encrypt/Decrypt. This bit selects encryption or decryption.">
        <Enum name="0" start="0b0" description="Decrypt." />
        <Enum name="1" start="0b1" description="Encrypt." />
      </BitField>
      <BitField start="1" size="1" name="ICV_TEST" description="ICV Checking / Test AES fault detection" />
      <BitField start="2" size="2" name="AS" description="Algorithm State">
        <Enum name="00" start="0b00" description="Update" />
        <Enum name="01" start="0b01" description="Initialize" />
        <Enum name="10" start="0b10" description="Finalize" />
        <Enum name="11" start="0b11" description="Initialize/Finalize" />
      </BitField>
      <BitField start="4" size="9" name="AAI" description="Additional Algorithm information" />
      <BitField start="16" size="8" name="ALG" description="Algorithm. This field specifies which algorithm is being selected.">
        <Enum name="00010000" start="0b10000" description="AES" />
        <Enum name="00100000" start="0b100000" description="DES" />
        <Enum name="00100001" start="0b100001" description="3DES" />
        <Enum name="01000001" start="0b1000001" description="MDHA - SHA-1" />
        <Enum name="01000010" start="0b1000010" description="MDHA - SHA-224" />
        <Enum name="01000011" start="0b1000011" description="MDHA - SHA-256" />
      </BitField>
    </Register>
    <Register start="+0" size="4" name="LTC0_MDPK" access="Read/Write" description="LTC Mode Register (PublicKey)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PKHA_MODE_LS" description="PKHA_MODE least significant 12 bits" />
      <BitField start="16" size="4" name="PKHA_MODE_MS" description="PKHA_MODE most-significant 4 bits" />
      <BitField start="20" size="4" name="ALG" description="Algorithm. This field specifies which algorithm is being selected.">
        <Enum name="1000" start="0b1000" description="PKHA" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LTC0_KS" access="Read/Write" description="LTC Key Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="KS" description="Key Size. This is the size of a Key measured in bytes" />
    </Register>
    <Register start="+0x10" size="4" name="LTC0_DS" access="Read/Write" description="LTC Data Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DS" description="Data Size" />
    </Register>
    <Register start="+0x18" size="4" name="LTC0_ICVS" access="Read/Write" description="LTC ICV Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ICVS" description="ICV Size, in Bytes." />
    </Register>
    <Register start="+0x30" size="4" name="LTC0_COM" access="Read/Write" description="LTC Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALL" description="Reset All Internal Logic">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset all CHAs in use by this CCB." />
      </BitField>
      <BitField start="1" size="1" name="AES" description="Reset AESA. Writing a 1 to this bit resets the AES Accelerator core engine.">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset AES Accelerator" />
      </BitField>
      <BitField start="2" size="1" name="DES" description="Reset DESA. Writing a 1 to this bit resets the DES Accelerator.">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset DES Accelerator" />
      </BitField>
      <BitField start="6" size="1" name="PK" description="Reset PKHA. Writing a 1 to this bit resets the Public Key Hardware Accelerator.">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset Public Key Hardware Accelerator" />
      </BitField>
      <BitField start="7" size="1" name="MD" description="Reset MDHA. Writing a 1 to this bit resets the Message Digest Hardware Accelerator.">
        <Enum name="0" start="0b0" description="Do Not Reset" />
        <Enum name="1" start="0b1" description="Reset Message Digest Hardware Accelerator" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="LTC0_CTL" access="Read/Write" description="LTC Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IM" description="Interrupt Mask. Once this bit is set, it can only be cleared by hard reset.">
        <Enum name="0" start="0b0" description="Interrupt not masked." />
        <Enum name="1" start="0b1" description="Interrupt masked" />
      </BitField>
      <BitField start="4" size="1" name="PDE" description="PKHA Register DMA Enable.">
        <Enum name="0" start="0b0" description="DMA Request and Done signals disabled for the PKHA Registers." />
        <Enum name="1" start="0b1" description="DMA Request and Done signals enabled for the PKHA Registers." />
      </BitField>
      <BitField start="8" size="1" name="IFE" description="Input FIFO DMA Enable.">
        <Enum name="0" start="0b0" description="DMA Request and Done signals disabled for the Input FIFO." />
        <Enum name="1" start="0b1" description="DMA Request and Done signals enabled for the Input FIFO." />
      </BitField>
      <BitField start="9" size="1" name="IFR" description="Input FIFO DMA Request Size">
        <Enum name="0" start="0b0" description="DMA request size is 1 entry." />
        <Enum name="1" start="0b1" description="DMA request size is 4 entries." />
      </BitField>
      <BitField start="12" size="1" name="OFE" description="Output FIFO DMA Enable.">
        <Enum name="0" start="0b0" description="DMA Request and Done signals disabled for the Output FIFO." />
        <Enum name="1" start="0b1" description="DMA Request and Done signals enabled for the Output FIFO." />
      </BitField>
      <BitField start="13" size="1" name="OFR" description="Output FIFO DMA Request Size">
        <Enum name="0" start="0b0" description="DMA request size is 1 entry." />
        <Enum name="1" start="0b1" description="DMA request size is 4 entries." />
      </BitField>
      <BitField start="16" size="1" name="IFS" description="Input FIFO Byte Swap. Byte swap all data that is written to the Input FIFO.">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="17" size="1" name="OFS" description="Output FIFO Byte Swap. Byte swap all data that is read from the Onput FIFO.">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="20" size="1" name="KIS" description="Key Register Input Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="21" size="1" name="KOS" description="Key Register Output Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="22" size="1" name="CIS" description="Context Register Input Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="23" size="1" name="COS" description="Context Register Output Byte Swap">
        <Enum name="0" start="0b0" description="Do Not Byte Swap Data." />
        <Enum name="1" start="0b1" description="Byte Swap Data." />
      </BitField>
      <BitField start="31" size="1" name="KAL" description="Key Register Access Lock">
        <Enum name="0" start="0b0" description="Key Register is readable." />
        <Enum name="1" start="0b1" description="Key Register is not readable." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="LTC0_CW" access="Read/Write" description="LTC Clear Written Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CM" description="Clear the Mode Register. Writing a one to this bit causes the Mode Register to be cleared." />
      <BitField start="2" size="1" name="CDS" description="Clear the Data Size Register" />
      <BitField start="3" size="1" name="CICV" description="Clear the ICV Size Register. Writing a one to this bit causes the ICV Size Register to be cleared." />
      <BitField start="5" size="1" name="CCR" description="Clear the Context Register. Writing a one to this bit causes the Context Register to be cleared." />
      <BitField start="6" size="1" name="CKR" description="Clear the Key Register" />
      <BitField start="12" size="1" name="CPKA" description="Clear the PKHA A Size Register" />
      <BitField start="13" size="1" name="CPKB" description="Clear the PKHA B Size Register" />
      <BitField start="14" size="1" name="CPKN" description="Clear the PKHA N Size Register" />
      <BitField start="15" size="1" name="CPKE" description="Clear the PKHA E Size Register" />
      <BitField start="30" size="1" name="COF" description="Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO to be cleared." />
      <BitField start="31" size="1" name="CIF" description="Clear Input FIFO. Writing a 1 to this bit causes the Input Data FIFO." />
    </Register>
    <Register start="+0x48" size="4" name="LTC0_STA" access="Read/Write" description="LTC Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="AB" description="AESA Busy">
        <Enum name="0" start="0b0" description="AESA Idle" />
        <Enum name="1" start="0b1" description="AESA Busy." />
      </BitField>
      <BitField start="2" size="1" name="DB" description="DESA Busy">
        <Enum name="0" start="0b0" description="DESA Idle" />
        <Enum name="1" start="0b1" description="DESA Busy." />
      </BitField>
      <BitField start="6" size="1" name="PB" description="PKHA Busy">
        <Enum name="0" start="0b0" description="PKHA Idle" />
        <Enum name="1" start="0b1" description="PKHA Busy." />
      </BitField>
      <BitField start="7" size="1" name="MB" description="MDHA Busy">
        <Enum name="0" start="0b0" description="MDHA Idle" />
        <Enum name="1" start="0b1" description="MDHA Busy" />
      </BitField>
      <BitField start="16" size="1" name="DI" description="Done Interrupt" />
      <BitField start="20" size="1" name="EI" description="Error Interrupt">
        <Enum name="0" start="0b0" description="Not Error." />
        <Enum name="1" start="0b1" description="Error Interrupt." />
      </BitField>
      <BitField start="24" size="1" name="DPARRN" description="This bit is asserted after POR and after every 50K blocks processed by AESA to indicate it is advisable for added security to write a new seed to" />
      <BitField start="28" size="1" name="PKP" description="Public Key is Prime" />
      <BitField start="29" size="1" name="PKO" description="Public Key Operation is One" />
      <BitField start="30" size="1" name="PKZ" description="Public Key Operation is Zero" />
    </Register>
    <Register start="+0x4C" size="4" name="LTC0_ESTA" access="ReadOnly" description="LTC Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ERRID1" description="Error ID 1">
        <Enum name="0001" start="0b0001" description="Mode Error" />
        <Enum name="0010" start="0b0010" description="Data Size Error, including PKHA N Register Size Error" />
        <Enum name="0011" start="0b0011" description="Key Size Error, including PKHA E Register Size Error" />
        <Enum name="0100" start="0b0100" description="PKHA A Register Size Error" />
        <Enum name="0101" start="0b0101" description="PKHA B Register Size Error" />
        <Enum name="0110" start="0b0110" description="Data Arrived out of Sequence Error" />
        <Enum name="0111" start="0b0111" description="PKHA Divide by Zero Error" />
        <Enum name="1000" start="0b1000" description="PKHA Modulus Even Error" />
        <Enum name="1001" start="0b1001" description="DES Key Parity Error" />
        <Enum name="1010" start="0b1010" description="ICV Check Failed" />
        <Enum name="1011" start="0b1011" description="Internal Hardware Failure" />
        <Enum name="1100" start="0b1100" description="CCM AAD Size Error (either 1. AAD flag in B0 =1 and no AAD type provided, 2. AAD flag in B0 = 0 and AAD povided, or 3. AAD flag in B0 =1 and not enough AAD provided - expecting more based on AAD size.)" />
        <Enum name="1111" start="0b1111" description="Invalid Crypto Engine Selected" />
      </BitField>
      <BitField start="8" size="4" name="CL1" description="algorithms. The algorithms field indicates which algorithm is asserting an error. Others reserved">
        <Enum name="0000" start="0b0000" description="LTC General Error" />
        <Enum name="0001" start="0b0001" description="AES" />
        <Enum name="0010" start="0b0010" description="DES" />
        <Enum name="0100" start="0b0100" description="MDHA" />
        <Enum name="1000" start="0b1000" description="Public Key" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="LTC0_AADSZ" access="Read/Write" description="LTC AAD Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AADSZ" description="AAD size in Bytes, mod 16." />
      <BitField start="31" size="1" name="AL" description="AAD Last. Only AAD data will be written into the Input FIFO." />
    </Register>
    <Register start="+0x60" size="4" name="LTC0_IVSZ" access="Read/Write" description="LTC IV Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IVSZ" description="IV size in Bytes, mod 16." />
      <BitField start="31" size="1" name="IL" description="IV Last. Only IV data will be written into the Input FIFO." />
    </Register>
    <Register start="+0x68" size="4" name="LTC0_DPAMS" access="WriteOnly" description="LTC DPA Mask Seed Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DPAMS" description="Differential Power Analysis Mask Seed" />
    </Register>
    <Register start="+0x80" size="4" name="LTC0_PKASZ" access="Read/Write" description="LTC PKHA A Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKASZ" description="PKHA A Size. This is the size of the numeric value, in bytes, contained within the PKHA A Register." />
    </Register>
    <Register start="+0x88" size="4" name="LTC0_PKBSZ" access="Read/Write" description="LTC PKHA B Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKBSZ" description="PKHA B Size. This is the size of the numeric value, in bytes, contained within the PKHA B Register." />
    </Register>
    <Register start="+0x90" size="4" name="LTC0_PKNSZ" access="Read/Write" description="LTC PKHA N Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKNSZ" description="PKHA N Size. This is the size of the numeric value, in bytes, contained within the PKHA N Register." />
    </Register>
    <Register start="+0x98" size="4" name="LTC0_PKESZ" access="Read/Write" description="LTC PKHA E Size Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="PKESZ" description="PKHA E Size. This is the size of the numeric value, in bytes, contained within the PKHA E Register." />
    </Register>
    <Register start="+0x100" size="4" name="LTC0_CTX_0" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x104" size="4" name="LTC0_CTX_1" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x108" size="4" name="LTC0_CTX_2" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x10C" size="4" name="LTC0_CTX_3" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x110" size="4" name="LTC0_CTX_4" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x114" size="4" name="LTC0_CTX_5" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x118" size="4" name="LTC0_CTX_6" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x11C" size="4" name="LTC0_CTX_7" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x120" size="4" name="LTC0_CTX_8" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x124" size="4" name="LTC0_CTX_9" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x128" size="4" name="LTC0_CTX_10" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x12C" size="4" name="LTC0_CTX_11" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x130" size="4" name="LTC0_CTX_12" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x134" size="4" name="LTC0_CTX_13" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x138" size="4" name="LTC0_CTX_14" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x13C" size="4" name="LTC0_CTX_15" access="Read/Write" description="LTC Context Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTX" description="CTX" />
    </Register>
    <Register start="+0x200" size="4" name="LTC0_KEY_0" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x204" size="4" name="LTC0_KEY_1" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x208" size="4" name="LTC0_KEY_2" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x20C" size="4" name="LTC0_KEY_3" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x210" size="4" name="LTC0_KEY_4" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x214" size="4" name="LTC0_KEY_5" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x218" size="4" name="LTC0_KEY_6" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x21C" size="4" name="LTC0_KEY_7" access="Read/Write" description="LTC Key Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="KEY" />
    </Register>
    <Register start="+0x4F0" size="4" name="LTC0_VID1" access="ReadOnly" description="LTC Version ID Register" reset_value="0x340100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Minor revision number." />
      <BitField start="8" size="8" name="MAJ_REV" description="Major revision number." />
      <BitField start="16" size="16" name="IP_ID" description="ID(0x0038)." />
    </Register>
    <Register start="+0x4F4" size="4" name="LTC0_VID2" access="ReadOnly" description="LTC Version ID 2 Register" reset_value="0x101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ECO_REV" description="ECO revision number." />
      <BitField start="8" size="8" name="ARCH_ERA" description="Architectural ERA." />
    </Register>
    <Register start="+0x4F8" size="4" name="LTC0_CHAVID" access="ReadOnly" description="LTC CHA Version ID Register" reset_value="0x40440251" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AESREV" description="AES Revision Number" />
      <BitField start="4" size="4" name="AESVID" description="AES Version ID" />
      <BitField start="8" size="4" name="DESREV" description="DES Revision Number" />
      <BitField start="12" size="4" name="DESVID" description="DES Version ID(0x0). 0000 - High-performance DESA 0001 - Low-performance DESA" />
      <BitField start="16" size="4" name="PKHAREV" description="PK Revision Number" />
      <BitField start="20" size="4" name="PKHAVID" description="PK Version ID 0001 - 32-bit PKHA-SD 0010 - 64-bit PKHA-SD 0011 - 128-bit PKHA-SD 0100 - 16-bit PKHA-SD" />
      <BitField start="24" size="4" name="MDHAREV" description="MDHA Revision Number" />
      <BitField start="28" size="4" name="MDHAVID" description="MDHA Hashing Version ID" />
    </Register>
    <Register start="+0x7C0" size="4" name="LTC0_FIFOSTA" access="ReadOnly" description="LTC FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="IFL" description="Input FIFO Level. These bits indicate the current number of entries in the Input FIFO." />
      <BitField start="15" size="1" name="IFF" description="Input FIFO Full. The Input FIFO is full and should not be written to." />
      <BitField start="16" size="7" name="OFL" description="Output FIFO Level. These bits indicate the current number of entries in the Output FIFO." />
      <BitField start="31" size="1" name="OFF" description="Output FIFO Full. The Output FIFO is full and should not be written to." />
    </Register>
    <Register start="+0x7E0" size="4" name="LTC0_IFIFO" access="WriteOnly" description="LTC Input Data FIFO" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IFIFO" description="IFIFO" />
    </Register>
    <Register start="+0x7F0" size="4" name="LTC0_OFIFO" access="ReadOnly" description="LTC Output Data FIFO" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OFIFO" description="Output FIFO" />
    </Register>
    <Register start="+0x800" size="4" name="LTC0_PKA0_0" access="Read/Write" description="LTC PKHA A0 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x800" size="4" name="LTC0_PKA_0" access="Read/Write" description="LTC PKHA A 0 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x804" size="4" name="LTC0_PKA0_1" access="Read/Write" description="LTC PKHA A0 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x804" size="4" name="LTC0_PKA_1" access="Read/Write" description="LTC PKHA A 1 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x808" size="4" name="LTC0_PKA0_2" access="Read/Write" description="LTC PKHA A0 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x808" size="4" name="LTC0_PKA_2" access="Read/Write" description="LTC PKHA A 2 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x80C" size="4" name="LTC0_PKA0_3" access="Read/Write" description="LTC PKHA A0 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x80C" size="4" name="LTC0_PKA_3" access="Read/Write" description="LTC PKHA A 3 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x810" size="4" name="LTC0_PKA0_4" access="Read/Write" description="LTC PKHA A0 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x810" size="4" name="LTC0_PKA_4" access="Read/Write" description="LTC PKHA A 4 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x814" size="4" name="LTC0_PKA0_5" access="Read/Write" description="LTC PKHA A0 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x814" size="4" name="LTC0_PKA_5" access="Read/Write" description="LTC PKHA A 5 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x818" size="4" name="LTC0_PKA0_6" access="Read/Write" description="LTC PKHA A0 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x818" size="4" name="LTC0_PKA_6" access="Read/Write" description="LTC PKHA A 6 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x81C" size="4" name="LTC0_PKA0_7" access="Read/Write" description="LTC PKHA A0 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x81C" size="4" name="LTC0_PKA_7" access="Read/Write" description="LTC PKHA A 7 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x820" size="4" name="LTC0_PKA0_8" access="Read/Write" description="LTC PKHA A0 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x820" size="4" name="LTC0_PKA_8" access="Read/Write" description="LTC PKHA A 8 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x824" size="4" name="LTC0_PKA0_9" access="Read/Write" description="LTC PKHA A0 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x824" size="4" name="LTC0_PKA_9" access="Read/Write" description="LTC PKHA A 9 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x828" size="4" name="LTC0_PKA0_10" access="Read/Write" description="LTC PKHA A0 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x828" size="4" name="LTC0_PKA_10" access="Read/Write" description="LTC PKHA A 10 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x82C" size="4" name="LTC0_PKA0_11" access="Read/Write" description="LTC PKHA A0 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x82C" size="4" name="LTC0_PKA_11" access="Read/Write" description="LTC PKHA A 11 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x830" size="4" name="LTC0_PKA0_12" access="Read/Write" description="LTC PKHA A0 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x830" size="4" name="LTC0_PKA_12" access="Read/Write" description="LTC PKHA A 12 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x834" size="4" name="LTC0_PKA0_13" access="Read/Write" description="LTC PKHA A0 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x834" size="4" name="LTC0_PKA_13" access="Read/Write" description="LTC PKHA A 13 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x838" size="4" name="LTC0_PKA0_14" access="Read/Write" description="LTC PKHA A0 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x838" size="4" name="LTC0_PKA_14" access="Read/Write" description="LTC PKHA A 14 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x83C" size="4" name="LTC0_PKA0_15" access="Read/Write" description="LTC PKHA A0 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A0" description="A0 VALUE" />
    </Register>
    <Register start="+0x83C" size="4" name="LTC0_PKA_15" access="Read/Write" description="LTC PKHA A 15 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x840" size="4" name="LTC0_PKA1_0" access="Read/Write" description="LTC PKHA A1 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x840" size="4" name="LTC0_PKA_16" access="Read/Write" description="LTC PKHA A 16 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x844" size="4" name="LTC0_PKA1_1" access="Read/Write" description="LTC PKHA A1 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x844" size="4" name="LTC0_PKA_17" access="Read/Write" description="LTC PKHA A 17 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x848" size="4" name="LTC0_PKA1_2" access="Read/Write" description="LTC PKHA A1 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x848" size="4" name="LTC0_PKA_18" access="Read/Write" description="LTC PKHA A 18 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x84C" size="4" name="LTC0_PKA1_3" access="Read/Write" description="LTC PKHA A1 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x84C" size="4" name="LTC0_PKA_19" access="Read/Write" description="LTC PKHA A 19 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x850" size="4" name="LTC0_PKA1_4" access="Read/Write" description="LTC PKHA A1 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x850" size="4" name="LTC0_PKA_20" access="Read/Write" description="LTC PKHA A 20 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x854" size="4" name="LTC0_PKA1_5" access="Read/Write" description="LTC PKHA A1 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x854" size="4" name="LTC0_PKA_21" access="Read/Write" description="LTC PKHA A 21 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x858" size="4" name="LTC0_PKA1_6" access="Read/Write" description="LTC PKHA A1 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x858" size="4" name="LTC0_PKA_22" access="Read/Write" description="LTC PKHA A 22 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x85C" size="4" name="LTC0_PKA1_7" access="Read/Write" description="LTC PKHA A1 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x85C" size="4" name="LTC0_PKA_23" access="Read/Write" description="LTC PKHA A 23 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x860" size="4" name="LTC0_PKA1_8" access="Read/Write" description="LTC PKHA A1 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x860" size="4" name="LTC0_PKA_24" access="Read/Write" description="LTC PKHA A 24 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x864" size="4" name="LTC0_PKA1_9" access="Read/Write" description="LTC PKHA A1 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x864" size="4" name="LTC0_PKA_25" access="Read/Write" description="LTC PKHA A 25 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x868" size="4" name="LTC0_PKA1_10" access="Read/Write" description="LTC PKHA A1 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x868" size="4" name="LTC0_PKA_26" access="Read/Write" description="LTC PKHA A 26 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x86C" size="4" name="LTC0_PKA1_11" access="Read/Write" description="LTC PKHA A1 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x86C" size="4" name="LTC0_PKA_27" access="Read/Write" description="LTC PKHA A 27 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x870" size="4" name="LTC0_PKA1_12" access="Read/Write" description="LTC PKHA A1 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x870" size="4" name="LTC0_PKA_28" access="Read/Write" description="LTC PKHA A 28 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x874" size="4" name="LTC0_PKA1_13" access="Read/Write" description="LTC PKHA A1 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x874" size="4" name="LTC0_PKA_29" access="Read/Write" description="LTC PKHA A 29 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x878" size="4" name="LTC0_PKA1_14" access="Read/Write" description="LTC PKHA A1 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x878" size="4" name="LTC0_PKA_30" access="Read/Write" description="LTC PKHA A 30 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x87C" size="4" name="LTC0_PKA1_15" access="Read/Write" description="LTC PKHA A1 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A1" description="A1 VALUE" />
    </Register>
    <Register start="+0x87C" size="4" name="LTC0_PKA_31" access="Read/Write" description="LTC PKHA A 31 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x880" size="4" name="LTC0_PKA2_0" access="Read/Write" description="LTC PKHA A2 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x880" size="4" name="LTC0_PKA_32" access="Read/Write" description="LTC PKHA A 32 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x884" size="4" name="LTC0_PKA2_1" access="Read/Write" description="LTC PKHA A2 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x884" size="4" name="LTC0_PKA_33" access="Read/Write" description="LTC PKHA A 33 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x888" size="4" name="LTC0_PKA2_2" access="Read/Write" description="LTC PKHA A2 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x888" size="4" name="LTC0_PKA_34" access="Read/Write" description="LTC PKHA A 34 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x88C" size="4" name="LTC0_PKA2_3" access="Read/Write" description="LTC PKHA A2 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x88C" size="4" name="LTC0_PKA_35" access="Read/Write" description="LTC PKHA A 35 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x890" size="4" name="LTC0_PKA2_4" access="Read/Write" description="LTC PKHA A2 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x890" size="4" name="LTC0_PKA_36" access="Read/Write" description="LTC PKHA A 36 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x894" size="4" name="LTC0_PKA2_5" access="Read/Write" description="LTC PKHA A2 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x894" size="4" name="LTC0_PKA_37" access="Read/Write" description="LTC PKHA A 37 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x898" size="4" name="LTC0_PKA2_6" access="Read/Write" description="LTC PKHA A2 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x898" size="4" name="LTC0_PKA_38" access="Read/Write" description="LTC PKHA A 38 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x89C" size="4" name="LTC0_PKA2_7" access="Read/Write" description="LTC PKHA A2 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x89C" size="4" name="LTC0_PKA_39" access="Read/Write" description="LTC PKHA A 39 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8A0" size="4" name="LTC0_PKA2_8" access="Read/Write" description="LTC PKHA A2 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8A0" size="4" name="LTC0_PKA_40" access="Read/Write" description="LTC PKHA A 40 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8A4" size="4" name="LTC0_PKA2_9" access="Read/Write" description="LTC PKHA A2 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8A4" size="4" name="LTC0_PKA_41" access="Read/Write" description="LTC PKHA A 41 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8A8" size="4" name="LTC0_PKA2_10" access="Read/Write" description="LTC PKHA A2 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8A8" size="4" name="LTC0_PKA_42" access="Read/Write" description="LTC PKHA A 42 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8AC" size="4" name="LTC0_PKA2_11" access="Read/Write" description="LTC PKHA A2 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8AC" size="4" name="LTC0_PKA_43" access="Read/Write" description="LTC PKHA A 43 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8B0" size="4" name="LTC0_PKA2_12" access="Read/Write" description="LTC PKHA A2 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8B0" size="4" name="LTC0_PKA_44" access="Read/Write" description="LTC PKHA A 44 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8B4" size="4" name="LTC0_PKA2_13" access="Read/Write" description="LTC PKHA A2 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8B4" size="4" name="LTC0_PKA_45" access="Read/Write" description="LTC PKHA A 45 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8B8" size="4" name="LTC0_PKA2_14" access="Read/Write" description="LTC PKHA A2 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8B8" size="4" name="LTC0_PKA_46" access="Read/Write" description="LTC PKHA A 46 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8BC" size="4" name="LTC0_PKA2_15" access="Read/Write" description="LTC PKHA A2 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A2" description="A2 VALUE" />
    </Register>
    <Register start="+0x8BC" size="4" name="LTC0_PKA_47" access="Read/Write" description="LTC PKHA A 47 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8C0" size="4" name="LTC0_PKA3_0" access="Read/Write" description="LTC PKHA A3 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8C0" size="4" name="LTC0_PKA_48" access="Read/Write" description="LTC PKHA A 48 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8C4" size="4" name="LTC0_PKA3_1" access="Read/Write" description="LTC PKHA A3 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8C4" size="4" name="LTC0_PKA_49" access="Read/Write" description="LTC PKHA A 49 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8C8" size="4" name="LTC0_PKA3_2" access="Read/Write" description="LTC PKHA A3 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8C8" size="4" name="LTC0_PKA_50" access="Read/Write" description="LTC PKHA A 50 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8CC" size="4" name="LTC0_PKA3_3" access="Read/Write" description="LTC PKHA A3 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8CC" size="4" name="LTC0_PKA_51" access="Read/Write" description="LTC PKHA A 51 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8D0" size="4" name="LTC0_PKA3_4" access="Read/Write" description="LTC PKHA A3 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8D0" size="4" name="LTC0_PKA_52" access="Read/Write" description="LTC PKHA A 52 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8D4" size="4" name="LTC0_PKA3_5" access="Read/Write" description="LTC PKHA A3 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8D4" size="4" name="LTC0_PKA_53" access="Read/Write" description="LTC PKHA A 53 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8D8" size="4" name="LTC0_PKA3_6" access="Read/Write" description="LTC PKHA A3 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8D8" size="4" name="LTC0_PKA_54" access="Read/Write" description="LTC PKHA A 54 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8DC" size="4" name="LTC0_PKA3_7" access="Read/Write" description="LTC PKHA A3 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8DC" size="4" name="LTC0_PKA_55" access="Read/Write" description="LTC PKHA A 55 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8E0" size="4" name="LTC0_PKA3_8" access="Read/Write" description="LTC PKHA A3 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8E0" size="4" name="LTC0_PKA_56" access="Read/Write" description="LTC PKHA A 56 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8E4" size="4" name="LTC0_PKA3_9" access="Read/Write" description="LTC PKHA A3 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8E4" size="4" name="LTC0_PKA_57" access="Read/Write" description="LTC PKHA A 57 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8E8" size="4" name="LTC0_PKA3_10" access="Read/Write" description="LTC PKHA A3 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8E8" size="4" name="LTC0_PKA_58" access="Read/Write" description="LTC PKHA A 58 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8EC" size="4" name="LTC0_PKA3_11" access="Read/Write" description="LTC PKHA A3 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8EC" size="4" name="LTC0_PKA_59" access="Read/Write" description="LTC PKHA A 59 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8F0" size="4" name="LTC0_PKA3_12" access="Read/Write" description="LTC PKHA A3 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8F0" size="4" name="LTC0_PKA_60" access="Read/Write" description="LTC PKHA A 60 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8F4" size="4" name="LTC0_PKA3_13" access="Read/Write" description="LTC PKHA A3 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8F4" size="4" name="LTC0_PKA_61" access="Read/Write" description="LTC PKHA A 61 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8F8" size="4" name="LTC0_PKA3_14" access="Read/Write" description="LTC PKHA A3 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8F8" size="4" name="LTC0_PKA_62" access="Read/Write" description="LTC PKHA A 62 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8FC" size="4" name="LTC0_PKA3_15" access="Read/Write" description="LTC PKHA A3 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_A3" description="A3 VALUE" />
    </Register>
    <Register start="+0x8FC" size="4" name="LTC0_PKA_63" access="Read/Write" description="LTC PKHA A 63 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA00" size="4" name="LTC0_PKB0_0" access="Read/Write" description="LTC PKHA B0 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA00" size="4" name="LTC0_PKB_0" access="Read/Write" description="LTC PKHA B 0 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA04" size="4" name="LTC0_PKB0_1" access="Read/Write" description="LTC PKHA B0 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA04" size="4" name="LTC0_PKB_1" access="Read/Write" description="LTC PKHA B 1 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA08" size="4" name="LTC0_PKB0_2" access="Read/Write" description="LTC PKHA B0 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA08" size="4" name="LTC0_PKB_2" access="Read/Write" description="LTC PKHA B 2 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA0C" size="4" name="LTC0_PKB0_3" access="Read/Write" description="LTC PKHA B0 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA0C" size="4" name="LTC0_PKB_3" access="Read/Write" description="LTC PKHA B 3 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA10" size="4" name="LTC0_PKB0_4" access="Read/Write" description="LTC PKHA B0 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA10" size="4" name="LTC0_PKB_4" access="Read/Write" description="LTC PKHA B 4 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA14" size="4" name="LTC0_PKB0_5" access="Read/Write" description="LTC PKHA B0 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA14" size="4" name="LTC0_PKB_5" access="Read/Write" description="LTC PKHA B 5 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA18" size="4" name="LTC0_PKB0_6" access="Read/Write" description="LTC PKHA B0 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA18" size="4" name="LTC0_PKB_6" access="Read/Write" description="LTC PKHA B 6 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA1C" size="4" name="LTC0_PKB0_7" access="Read/Write" description="LTC PKHA B0 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA1C" size="4" name="LTC0_PKB_7" access="Read/Write" description="LTC PKHA B 7 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA20" size="4" name="LTC0_PKB0_8" access="Read/Write" description="LTC PKHA B0 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA20" size="4" name="LTC0_PKB_8" access="Read/Write" description="LTC PKHA B 8 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA24" size="4" name="LTC0_PKB0_9" access="Read/Write" description="LTC PKHA B0 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA24" size="4" name="LTC0_PKB_9" access="Read/Write" description="LTC PKHA B 9 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA28" size="4" name="LTC0_PKB0_10" access="Read/Write" description="LTC PKHA B0 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA28" size="4" name="LTC0_PKB_10" access="Read/Write" description="LTC PKHA B 10 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA2C" size="4" name="LTC0_PKB0_11" access="Read/Write" description="LTC PKHA B0 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA2C" size="4" name="LTC0_PKB_11" access="Read/Write" description="LTC PKHA B 11 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA30" size="4" name="LTC0_PKB0_12" access="Read/Write" description="LTC PKHA B0 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA30" size="4" name="LTC0_PKB_12" access="Read/Write" description="LTC PKHA B 12 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA34" size="4" name="LTC0_PKB0_13" access="Read/Write" description="LTC PKHA B0 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA34" size="4" name="LTC0_PKB_13" access="Read/Write" description="LTC PKHA B 13 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA38" size="4" name="LTC0_PKB0_14" access="Read/Write" description="LTC PKHA B0 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA38" size="4" name="LTC0_PKB_14" access="Read/Write" description="LTC PKHA B 14 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA3C" size="4" name="LTC0_PKB0_15" access="Read/Write" description="LTC PKHA B0 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B0" description="B0 VALUE" />
    </Register>
    <Register start="+0xA3C" size="4" name="LTC0_PKB_15" access="Read/Write" description="LTC PKHA B 15 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA40" size="4" name="LTC0_PKB1_0" access="Read/Write" description="LTC PKHA B1 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA40" size="4" name="LTC0_PKB_16" access="Read/Write" description="LTC PKHA B 16 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA44" size="4" name="LTC0_PKB1_1" access="Read/Write" description="LTC PKHA B1 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA44" size="4" name="LTC0_PKB_17" access="Read/Write" description="LTC PKHA B 17 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA48" size="4" name="LTC0_PKB1_2" access="Read/Write" description="LTC PKHA B1 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA48" size="4" name="LTC0_PKB_18" access="Read/Write" description="LTC PKHA B 18 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA4C" size="4" name="LTC0_PKB1_3" access="Read/Write" description="LTC PKHA B1 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA4C" size="4" name="LTC0_PKB_19" access="Read/Write" description="LTC PKHA B 19 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA50" size="4" name="LTC0_PKB1_4" access="Read/Write" description="LTC PKHA B1 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA50" size="4" name="LTC0_PKB_20" access="Read/Write" description="LTC PKHA B 20 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA54" size="4" name="LTC0_PKB1_5" access="Read/Write" description="LTC PKHA B1 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA54" size="4" name="LTC0_PKB_21" access="Read/Write" description="LTC PKHA B 21 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA58" size="4" name="LTC0_PKB1_6" access="Read/Write" description="LTC PKHA B1 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA58" size="4" name="LTC0_PKB_22" access="Read/Write" description="LTC PKHA B 22 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA5C" size="4" name="LTC0_PKB1_7" access="Read/Write" description="LTC PKHA B1 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA5C" size="4" name="LTC0_PKB_23" access="Read/Write" description="LTC PKHA B 23 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA60" size="4" name="LTC0_PKB1_8" access="Read/Write" description="LTC PKHA B1 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA60" size="4" name="LTC0_PKB_24" access="Read/Write" description="LTC PKHA B 24 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA64" size="4" name="LTC0_PKB1_9" access="Read/Write" description="LTC PKHA B1 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA64" size="4" name="LTC0_PKB_25" access="Read/Write" description="LTC PKHA B 25 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA68" size="4" name="LTC0_PKB1_10" access="Read/Write" description="LTC PKHA B1 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA68" size="4" name="LTC0_PKB_26" access="Read/Write" description="LTC PKHA B 26 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA6C" size="4" name="LTC0_PKB1_11" access="Read/Write" description="LTC PKHA B1 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA6C" size="4" name="LTC0_PKB_27" access="Read/Write" description="LTC PKHA B 27 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA70" size="4" name="LTC0_PKB1_12" access="Read/Write" description="LTC PKHA B1 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA70" size="4" name="LTC0_PKB_28" access="Read/Write" description="LTC PKHA B 28 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA74" size="4" name="LTC0_PKB1_13" access="Read/Write" description="LTC PKHA B1 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA74" size="4" name="LTC0_PKB_29" access="Read/Write" description="LTC PKHA B 29 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA78" size="4" name="LTC0_PKB1_14" access="Read/Write" description="LTC PKHA B1 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA78" size="4" name="LTC0_PKB_30" access="Read/Write" description="LTC PKHA B 30 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA7C" size="4" name="LTC0_PKB1_15" access="Read/Write" description="LTC PKHA B1 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B1" description="B1 VALUE" />
    </Register>
    <Register start="+0xA7C" size="4" name="LTC0_PKB_31" access="Read/Write" description="LTC PKHA B 31 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA80" size="4" name="LTC0_PKB2_0" access="Read/Write" description="LTC PKHA B2 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA80" size="4" name="LTC0_PKB_32" access="Read/Write" description="LTC PKHA B 32 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA84" size="4" name="LTC0_PKB2_1" access="Read/Write" description="LTC PKHA B2 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA84" size="4" name="LTC0_PKB_33" access="Read/Write" description="LTC PKHA B 33 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA88" size="4" name="LTC0_PKB2_2" access="Read/Write" description="LTC PKHA B2 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA88" size="4" name="LTC0_PKB_34" access="Read/Write" description="LTC PKHA B 34 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA8C" size="4" name="LTC0_PKB2_3" access="Read/Write" description="LTC PKHA B2 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA8C" size="4" name="LTC0_PKB_35" access="Read/Write" description="LTC PKHA B 35 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA90" size="4" name="LTC0_PKB2_4" access="Read/Write" description="LTC PKHA B2 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA90" size="4" name="LTC0_PKB_36" access="Read/Write" description="LTC PKHA B 36 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA94" size="4" name="LTC0_PKB2_5" access="Read/Write" description="LTC PKHA B2 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA94" size="4" name="LTC0_PKB_37" access="Read/Write" description="LTC PKHA B 37 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA98" size="4" name="LTC0_PKB2_6" access="Read/Write" description="LTC PKHA B2 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA98" size="4" name="LTC0_PKB_38" access="Read/Write" description="LTC PKHA B 38 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xA9C" size="4" name="LTC0_PKB2_7" access="Read/Write" description="LTC PKHA B2 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xA9C" size="4" name="LTC0_PKB_39" access="Read/Write" description="LTC PKHA B 39 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAA0" size="4" name="LTC0_PKB2_8" access="Read/Write" description="LTC PKHA B2 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAA0" size="4" name="LTC0_PKB_40" access="Read/Write" description="LTC PKHA B 40 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAA4" size="4" name="LTC0_PKB2_9" access="Read/Write" description="LTC PKHA B2 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAA4" size="4" name="LTC0_PKB_41" access="Read/Write" description="LTC PKHA B 41 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAA8" size="4" name="LTC0_PKB2_10" access="Read/Write" description="LTC PKHA B2 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAA8" size="4" name="LTC0_PKB_42" access="Read/Write" description="LTC PKHA B 42 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAAC" size="4" name="LTC0_PKB2_11" access="Read/Write" description="LTC PKHA B2 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAAC" size="4" name="LTC0_PKB_43" access="Read/Write" description="LTC PKHA B 43 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAB0" size="4" name="LTC0_PKB2_12" access="Read/Write" description="LTC PKHA B2 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAB0" size="4" name="LTC0_PKB_44" access="Read/Write" description="LTC PKHA B 44 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAB4" size="4" name="LTC0_PKB2_13" access="Read/Write" description="LTC PKHA B2 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAB4" size="4" name="LTC0_PKB_45" access="Read/Write" description="LTC PKHA B 45 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAB8" size="4" name="LTC0_PKB2_14" access="Read/Write" description="LTC PKHA B2 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xAB8" size="4" name="LTC0_PKB_46" access="Read/Write" description="LTC PKHA B 46 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xABC" size="4" name="LTC0_PKB2_15" access="Read/Write" description="LTC PKHA B2 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B2" description="B2 VALUE" />
    </Register>
    <Register start="+0xABC" size="4" name="LTC0_PKB_47" access="Read/Write" description="LTC PKHA B 47 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAC0" size="4" name="LTC0_PKB3_0" access="Read/Write" description="LTC PKHA B3 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAC0" size="4" name="LTC0_PKB_48" access="Read/Write" description="LTC PKHA B 48 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAC4" size="4" name="LTC0_PKB3_1" access="Read/Write" description="LTC PKHA B3 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAC4" size="4" name="LTC0_PKB_49" access="Read/Write" description="LTC PKHA B 49 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAC8" size="4" name="LTC0_PKB3_2" access="Read/Write" description="LTC PKHA B3 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAC8" size="4" name="LTC0_PKB_50" access="Read/Write" description="LTC PKHA B 50 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xACC" size="4" name="LTC0_PKB3_3" access="Read/Write" description="LTC PKHA B3 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xACC" size="4" name="LTC0_PKB_51" access="Read/Write" description="LTC PKHA B 51 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAD0" size="4" name="LTC0_PKB3_4" access="Read/Write" description="LTC PKHA B3 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAD0" size="4" name="LTC0_PKB_52" access="Read/Write" description="LTC PKHA B 52 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAD4" size="4" name="LTC0_PKB3_5" access="Read/Write" description="LTC PKHA B3 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAD4" size="4" name="LTC0_PKB_53" access="Read/Write" description="LTC PKHA B 53 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAD8" size="4" name="LTC0_PKB3_6" access="Read/Write" description="LTC PKHA B3 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAD8" size="4" name="LTC0_PKB_54" access="Read/Write" description="LTC PKHA B 54 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xADC" size="4" name="LTC0_PKB3_7" access="Read/Write" description="LTC PKHA B3 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xADC" size="4" name="LTC0_PKB_55" access="Read/Write" description="LTC PKHA B 55 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAE0" size="4" name="LTC0_PKB3_8" access="Read/Write" description="LTC PKHA B3 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAE0" size="4" name="LTC0_PKB_56" access="Read/Write" description="LTC PKHA B 56 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAE4" size="4" name="LTC0_PKB3_9" access="Read/Write" description="LTC PKHA B3 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAE4" size="4" name="LTC0_PKB_57" access="Read/Write" description="LTC PKHA B 57 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAE8" size="4" name="LTC0_PKB3_10" access="Read/Write" description="LTC PKHA B3 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAE8" size="4" name="LTC0_PKB_58" access="Read/Write" description="LTC PKHA B 58 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAEC" size="4" name="LTC0_PKB3_11" access="Read/Write" description="LTC PKHA B3 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAEC" size="4" name="LTC0_PKB_59" access="Read/Write" description="LTC PKHA B 59 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAF0" size="4" name="LTC0_PKB3_12" access="Read/Write" description="LTC PKHA B3 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAF0" size="4" name="LTC0_PKB_60" access="Read/Write" description="LTC PKHA B 60 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAF4" size="4" name="LTC0_PKB3_13" access="Read/Write" description="LTC PKHA B3 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAF4" size="4" name="LTC0_PKB_61" access="Read/Write" description="LTC PKHA B 61 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAF8" size="4" name="LTC0_PKB3_14" access="Read/Write" description="LTC PKHA B3 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAF8" size="4" name="LTC0_PKB_62" access="Read/Write" description="LTC PKHA B 62 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xAFC" size="4" name="LTC0_PKB3_15" access="Read/Write" description="LTC PKHA B3 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_B3" description="B3 VALUE" />
    </Register>
    <Register start="+0xAFC" size="4" name="LTC0_PKB_63" access="Read/Write" description="LTC PKHA B 63 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC00" size="4" name="LTC0_PKN0_0" access="Read/Write" description="LTC PKHA N0 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC00" size="4" name="LTC0_PKN_0" access="Read/Write" description="LTC PKHA N 0 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC04" size="4" name="LTC0_PKN0_1" access="Read/Write" description="LTC PKHA N0 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC04" size="4" name="LTC0_PKN_1" access="Read/Write" description="LTC PKHA N 1 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC08" size="4" name="LTC0_PKN0_2" access="Read/Write" description="LTC PKHA N0 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC08" size="4" name="LTC0_PKN_2" access="Read/Write" description="LTC PKHA N 2 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC0C" size="4" name="LTC0_PKN0_3" access="Read/Write" description="LTC PKHA N0 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC0C" size="4" name="LTC0_PKN_3" access="Read/Write" description="LTC PKHA N 3 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC10" size="4" name="LTC0_PKN0_4" access="Read/Write" description="LTC PKHA N0 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC10" size="4" name="LTC0_PKN_4" access="Read/Write" description="LTC PKHA N 4 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC14" size="4" name="LTC0_PKN0_5" access="Read/Write" description="LTC PKHA N0 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC14" size="4" name="LTC0_PKN_5" access="Read/Write" description="LTC PKHA N 5 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC18" size="4" name="LTC0_PKN0_6" access="Read/Write" description="LTC PKHA N0 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC18" size="4" name="LTC0_PKN_6" access="Read/Write" description="LTC PKHA N 6 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC1C" size="4" name="LTC0_PKN0_7" access="Read/Write" description="LTC PKHA N0 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC1C" size="4" name="LTC0_PKN_7" access="Read/Write" description="LTC PKHA N 7 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC20" size="4" name="LTC0_PKN0_8" access="Read/Write" description="LTC PKHA N0 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC20" size="4" name="LTC0_PKN_8" access="Read/Write" description="LTC PKHA N 8 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC24" size="4" name="LTC0_PKN0_9" access="Read/Write" description="LTC PKHA N0 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC24" size="4" name="LTC0_PKN_9" access="Read/Write" description="LTC PKHA N 9 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC28" size="4" name="LTC0_PKN0_10" access="Read/Write" description="LTC PKHA N0 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC28" size="4" name="LTC0_PKN_10" access="Read/Write" description="LTC PKHA N 10 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC2C" size="4" name="LTC0_PKN0_11" access="Read/Write" description="LTC PKHA N0 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC2C" size="4" name="LTC0_PKN_11" access="Read/Write" description="LTC PKHA N 11 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC30" size="4" name="LTC0_PKN0_12" access="Read/Write" description="LTC PKHA N0 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC30" size="4" name="LTC0_PKN_12" access="Read/Write" description="LTC PKHA N 12 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC34" size="4" name="LTC0_PKN0_13" access="Read/Write" description="LTC PKHA N0 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC34" size="4" name="LTC0_PKN_13" access="Read/Write" description="LTC PKHA N 13 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC38" size="4" name="LTC0_PKN0_14" access="Read/Write" description="LTC PKHA N0 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC38" size="4" name="LTC0_PKN_14" access="Read/Write" description="LTC PKHA N 14 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC3C" size="4" name="LTC0_PKN0_15" access="Read/Write" description="LTC PKHA N0 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N0" description="N0 VALUE" />
    </Register>
    <Register start="+0xC3C" size="4" name="LTC0_PKN_15" access="Read/Write" description="LTC PKHA N 15 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC40" size="4" name="LTC0_PKN1_0" access="Read/Write" description="LTC PKHA N1 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC40" size="4" name="LTC0_PKN_16" access="Read/Write" description="LTC PKHA N 16 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC44" size="4" name="LTC0_PKN1_1" access="Read/Write" description="LTC PKHA N1 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC44" size="4" name="LTC0_PKN_17" access="Read/Write" description="LTC PKHA N 17 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC48" size="4" name="LTC0_PKN1_2" access="Read/Write" description="LTC PKHA N1 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC48" size="4" name="LTC0_PKN_18" access="Read/Write" description="LTC PKHA N 18 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC4C" size="4" name="LTC0_PKN1_3" access="Read/Write" description="LTC PKHA N1 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC4C" size="4" name="LTC0_PKN_19" access="Read/Write" description="LTC PKHA N 19 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC50" size="4" name="LTC0_PKN1_4" access="Read/Write" description="LTC PKHA N1 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC50" size="4" name="LTC0_PKN_20" access="Read/Write" description="LTC PKHA N 20 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC54" size="4" name="LTC0_PKN1_5" access="Read/Write" description="LTC PKHA N1 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC54" size="4" name="LTC0_PKN_21" access="Read/Write" description="LTC PKHA N 21 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC58" size="4" name="LTC0_PKN1_6" access="Read/Write" description="LTC PKHA N1 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC58" size="4" name="LTC0_PKN_22" access="Read/Write" description="LTC PKHA N 22 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC5C" size="4" name="LTC0_PKN1_7" access="Read/Write" description="LTC PKHA N1 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC5C" size="4" name="LTC0_PKN_23" access="Read/Write" description="LTC PKHA N 23 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC60" size="4" name="LTC0_PKN1_8" access="Read/Write" description="LTC PKHA N1 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC60" size="4" name="LTC0_PKN_24" access="Read/Write" description="LTC PKHA N 24 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC64" size="4" name="LTC0_PKN1_9" access="Read/Write" description="LTC PKHA N1 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC64" size="4" name="LTC0_PKN_25" access="Read/Write" description="LTC PKHA N 25 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC68" size="4" name="LTC0_PKN1_10" access="Read/Write" description="LTC PKHA N1 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC68" size="4" name="LTC0_PKN_26" access="Read/Write" description="LTC PKHA N 26 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC6C" size="4" name="LTC0_PKN1_11" access="Read/Write" description="LTC PKHA N1 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC6C" size="4" name="LTC0_PKN_27" access="Read/Write" description="LTC PKHA N 27 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC70" size="4" name="LTC0_PKN1_12" access="Read/Write" description="LTC PKHA N1 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC70" size="4" name="LTC0_PKN_28" access="Read/Write" description="LTC PKHA N 28 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC74" size="4" name="LTC0_PKN1_13" access="Read/Write" description="LTC PKHA N1 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC74" size="4" name="LTC0_PKN_29" access="Read/Write" description="LTC PKHA N 29 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC78" size="4" name="LTC0_PKN1_14" access="Read/Write" description="LTC PKHA N1 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC78" size="4" name="LTC0_PKN_30" access="Read/Write" description="LTC PKHA N 30 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC7C" size="4" name="LTC0_PKN1_15" access="Read/Write" description="LTC PKHA N1 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N1" description="N1 VALUE" />
    </Register>
    <Register start="+0xC7C" size="4" name="LTC0_PKN_31" access="Read/Write" description="LTC PKHA N 31 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC80" size="4" name="LTC0_PKN2_0" access="Read/Write" description="LTC PKHA N2 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC80" size="4" name="LTC0_PKN_32" access="Read/Write" description="LTC PKHA N 32 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC84" size="4" name="LTC0_PKN2_1" access="Read/Write" description="LTC PKHA N2 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC84" size="4" name="LTC0_PKN_33" access="Read/Write" description="LTC PKHA N 33 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC88" size="4" name="LTC0_PKN2_2" access="Read/Write" description="LTC PKHA N2 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC88" size="4" name="LTC0_PKN_34" access="Read/Write" description="LTC PKHA N 34 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC8C" size="4" name="LTC0_PKN2_3" access="Read/Write" description="LTC PKHA N2 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC8C" size="4" name="LTC0_PKN_35" access="Read/Write" description="LTC PKHA N 35 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC90" size="4" name="LTC0_PKN2_4" access="Read/Write" description="LTC PKHA N2 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC90" size="4" name="LTC0_PKN_36" access="Read/Write" description="LTC PKHA N 36 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC94" size="4" name="LTC0_PKN2_5" access="Read/Write" description="LTC PKHA N2 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC94" size="4" name="LTC0_PKN_37" access="Read/Write" description="LTC PKHA N 37 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC98" size="4" name="LTC0_PKN2_6" access="Read/Write" description="LTC PKHA N2 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC98" size="4" name="LTC0_PKN_38" access="Read/Write" description="LTC PKHA N 38 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC9C" size="4" name="LTC0_PKN2_7" access="Read/Write" description="LTC PKHA N2 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xC9C" size="4" name="LTC0_PKN_39" access="Read/Write" description="LTC PKHA N 39 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCA0" size="4" name="LTC0_PKN2_8" access="Read/Write" description="LTC PKHA N2 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCA0" size="4" name="LTC0_PKN_40" access="Read/Write" description="LTC PKHA N 40 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCA4" size="4" name="LTC0_PKN2_9" access="Read/Write" description="LTC PKHA N2 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCA4" size="4" name="LTC0_PKN_41" access="Read/Write" description="LTC PKHA N 41 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCA8" size="4" name="LTC0_PKN2_10" access="Read/Write" description="LTC PKHA N2 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCA8" size="4" name="LTC0_PKN_42" access="Read/Write" description="LTC PKHA N 42 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCAC" size="4" name="LTC0_PKN2_11" access="Read/Write" description="LTC PKHA N2 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCAC" size="4" name="LTC0_PKN_43" access="Read/Write" description="LTC PKHA N 43 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCB0" size="4" name="LTC0_PKN2_12" access="Read/Write" description="LTC PKHA N2 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCB0" size="4" name="LTC0_PKN_44" access="Read/Write" description="LTC PKHA N 44 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCB4" size="4" name="LTC0_PKN2_13" access="Read/Write" description="LTC PKHA N2 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCB4" size="4" name="LTC0_PKN_45" access="Read/Write" description="LTC PKHA N 45 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCB8" size="4" name="LTC0_PKN2_14" access="Read/Write" description="LTC PKHA N2 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCB8" size="4" name="LTC0_PKN_46" access="Read/Write" description="LTC PKHA N 46 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCBC" size="4" name="LTC0_PKN2_15" access="Read/Write" description="LTC PKHA N2 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N2" description="N2 VALUE" />
    </Register>
    <Register start="+0xCBC" size="4" name="LTC0_PKN_47" access="Read/Write" description="LTC PKHA N 47 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCC0" size="4" name="LTC0_PKN3_0" access="Read/Write" description="LTC PKHA N3 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCC0" size="4" name="LTC0_PKN_48" access="Read/Write" description="LTC PKHA N 48 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCC4" size="4" name="LTC0_PKN3_1" access="Read/Write" description="LTC PKHA N3 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCC4" size="4" name="LTC0_PKN_49" access="Read/Write" description="LTC PKHA N 49 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCC8" size="4" name="LTC0_PKN3_2" access="Read/Write" description="LTC PKHA N3 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCC8" size="4" name="LTC0_PKN_50" access="Read/Write" description="LTC PKHA N 50 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCCC" size="4" name="LTC0_PKN3_3" access="Read/Write" description="LTC PKHA N3 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCCC" size="4" name="LTC0_PKN_51" access="Read/Write" description="LTC PKHA N 51 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCD0" size="4" name="LTC0_PKN3_4" access="Read/Write" description="LTC PKHA N3 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCD0" size="4" name="LTC0_PKN_52" access="Read/Write" description="LTC PKHA N 52 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCD4" size="4" name="LTC0_PKN3_5" access="Read/Write" description="LTC PKHA N3 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCD4" size="4" name="LTC0_PKN_53" access="Read/Write" description="LTC PKHA N 53 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCD8" size="4" name="LTC0_PKN3_6" access="Read/Write" description="LTC PKHA N3 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCD8" size="4" name="LTC0_PKN_54" access="Read/Write" description="LTC PKHA N 54 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCDC" size="4" name="LTC0_PKN3_7" access="Read/Write" description="LTC PKHA N3 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCDC" size="4" name="LTC0_PKN_55" access="Read/Write" description="LTC PKHA N 55 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCE0" size="4" name="LTC0_PKN3_8" access="Read/Write" description="LTC PKHA N3 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCE0" size="4" name="LTC0_PKN_56" access="Read/Write" description="LTC PKHA N 56 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCE4" size="4" name="LTC0_PKN3_9" access="Read/Write" description="LTC PKHA N3 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCE4" size="4" name="LTC0_PKN_57" access="Read/Write" description="LTC PKHA N 57 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCE8" size="4" name="LTC0_PKN3_10" access="Read/Write" description="LTC PKHA N3 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCE8" size="4" name="LTC0_PKN_58" access="Read/Write" description="LTC PKHA N 58 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCEC" size="4" name="LTC0_PKN3_11" access="Read/Write" description="LTC PKHA N3 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCEC" size="4" name="LTC0_PKN_59" access="Read/Write" description="LTC PKHA N 59 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCF0" size="4" name="LTC0_PKN3_12" access="Read/Write" description="LTC PKHA N3 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCF0" size="4" name="LTC0_PKN_60" access="Read/Write" description="LTC PKHA N 60 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCF4" size="4" name="LTC0_PKN3_13" access="Read/Write" description="LTC PKHA N3 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCF4" size="4" name="LTC0_PKN_61" access="Read/Write" description="LTC PKHA N 61 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCF8" size="4" name="LTC0_PKN3_14" access="Read/Write" description="LTC PKHA N3 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCF8" size="4" name="LTC0_PKN_62" access="Read/Write" description="LTC PKHA N 62 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xCFC" size="4" name="LTC0_PKN3_15" access="Read/Write" description="LTC PKHA N3 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_N3" description="N3 VALUE" />
    </Register>
    <Register start="+0xCFC" size="4" name="LTC0_PKN_63" access="Read/Write" description="LTC PKHA N 63 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE00" size="4" name="LTC0_PKE0_0" access="Read/Write" description="LTC PKHA E0 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE00" size="4" name="LTC0_PKE_0" access="Read/Write" description="LTC PKHA E 0 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE04" size="4" name="LTC0_PKE0_1" access="Read/Write" description="LTC PKHA E0 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE04" size="4" name="LTC0_PKE_1" access="Read/Write" description="LTC PKHA E 1 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE08" size="4" name="LTC0_PKE0_2" access="Read/Write" description="LTC PKHA E0 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE08" size="4" name="LTC0_PKE_2" access="Read/Write" description="LTC PKHA E 2 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE0C" size="4" name="LTC0_PKE0_3" access="Read/Write" description="LTC PKHA E0 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE0C" size="4" name="LTC0_PKE_3" access="Read/Write" description="LTC PKHA E 3 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE10" size="4" name="LTC0_PKE0_4" access="Read/Write" description="LTC PKHA E0 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE10" size="4" name="LTC0_PKE_4" access="Read/Write" description="LTC PKHA E 4 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE14" size="4" name="LTC0_PKE0_5" access="Read/Write" description="LTC PKHA E0 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE14" size="4" name="LTC0_PKE_5" access="Read/Write" description="LTC PKHA E 5 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE18" size="4" name="LTC0_PKE0_6" access="Read/Write" description="LTC PKHA E0 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE18" size="4" name="LTC0_PKE_6" access="Read/Write" description="LTC PKHA E 6 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE1C" size="4" name="LTC0_PKE0_7" access="Read/Write" description="LTC PKHA E0 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE1C" size="4" name="LTC0_PKE_7" access="Read/Write" description="LTC PKHA E 7 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE20" size="4" name="LTC0_PKE0_8" access="Read/Write" description="LTC PKHA E0 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE20" size="4" name="LTC0_PKE_8" access="Read/Write" description="LTC PKHA E 8 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE24" size="4" name="LTC0_PKE0_9" access="Read/Write" description="LTC PKHA E0 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE24" size="4" name="LTC0_PKE_9" access="Read/Write" description="LTC PKHA E 9 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE28" size="4" name="LTC0_PKE0_10" access="Read/Write" description="LTC PKHA E0 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE28" size="4" name="LTC0_PKE_10" access="Read/Write" description="LTC PKHA E 10 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE2C" size="4" name="LTC0_PKE0_11" access="Read/Write" description="LTC PKHA E0 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE2C" size="4" name="LTC0_PKE_11" access="Read/Write" description="LTC PKHA E 11 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE30" size="4" name="LTC0_PKE0_12" access="Read/Write" description="LTC PKHA E0 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE30" size="4" name="LTC0_PKE_12" access="Read/Write" description="LTC PKHA E 12 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE34" size="4" name="LTC0_PKE0_13" access="Read/Write" description="LTC PKHA E0 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE34" size="4" name="LTC0_PKE_13" access="Read/Write" description="LTC PKHA E 13 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE38" size="4" name="LTC0_PKE0_14" access="Read/Write" description="LTC PKHA E0 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE38" size="4" name="LTC0_PKE_14" access="Read/Write" description="LTC PKHA E 14 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE3C" size="4" name="LTC0_PKE0_15" access="Read/Write" description="LTC PKHA E0 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E0" description="E0 VALUE" />
    </Register>
    <Register start="+0xE3C" size="4" name="LTC0_PKE_15" access="Read/Write" description="LTC PKHA E 15 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE40" size="4" name="LTC0_PKE1_0" access="Read/Write" description="LTC PKHA E1 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE40" size="4" name="LTC0_PKE_16" access="Read/Write" description="LTC PKHA E 16 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE44" size="4" name="LTC0_PKE1_1" access="Read/Write" description="LTC PKHA E1 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE44" size="4" name="LTC0_PKE_17" access="Read/Write" description="LTC PKHA E 17 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE48" size="4" name="LTC0_PKE1_2" access="Read/Write" description="LTC PKHA E1 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE48" size="4" name="LTC0_PKE_18" access="Read/Write" description="LTC PKHA E 18 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE4C" size="4" name="LTC0_PKE1_3" access="Read/Write" description="LTC PKHA E1 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE4C" size="4" name="LTC0_PKE_19" access="Read/Write" description="LTC PKHA E 19 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE50" size="4" name="LTC0_PKE1_4" access="Read/Write" description="LTC PKHA E1 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE50" size="4" name="LTC0_PKE_20" access="Read/Write" description="LTC PKHA E 20 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE54" size="4" name="LTC0_PKE1_5" access="Read/Write" description="LTC PKHA E1 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE54" size="4" name="LTC0_PKE_21" access="Read/Write" description="LTC PKHA E 21 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE58" size="4" name="LTC0_PKE1_6" access="Read/Write" description="LTC PKHA E1 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE58" size="4" name="LTC0_PKE_22" access="Read/Write" description="LTC PKHA E 22 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE5C" size="4" name="LTC0_PKE1_7" access="Read/Write" description="LTC PKHA E1 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE5C" size="4" name="LTC0_PKE_23" access="Read/Write" description="LTC PKHA E 23 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE60" size="4" name="LTC0_PKE1_8" access="Read/Write" description="LTC PKHA E1 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE60" size="4" name="LTC0_PKE_24" access="Read/Write" description="LTC PKHA E 24 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE64" size="4" name="LTC0_PKE1_9" access="Read/Write" description="LTC PKHA E1 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE64" size="4" name="LTC0_PKE_25" access="Read/Write" description="LTC PKHA E 25 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE68" size="4" name="LTC0_PKE1_10" access="Read/Write" description="LTC PKHA E1 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE68" size="4" name="LTC0_PKE_26" access="Read/Write" description="LTC PKHA E 26 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE6C" size="4" name="LTC0_PKE1_11" access="Read/Write" description="LTC PKHA E1 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE6C" size="4" name="LTC0_PKE_27" access="Read/Write" description="LTC PKHA E 27 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE70" size="4" name="LTC0_PKE1_12" access="Read/Write" description="LTC PKHA E1 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE70" size="4" name="LTC0_PKE_28" access="Read/Write" description="LTC PKHA E 28 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE74" size="4" name="LTC0_PKE1_13" access="Read/Write" description="LTC PKHA E1 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE74" size="4" name="LTC0_PKE_29" access="Read/Write" description="LTC PKHA E 29 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE78" size="4" name="LTC0_PKE1_14" access="Read/Write" description="LTC PKHA E1 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE78" size="4" name="LTC0_PKE_30" access="Read/Write" description="LTC PKHA E 30 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE7C" size="4" name="LTC0_PKE1_15" access="Read/Write" description="LTC PKHA E1 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E1" description="E1 VALUE" />
    </Register>
    <Register start="+0xE7C" size="4" name="LTC0_PKE_31" access="Read/Write" description="LTC PKHA E 31 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE80" size="4" name="LTC0_PKE2_0" access="Read/Write" description="LTC PKHA E2 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE80" size="4" name="LTC0_PKE_32" access="Read/Write" description="LTC PKHA E 32 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE84" size="4" name="LTC0_PKE2_1" access="Read/Write" description="LTC PKHA E2 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE84" size="4" name="LTC0_PKE_33" access="Read/Write" description="LTC PKHA E 33 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE88" size="4" name="LTC0_PKE2_2" access="Read/Write" description="LTC PKHA E2 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE88" size="4" name="LTC0_PKE_34" access="Read/Write" description="LTC PKHA E 34 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE8C" size="4" name="LTC0_PKE2_3" access="Read/Write" description="LTC PKHA E2 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE8C" size="4" name="LTC0_PKE_35" access="Read/Write" description="LTC PKHA E 35 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE90" size="4" name="LTC0_PKE2_4" access="Read/Write" description="LTC PKHA E2 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE90" size="4" name="LTC0_PKE_36" access="Read/Write" description="LTC PKHA E 36 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE94" size="4" name="LTC0_PKE2_5" access="Read/Write" description="LTC PKHA E2 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE94" size="4" name="LTC0_PKE_37" access="Read/Write" description="LTC PKHA E 37 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE98" size="4" name="LTC0_PKE2_6" access="Read/Write" description="LTC PKHA E2 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE98" size="4" name="LTC0_PKE_38" access="Read/Write" description="LTC PKHA E 38 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xE9C" size="4" name="LTC0_PKE2_7" access="Read/Write" description="LTC PKHA E2 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xE9C" size="4" name="LTC0_PKE_39" access="Read/Write" description="LTC PKHA E 39 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEA0" size="4" name="LTC0_PKE2_8" access="Read/Write" description="LTC PKHA E2 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEA0" size="4" name="LTC0_PKE_40" access="Read/Write" description="LTC PKHA E 40 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEA4" size="4" name="LTC0_PKE2_9" access="Read/Write" description="LTC PKHA E2 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEA4" size="4" name="LTC0_PKE_41" access="Read/Write" description="LTC PKHA E 41 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEA8" size="4" name="LTC0_PKE2_10" access="Read/Write" description="LTC PKHA E2 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEA8" size="4" name="LTC0_PKE_42" access="Read/Write" description="LTC PKHA E 42 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEAC" size="4" name="LTC0_PKE2_11" access="Read/Write" description="LTC PKHA E2 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEAC" size="4" name="LTC0_PKE_43" access="Read/Write" description="LTC PKHA E 43 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEB0" size="4" name="LTC0_PKE2_12" access="Read/Write" description="LTC PKHA E2 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEB0" size="4" name="LTC0_PKE_44" access="Read/Write" description="LTC PKHA E 44 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEB4" size="4" name="LTC0_PKE2_13" access="Read/Write" description="LTC PKHA E2 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEB4" size="4" name="LTC0_PKE_45" access="Read/Write" description="LTC PKHA E 45 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEB8" size="4" name="LTC0_PKE2_14" access="Read/Write" description="LTC PKHA E2 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEB8" size="4" name="LTC0_PKE_46" access="Read/Write" description="LTC PKHA E 46 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEBC" size="4" name="LTC0_PKE2_15" access="Read/Write" description="LTC PKHA E2 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E2" description="E2 VALUE" />
    </Register>
    <Register start="+0xEBC" size="4" name="LTC0_PKE_47" access="Read/Write" description="LTC PKHA E 47 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEC0" size="4" name="LTC0_PKE3_0" access="Read/Write" description="LTC PKHA E3 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEC0" size="4" name="LTC0_PKE_48" access="Read/Write" description="LTC PKHA E 48 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEC4" size="4" name="LTC0_PKE3_1" access="Read/Write" description="LTC PKHA E3 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEC4" size="4" name="LTC0_PKE_49" access="Read/Write" description="LTC PKHA E 49 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEC8" size="4" name="LTC0_PKE3_2" access="Read/Write" description="LTC PKHA E3 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEC8" size="4" name="LTC0_PKE_50" access="Read/Write" description="LTC PKHA E 50 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xECC" size="4" name="LTC0_PKE3_3" access="Read/Write" description="LTC PKHA E3 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xECC" size="4" name="LTC0_PKE_51" access="Read/Write" description="LTC PKHA E 51 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xED0" size="4" name="LTC0_PKE3_4" access="Read/Write" description="LTC PKHA E3 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xED0" size="4" name="LTC0_PKE_52" access="Read/Write" description="LTC PKHA E 52 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xED4" size="4" name="LTC0_PKE3_5" access="Read/Write" description="LTC PKHA E3 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xED4" size="4" name="LTC0_PKE_53" access="Read/Write" description="LTC PKHA E 53 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xED8" size="4" name="LTC0_PKE3_6" access="Read/Write" description="LTC PKHA E3 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xED8" size="4" name="LTC0_PKE_54" access="Read/Write" description="LTC PKHA E 54 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEDC" size="4" name="LTC0_PKE3_7" access="Read/Write" description="LTC PKHA E3 7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEDC" size="4" name="LTC0_PKE_55" access="Read/Write" description="LTC PKHA E 55 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEE0" size="4" name="LTC0_PKE3_8" access="Read/Write" description="LTC PKHA E3 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEE0" size="4" name="LTC0_PKE_56" access="Read/Write" description="LTC PKHA E 56 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEE4" size="4" name="LTC0_PKE3_9" access="Read/Write" description="LTC PKHA E3 9 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEE4" size="4" name="LTC0_PKE_57" access="Read/Write" description="LTC PKHA E 57 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEE8" size="4" name="LTC0_PKE3_10" access="Read/Write" description="LTC PKHA E3 10 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEE8" size="4" name="LTC0_PKE_58" access="Read/Write" description="LTC PKHA E 58 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEEC" size="4" name="LTC0_PKE3_11" access="Read/Write" description="LTC PKHA E3 11 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEEC" size="4" name="LTC0_PKE_59" access="Read/Write" description="LTC PKHA E 59 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEF0" size="4" name="LTC0_PKE3_12" access="Read/Write" description="LTC PKHA E3 12 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEF0" size="4" name="LTC0_PKE_60" access="Read/Write" description="LTC PKHA E 60 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEF4" size="4" name="LTC0_PKE3_13" access="Read/Write" description="LTC PKHA E3 13 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEF4" size="4" name="LTC0_PKE_61" access="Read/Write" description="LTC PKHA E 61 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEF8" size="4" name="LTC0_PKE3_14" access="Read/Write" description="LTC PKHA E3 14 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEF8" size="4" name="LTC0_PKE_62" access="Read/Write" description="LTC PKHA E 62 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xEFC" size="4" name="LTC0_PKE3_15" access="Read/Write" description="LTC PKHA E3 15 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PKHA_E3" description="E3 VALUE" />
    </Register>
    <Register start="+0xEFC" size="4" name="LTC0_PKE_63" access="Read/Write" description="LTC PKHA E 63 Register" reset_value="0" reset_mask="0xFFFFFFFF" />
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40052000" description="Generation 2008 Watchdog Timer">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" description="Watchdog Status and Control Register High" reset_value="0x1D3" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN" description="Enables or disables the WDOG's operation">
        <Enum name="0" start="0b0" description="WDOG is disabled." />
        <Enum name="1" start="0b1" description="WDOG is enabled." />
      </BitField>
      <BitField start="1" size="1" name="CLKSRC" description="Selects clock source for the WDOG timer and other internal timing operations.">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ." />
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source." />
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN" description="Used to enable the debug breadcrumbs feature">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only." />
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset." />
      </BitField>
      <BitField start="3" size="1" name="WINEN" description="Enables Windowing mode.">
        <Enum name="0" start="0b0" description="Windowing mode is disabled." />
        <Enum name="1" start="0b1" description="Windowing mode is enabled." />
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE" description="Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers." />
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating." />
      </BitField>
      <BitField start="5" size="1" name="DBGEN" description="Enables or disables WDOG in Debug mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode." />
      </BitField>
      <BitField start="6" size="1" name="STOPEN" description="Enables or disables WDOG in Stop mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="WAITEN" description="Enables or disables WDOG in Wait mode.">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Wait mode." />
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Wait mode." />
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG" description="Puts the watchdog in the functional test mode" />
      <BitField start="11" size="1" name="TESTSEL" description="Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer.">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test." />
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing." />
      </BitField>
      <BitField start="12" size="2" name="BYTESEL" description="This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.">
        <Enum name="00" start="0b00" description="Byte 0 selected" />
        <Enum name="01" start="0b01" description="Byte 1 selected" />
        <Enum name="10" start="0b10" description="Byte 2 selected" />
        <Enum name="11" start="0b11" description="Byte 3 selected" />
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG" description="Allows the WDOG's functional test mode to be disabled permanently">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled." />
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" description="Watchdog Status and Control Register Low" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG" description="Interrupt flag" />
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" description="Watchdog Time-out Value Register High" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH" description="Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" description="Watchdog Time-out Value Register Low" reset_value="0x4B4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW" description="Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer" />
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" description="Watchdog Window Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH" description="Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" description="Watchdog Window Register Low" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW" description="Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog" />
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" description="Watchdog Refresh register" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH" description="Watchdog refresh register" />
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" description="Watchdog Unlock register" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK" description="Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again" />
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" description="Watchdog Timer Output Register High" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH" description="Shows the value of the upper 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" description="Watchdog Timer Output Register Low" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW" description="Shows the value of the lower 16 bits of the watchdog timer." />
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" description="Watchdog Reset Count register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT" description="Counts the number of times the watchdog resets the system" />
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" description="Watchdog Prescaler register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL" description="3-bit prescaler for the watchdog clock source" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART0" start="0x40054000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART0_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART0_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART0_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART0_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART0_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART0_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART0_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART0_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x40055000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART1_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART1_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART1_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART1_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART1_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART1_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART1_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART1_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x40056000" description="Universal Asynchronous Receiver/Transmitter">
    <Register start="+0" size="4" name="LPUART2_BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="0" start="0b0" description="One stop bit." />
        <Enum name="1" start="0b1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[RXEDGIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from LPUART_STAT[LBKDIF] disabled (use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when LPUART_STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported" />
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="00" start="0b00" description="Address Match Wakeup" />
        <Enum name="01" start="0b01" description="Idle Match Wakeup" />
        <Enum name="10" start="0b10" description="Match On and Match Off" />
        <Enum name="11" start="0b11" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="0" start="0b0" description="DMA request disabled." />
        <Enum name="1" start="0b1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio" />
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="0" start="0b0" description="Normal operation." />
        <Enum name="1" start="0b1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPUART2_STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA2" />
        <Enum name="1" start="0b1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="0" start="0b0" description="Received data is not equal to MA1" />
        <Enum name="1" start="0b1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="0" start="0b0" description="No parity error." />
        <Enum name="1" start="0b1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="1" start="0b1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="0" start="0b0" description="No noise detected." />
        <Enum name="1" start="0b1" description="Noise detected in the received character in LPUART_DATA." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="0" start="0b0" description="No overrun." />
        <Enum name="1" start="0b1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="0" start="0b0" description="No idle line detected." />
        <Enum name="1" start="0b1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="0" start="0b0" description="Receive data buffer empty." />
        <Enum name="1" start="0b1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="0" start="0b0" description="Transmit data buffer full." />
        <Enum name="1" start="0b1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="0" start="0b0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="1" start="0b1" description="LPUART receiver active (LPUART_RX input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)." />
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not get set when an address does not match." />
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does get set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="0" start="0b0" description="Receive data not inverted." />
        <Enum name="1" start="0b1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="LPUART_RX Pin Active Edge Interrupt Flag">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred." />
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="0" start="0b0" description="No LIN break character has been detected." />
        <Enum name="1" start="0b1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPUART2_CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="0" start="0b0" description="Even parity." />
        <Enum name="1" start="0b1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking." />
        <Enum name="1" start="0b1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit." />
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="0" start="0b0" description="Configures RWU for idle-line wakeup." />
        <Enum name="1" start="0b1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the LPUART_RX pin." />
        <Enum name="1" start="0b1" description="Single-wire LPUART mode where the LPUART_TX pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="LPUART is enabled in Doze mode." />
        <Enum name="1" start="0b1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="0" start="0b0" description="Normal operation - LPUART_RX and LPUART_TX use separate pins." />
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="000" start="0b000" description="1 idle character" />
        <Enum name="001" start="0b001" description="2 idle characters" />
        <Enum name="010" start="0b010" description="4 idle characters" />
        <Enum name="011" start="0b011" description="8 idle characters" />
        <Enum name="100" start="0b100" description="16 idle characters" />
        <Enum name="101" start="0b101" description="32 idle characters" />
        <Enum name="110" start="0b110" description="64 idle characters" />
        <Enum name="111" start="0b111" description="128 idle characters" />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA2F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="0" start="0b0" description="MA1F interrupt disabled" />
        <Enum name="1" start="0b1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="0" start="0b0" description="Normal transmitter operation." />
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="0" start="0b0" description="Normal receiver operation." />
        <Enum name="1" start="0b1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="0" start="0b0" description="Receiver disabled." />
        <Enum name="1" start="0b1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="0" start="0b0" description="Transmitter disabled." />
        <Enum name="1" start="0b1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling." />
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="0" start="0b0" description="Transmit data not inverted." />
        <Enum name="1" start="0b1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="LPUART_TX Pin Direction in Single-Wire Mode">
        <Enum name="0" start="0b0" description="LPUART_TX pin is an input in single-wire mode." />
        <Enum name="1" start="0b1" description="LPUART_TX pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0xC" size="4" name="LPUART2_DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="Read receive data buffer 0 or write transmit data buffer 0." />
      <BitField start="1" size="1" name="R1T1" description="Read receive data buffer 1 or write transmit data buffer 1." />
      <BitField start="2" size="1" name="R2T2" description="Read receive data buffer 2 or write transmit data buffer 2." />
      <BitField start="3" size="1" name="R3T3" description="Read receive data buffer 3 or write transmit data buffer 3." />
      <BitField start="4" size="1" name="R4T4" description="Read receive data buffer 4 or write transmit data buffer 4." />
      <BitField start="5" size="1" name="R5T5" description="Read receive data buffer 5 or write transmit data buffer 5." />
      <BitField start="6" size="1" name="R6T6" description="Read receive data buffer 6 or write transmit data buffer 6." />
      <BitField start="7" size="1" name="R7T7" description="Read receive data buffer 7 or write transmit data buffer 7." />
      <BitField start="8" size="1" name="R8T8" description="Read receive data buffer 8 or write transmit data buffer 8." />
      <BitField start="9" size="1" name="R9T9" description="Read receive data buffer 9 or write transmit data buffer 9." />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="0" start="0b0" description="Receiver was not idle before receiving this character." />
        <Enum name="1" start="0b1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="0" start="0b0" description="Receive buffer contains valid data." />
        <Enum name="1" start="0b1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="0" start="0b0" description="The dataword was received without a frame error on read, transmit a normal character on write." />
        <Enum name="1" start="0b1" description="The dataword was received with a frame error, transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="The current received dataword contained in DATA[R9:R0] was received with a parity error.">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error." />
        <Enum name="1" start="0b1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="The current received dataword contained in DATA[R9:R0] was received with noise.">
        <Enum name="0" start="0b0" description="The dataword was received without noise." />
        <Enum name="1" start="0b1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="LPUART2_MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x14" size="4" name="LPUART2_MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter." />
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS." />
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low." />
        <Enum name="1" start="0b1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS." />
        <Enum name="1" start="0b1" description="RTS assertion is configured by the RTSWATER field" />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="0" start="0b0" description="CTS input is sampled at the start of each character." />
        <Enum name="1" start="0b1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="0" start="0b0" description="CTS input is the LPUART_CTS pin." />
        <Enum name="1" start="0b1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="8" name="RTSWATER" description="Receive RTS Configuration">
        <Enum name="0" start="0b0" description="RTS asserts when the receiver FIFO is full or receiving a character that causes the FIFO to become full." />
        <Enum name="1" start="0b1" description="RTS asserts when the receive FIFO is less than or equal to the RXWATER configuration and negates when the receive FIFO is greater than the RXWATER configuration." />
      </BitField>
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="00" start="0b00" description="1/OSR." />
        <Enum name="01" start="0b01" description="2/OSR." />
        <Enum name="10" start="0b10" description="3/OSR." />
        <Enum name="11" start="0b11" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="0" start="0b0" description="IR disabled." />
        <Enum name="1" start="0b1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="LPUART2_FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)" />
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO. Buffer Depth">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="111" start="0b111" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)." />
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="000" start="0b000" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="001" start="0b001" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="010" start="0b010" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="011" start="0b011" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="100" start="0b100" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="101" start="0b101" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="110" start="0b110" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="111" start="0b111" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="0" start="0b0" description="No flush operation occurs." />
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Receive buffer is not empty." />
        <Enum name="1" start="0b1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty." />
        <Enum name="1" start="0b1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="LPUART2_WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="8" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="8" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="8" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="QuadSPI0" start="0x4005A000" description="QuadSPI">
    <Register start="+0" size="4" name="QuadSPI0_MCR" access="Read/Write" description="Module Configuration Register" reset_value="0xF400C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWRSTSD" description="Software reset for serial flash domain">
        <Enum name="0" start="0b0" description="No action" />
        <Enum name="1" start="0b1" description="Serial Flash domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTSD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0." />
      </BitField>
      <BitField start="1" size="1" name="SWRSTHD" description="Software reset for AHB domain">
        <Enum name="0" start="0b0" description="No action" />
        <Enum name="1" start="0b1" description="AHB domain flops are reset. Does not reset configuration registers. It is advisable to reset both the serial flash domain and AHB domain at the same time. Resetting only one domain might lead to side effects. The software resets need the clock to be running to propagate to the design. The MCR[MDIS] should therefore be set to 0 when the software reset bits are asserted. Also, before they can be deasserted again (by setting MCR[SWRSTHD] to 0), it is recommended to set the MCR[MDIS] bit to 1. Once the software resets have been deasserted, the normal operation can be started by setting the MCR[MDIS] bit to 0." />
      </BitField>
      <BitField start="2" size="2" name="END_CFG" description="Defines the endianness of the QuadSPI module. For more details refer to Byte Ordering Endianess" />
      <BitField start="5" size="1" name="DQS_LAT_EN" description="DQS Latency Enable">
        <Enum name="0" start="0b0" description="DQS Latency disabled" />
        <Enum name="1" start="0b1" description="DQS feature with latency included enabled" />
      </BitField>
      <BitField start="6" size="1" name="DQS_EN" description="DQS enable">
        <Enum name="0" start="0b0" description="DQS disabled." />
        <Enum name="1" start="0b1" description="DQS enabled. When enabled, the incoming data is sampled on both the edges of DQS input when QSPI_MCR[DDR_EN] is set, else, on only one edge when QSPI_MCR[DDR_EN] is 0. The QSPI_SMPR[DDR_SMP] values are ignored." />
      </BitField>
      <BitField start="7" size="1" name="DDR_EN" description="DDR mode enable">
        <Enum name="0" start="0b0" description="2x and 4x clocks are disabled for SDR instructions only" />
        <Enum name="1" start="0b1" description="2x and 4x clocks are enabled supports both SDR and DDR instruction." />
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF" description="Clear RX FIFO. Invalidates the RX Buffer. This is a self-clearing field.">
        <Enum name="0" start="0b0" description="No action." />
        <Enum name="1" start="0b1" description="Read and write pointers of the RX Buffer are reset to 0. QSPI_RBSR[RDBFL] is reset to 0." />
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF" description="Clear TX FIFO/Buffer. Invalidates the TX Buffer content. This is a self-clearing field.">
        <Enum name="0" start="0b0" description="No action." />
        <Enum name="1" start="0b1" description="Read and write pointers of the TX Buffer are reset to 0. QSPI_TBSR[TRCTR] is reset to 0." />
      </BitField>
      <BitField start="14" size="1" name="MDIS" description="Module Disable">
        <Enum name="0" start="0b0" description="Enable QuadSPI clocks." />
        <Enum name="1" start="0b1" description="Allow external logic to disable QuadSPI clocks." />
      </BitField>
      <BitField start="24" size="8" name="SCLKCFG" description="Serial Clock Configuration" />
    </Register>
    <Register start="+0x8" size="4" name="QuadSPI0_IPCR" access="Read/Write" description="IP Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDATSZ" description="IP data transfer size. Defines the data transfer size in bytes of the IP command." />
      <BitField start="16" size="1" name="PAR_EN" description="When set, a transaction to two serial flash devices is triggered in parallel mode" />
      <BitField start="24" size="4" name="SEQID" description="Points to a sequence in the Look-up table" />
    </Register>
    <Register start="+0xC" size="4" name="QuadSPI0_FLSHCR" access="Read/Write" description="Flash Configuration Register" reset_value="0x303" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TCSS" description="Serial flash CS setup time in terms of serial flash clock cycles" />
      <BitField start="8" size="4" name="TCSH" description="Serial flash CS hold time in terms of serial flash clock cycles" />
      <BitField start="16" size="2" name="TDH" description="Serial flash data in hold time">
        <Enum name="00" start="0b00" description="Data aligned with the posedge of Internal reference clock of QuadSPI" />
        <Enum name="01" start="0b01" description="Data aligned with 2x serial flash half clock" />
        <Enum name="10" start="0b10" description="Data aligned with 4x serial flash half clock" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="QuadSPI0_BUF0CR" access="Read/Write" description="Buffer0 Configuration Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
      <BitField start="31" size="1" name="HP_EN" description="High Priority Enable" />
    </Register>
    <Register start="+0x14" size="4" name="QuadSPI0_BUF1CR" access="Read/Write" description="Buffer1 Configuration Register" reset_value="0x3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
    </Register>
    <Register start="+0x18" size="4" name="QuadSPI0_BUF2CR" access="Read/Write" description="Buffer2 Configuration Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
    </Register>
    <Register start="+0x1C" size="4" name="QuadSPI0_BUF3CR" access="Read/Write" description="Buffer3 Configuration Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSTRID" description="Master ID" />
      <BitField start="8" size="7" name="ADATSZ" description="AHB data transfer size" />
      <BitField start="31" size="1" name="ALLMST" description="All master enable" />
    </Register>
    <Register start="+0x20" size="4" name="QuadSPI0_BFGENCR" access="Read/Write" description="Buffer Generic Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="SEQID" description="Points to a sequence in the Look-up-table" />
      <BitField start="16" size="1" name="PAR_EN" description="When set, a transaction to two serial flash devices is triggered in parallel mode" />
    </Register>
    <Register start="+0x24" size="4" name="QuadSPI0_SOCCR" access="Read/Write" description="SOC Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="QSPISRC" description="QSPI clock source select">
        <Enum name="000" start="0b000" description="Core/system clock" />
        <Enum name="001" start="0b001" description="MCGFLL clock" />
        <Enum name="010" start="0b010" description="MCGPLL clock" />
        <Enum name="011" start="0b011" description="MCGPLL 2x clock (DDR mode specific)" />
        <Enum name="100" start="0b100" description="IRC48M clock" />
        <Enum name="101" start="0b101" description="OSCERCLK clock" />
        <Enum name="110" start="0b110" description="MCGIRCLK clock" />
      </BitField>
      <BitField start="8" size="1" name="DQSLPEN" description="When this bit is set the internal generated DQS is selected and looped back to QuadSPI, without going to DQS pad. DQSPADLPEN should be cleared when this bit is set.">
        <Enum name="0" start="0b0" description="DQS loop back is disabled" />
        <Enum name="1" start="0b1" description="DQS loop back is enabled" />
      </BitField>
      <BitField start="9" size="1" name="DQSPADLPEN" description="When this bit is set the internal generated DQS will be sent to the DQS pad first and then looped back to QuadSPI. DQSLPEN should be cleared when this bit is set.">
        <Enum name="0" start="0b0" description="DQS loop back from DQS pad is disabled" />
        <Enum name="1" start="0b1" description="DQS loop back from DQS pad is enabled" />
      </BitField>
      <BitField start="10" size="2" name="DQSPHASEL" description="Select phase shift for internal DQS generation. These bits are always zero in SDR mode.">
        <Enum name="00" start="0b00" description="No phase shift" />
        <Enum name="01" start="0b01" description="Select 45 degree phase shift" />
        <Enum name="10" start="0b10" description="Select 90 degree phase shift" />
        <Enum name="11" start="0b11" description="Select 135 degree phase shift" />
      </BitField>
      <BitField start="12" size="1" name="DQSINVSEL" description="Select clock source for internal DQS generation">
        <Enum name="0" start="0b0" description="Use 1x internal reference clock for the DQS generation" />
        <Enum name="1" start="0b1" description="Use inverse 1x internal reference clock for the DQS generation" />
      </BitField>
      <BitField start="13" size="1" name="CK2EN" description="Flash CK2 clock pin enable">
        <Enum name="0" start="0b0" description="CK2 flash clock is disabled" />
        <Enum name="1" start="0b1" description="CK2 flash clock is enabled" />
      </BitField>
      <BitField start="14" size="1" name="DIFFCKEN" description="Differential flash clock pins enable">
        <Enum name="0" start="0b0" description="Differential flash clock is disabled" />
        <Enum name="1" start="0b1" description="Differential flash clock is enabled" />
      </BitField>
      <BitField start="15" size="1" name="OCTEN" description="Octal data pins enable">
        <Enum name="0" start="0b0" description="QSPI0B_DATAx pins are assigned to QSPI Port B" />
        <Enum name="1" start="0b1" description="QSPI0B_DATAx pins are assigned to QSPI Port A" />
      </BitField>
      <BitField start="16" size="6" name="DLYTAPSELA" description="Delay chain tap number selection for QSPI Port A DQS">
        <Enum name="000000" start="0b0" description="Select 1 delay chain tap" />
        <Enum name="000001" start="0b1" description="Select 2 delay chain tap" />
        <Enum name="0000010" start="0b10" description="Select 3 delay chain tap" />
        <Enum name="0000011" start="0b11" description="Select 4 delay chain tap" />
        <Enum name="00000100" start="0b100" description="Select 5 delay chain tap" />
        <Enum name="00000101" start="0b101" description="Select 6 delay chain tap" />
        <Enum name="00000110" start="0b110" description="Select 7 delay chain tap" />
        <Enum name="00000111" start="0b111" description="Select 8 delay chain tap" />
        <Enum name="000001000" start="0b1000" description="Select 9 delay chain tap" />
        <Enum name="000001001" start="0b1001" description="Select 10 delay chain tap" />
        <Enum name="000001010" start="0b1010" description="Select 11 delay chain tap" />
        <Enum name="000001011" start="0b1011" description="Select 12 delay chain tap" />
        <Enum name="000001100" start="0b1100" description="Select 13 delay chain tap" />
        <Enum name="000001101" start="0b1101" description="Select 14 delay chain tap" />
        <Enum name="000001110" start="0b1110" description="Select 15 delay chain tap" />
        <Enum name="000001111" start="0b1111" description="Select 16 delay chain tap" />
        <Enum name="0000010000" start="0b10000" description="Select 17 delay chain tap" />
        <Enum name="0000010001" start="0b10001" description="Select 18 delay chain tap" />
        <Enum name="0000010010" start="0b10010" description="Select 19 delay chain tap" />
        <Enum name="0000010011" start="0b10011" description="Select 20 delay chain tap" />
        <Enum name="0000010100" start="0b10100" description="Select 21 delay chain tap" />
        <Enum name="0000010101" start="0b10101" description="Select 22 delay chain tap" />
        <Enum name="0000010110" start="0b10110" description="Select 23 delay chain tap" />
        <Enum name="0000010111" start="0b10111" description="Select 24 delay chain tap" />
        <Enum name="0000011000" start="0b11000" description="Select 25 delay chain tap" />
        <Enum name="0000011001" start="0b11001" description="Select 26 delay chain tap" />
        <Enum name="0000011010" start="0b11010" description="Select 27 delay chain tap" />
        <Enum name="0000011011" start="0b11011" description="Select 28 delay chain tap" />
        <Enum name="0000011100" start="0b11100" description="Select 29 delay chain tap" />
        <Enum name="0000011101" start="0b11101" description="Select 30 delay chain tap" />
        <Enum name="0000011110" start="0b11110" description="Select 31 delay chain tap" />
        <Enum name="0000011111" start="0b11111" description="Select 32 delay chain tap" />
        <Enum name="00000100000" start="0b100000" description="Select 33 delay chain tap" />
        <Enum name="00000100001" start="0b100001" description="Select 34 delay chain tap" />
        <Enum name="00000100010" start="0b100010" description="Select 35 delay chain tap" />
        <Enum name="00000100011" start="0b100011" description="Select 36 delay chain tap" />
        <Enum name="00000100100" start="0b100100" description="Select 37 delay chain tap" />
        <Enum name="00000100101" start="0b100101" description="Select 38 delay chain tap" />
        <Enum name="00000100110" start="0b100110" description="Select 39 delay chain tap" />
        <Enum name="00000100111" start="0b100111" description="Select 40 delay chain tap" />
        <Enum name="00000101000" start="0b101000" description="Select 41 delay chain tap" />
        <Enum name="00000101001" start="0b101001" description="Select 42 delay chain tap" />
        <Enum name="00000101010" start="0b101010" description="Select 43 delay chain tap" />
        <Enum name="00000101011" start="0b101011" description="Select 44 delay chain tap" />
        <Enum name="00000101100" start="0b101100" description="Select 45 delay chain tap" />
        <Enum name="00000101101" start="0b101101" description="Select 46 delay chain tap" />
        <Enum name="00000101110" start="0b101110" description="Select 47 delay chain tap" />
        <Enum name="00000101111" start="0b101111" description="Select 48 delay chain tap" />
        <Enum name="00000110000" start="0b110000" description="Select 49 delay chain tap" />
        <Enum name="00000110001" start="0b110001" description="Select 50 delay chain tap" />
        <Enum name="00000110010" start="0b110010" description="Select 51 delay chain tap" />
        <Enum name="00000110011" start="0b110011" description="Select 52 delay chain tap" />
        <Enum name="00000110100" start="0b110100" description="Select 53 delay chain tap" />
        <Enum name="00000110101" start="0b110101" description="Select 54 delay chain tap" />
        <Enum name="00000110110" start="0b110110" description="Select 55 delay chain tap" />
        <Enum name="00000110111" start="0b110111" description="Select 56 delay chain tap" />
        <Enum name="00000111000" start="0b111000" description="Select 57 delay chain tap" />
        <Enum name="00000111001" start="0b111001" description="Select 58 delay chain tap" />
        <Enum name="00000111010" start="0b111010" description="Select 59 delay chain tap" />
        <Enum name="00000111011" start="0b111011" description="Select 60 delay chain tap" />
        <Enum name="00000111100" start="0b111100" description="Select 61 delay chain tap" />
        <Enum name="00000111101" start="0b111101" description="Select 62 delay chain tap" />
        <Enum name="00000111110" start="0b111110" description="Select 63 delay chain tap" />
        <Enum name="00000111111" start="0b111111" description="Select 64 delay chain tap" />
      </BitField>
      <BitField start="24" size="6" name="DLYTAPSELB" description="Delay chain tap number selection for QSPI Port B DQS">
        <Enum name="000000" start="0b0" description="Select 1 delay chain tap" />
        <Enum name="000001" start="0b1" description="Select 2 delay chain tap" />
        <Enum name="0000010" start="0b10" description="Select 3 delay chain tap" />
        <Enum name="0000011" start="0b11" description="Select 4 delay chain tap" />
        <Enum name="00000100" start="0b100" description="Select 5 delay chain tap" />
        <Enum name="00000101" start="0b101" description="Select 6 delay chain tap" />
        <Enum name="00000110" start="0b110" description="Select 7 delay chain tap" />
        <Enum name="00000111" start="0b111" description="Select 8 delay chain tap" />
        <Enum name="000001000" start="0b1000" description="Select 9 delay chain tap" />
        <Enum name="000001001" start="0b1001" description="Select 10 delay chain tap" />
        <Enum name="000001010" start="0b1010" description="Select 11 delay chain tap" />
        <Enum name="000001011" start="0b1011" description="Select 12 delay chain tap" />
        <Enum name="000001100" start="0b1100" description="Select 13 delay chain tap" />
        <Enum name="000001101" start="0b1101" description="Select 14 delay chain tap" />
        <Enum name="000001110" start="0b1110" description="Select 15 delay chain tap" />
        <Enum name="000001111" start="0b1111" description="Select 16 delay chain tap" />
        <Enum name="0000010000" start="0b10000" description="Select 17 delay chain tap" />
        <Enum name="0000010001" start="0b10001" description="Select 18 delay chain tap" />
        <Enum name="0000010010" start="0b10010" description="Select 19 delay chain tap" />
        <Enum name="0000010011" start="0b10011" description="Select 20 delay chain tap" />
        <Enum name="0000010100" start="0b10100" description="Select 21 delay chain tap" />
        <Enum name="0000010101" start="0b10101" description="Select 22 delay chain tap" />
        <Enum name="0000010110" start="0b10110" description="Select 23 delay chain tap" />
        <Enum name="0000010111" start="0b10111" description="Select 24 delay chain tap" />
        <Enum name="0000011000" start="0b11000" description="Select 25 delay chain tap" />
        <Enum name="0000011001" start="0b11001" description="Select 26 delay chain tap" />
        <Enum name="0000011010" start="0b11010" description="Select 27 delay chain tap" />
        <Enum name="0000011011" start="0b11011" description="Select 28 delay chain tap" />
        <Enum name="0000011100" start="0b11100" description="Select 29 delay chain tap" />
        <Enum name="0000011101" start="0b11101" description="Select 30 delay chain tap" />
        <Enum name="0000011110" start="0b11110" description="Select 31 delay chain tap" />
        <Enum name="0000011111" start="0b11111" description="Select 32 delay chain tap" />
        <Enum name="00000100000" start="0b100000" description="Select 33 delay chain tap" />
        <Enum name="00000100001" start="0b100001" description="Select 34 delay chain tap" />
        <Enum name="00000100010" start="0b100010" description="Select 35 delay chain tap" />
        <Enum name="00000100011" start="0b100011" description="Select 36 delay chain tap" />
        <Enum name="00000100100" start="0b100100" description="Select 37 delay chain tap" />
        <Enum name="00000100101" start="0b100101" description="Select 38 delay chain tap" />
        <Enum name="00000100110" start="0b100110" description="Select 39 delay chain tap" />
        <Enum name="00000100111" start="0b100111" description="Select 40 delay chain tap" />
        <Enum name="00000101000" start="0b101000" description="Select 41 delay chain tap" />
        <Enum name="00000101001" start="0b101001" description="Select 42 delay chain tap" />
        <Enum name="00000101010" start="0b101010" description="Select 43 delay chain tap" />
        <Enum name="00000101011" start="0b101011" description="Select 44 delay chain tap" />
        <Enum name="00000101100" start="0b101100" description="Select 45 delay chain tap" />
        <Enum name="00000101101" start="0b101101" description="Select 46 delay chain tap" />
        <Enum name="00000101110" start="0b101110" description="Select 47 delay chain tap" />
        <Enum name="00000101111" start="0b101111" description="Select 48 delay chain tap" />
        <Enum name="00000110000" start="0b110000" description="Select 49 delay chain tap" />
        <Enum name="00000110001" start="0b110001" description="Select 50 delay chain tap" />
        <Enum name="00000110010" start="0b110010" description="Select 51 delay chain tap" />
        <Enum name="00000110011" start="0b110011" description="Select 52 delay chain tap" />
        <Enum name="00000110100" start="0b110100" description="Select 53 delay chain tap" />
        <Enum name="00000110101" start="0b110101" description="Select 54 delay chain tap" />
        <Enum name="00000110110" start="0b110110" description="Select 55 delay chain tap" />
        <Enum name="00000110111" start="0b110111" description="Select 56 delay chain tap" />
        <Enum name="00000111000" start="0b111000" description="Select 57 delay chain tap" />
        <Enum name="00000111001" start="0b111001" description="Select 58 delay chain tap" />
        <Enum name="00000111010" start="0b111010" description="Select 59 delay chain tap" />
        <Enum name="00000111011" start="0b111011" description="Select 60 delay chain tap" />
        <Enum name="00000111100" start="0b111100" description="Select 61 delay chain tap" />
        <Enum name="00000111101" start="0b111101" description="Select 62 delay chain tap" />
        <Enum name="00000111110" start="0b111110" description="Select 63 delay chain tap" />
        <Enum name="00000111111" start="0b111111" description="Select 64 delay chain tap" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="QuadSPI0_BUF0IND" access="Read/Write" description="Buffer0 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX0" description="Top index of buffer 0." />
    </Register>
    <Register start="+0x34" size="4" name="QuadSPI0_BUF1IND" access="Read/Write" description="Buffer1 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX1" description="Top index of buffer 1." />
    </Register>
    <Register start="+0x38" size="4" name="QuadSPI0_BUF2IND" access="Read/Write" description="Buffer2 Top Index Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="TPINDX2" description="Top index of buffer 2." />
    </Register>
    <Register start="+0x100" size="4" name="QuadSPI0_SFAR" access="Read/Write" description="Serial Flash Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SFADR" description="Serial Flash Address. The register content is used as byte address for all following IP Commands." />
    </Register>
    <Register start="+0x104" size="4" name="QuadSPI0_SFACR" access="Read/Write" description="Serial Flash Address Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CAS" description="Column Address Space" />
      <BitField start="16" size="1" name="WA" description="Word Addressable">
        <Enum name="0" start="0b0" description="Byte addressable serial flash mode." />
        <Enum name="1" start="0b1" description="Word (2 byte) addressable serial flash mode." />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="QuadSPI0_SMPR" access="Read/Write" description="Sampling Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSENA" description="Half Speed serial flash clock Enable">
        <Enum name="0" start="0b0" description="Disable divide by 2 of serial flash clock for half speed commands" />
        <Enum name="1" start="0b1" description="Enable divide by 2 of serial flash clock for half speed commands" />
      </BitField>
      <BitField start="1" size="1" name="HSPHS" description="Half Speed Phase selection for SDR instructions.">
        <Enum name="0" start="0b0" description="Select sampling at non-inverted clock" />
        <Enum name="1" start="0b1" description="Select sampling at inverted clock" />
      </BitField>
      <BitField start="2" size="1" name="HSDLY" description="Half Speed Delay selection for SDR instructions.">
        <Enum name="0" start="0b0" description="One clock cycle delay" />
        <Enum name="1" start="0b1" description="Two clock cycle delay" />
      </BitField>
      <BitField start="5" size="1" name="FSPHS" description="Full Speed Phase selection for SDR instructions.">
        <Enum name="0" start="0b0" description="Select sampling at non-inverted clock" />
        <Enum name="1" start="0b1" description="Select sampling at inverted clock. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions." />
      </BitField>
      <BitField start="6" size="1" name="FSDLY" description="Full Speed Delay selection for SDR instructions. Select the delay with respect to the reference edge for the sample point valid for full speed commands.">
        <Enum name="0" start="0b0" description="One clock cycle delay" />
        <Enum name="1" start="0b1" description="Two clock cycles delay. This bit is also used in DQS mode and ignored when using non-DQS DDR instructions." />
      </BitField>
      <BitField start="16" size="3" name="DDRSMP" description="DDR Sampling point" />
    </Register>
    <Register start="+0x10C" size="4" name="QuadSPI0_RBSR" access="ReadOnly" description="RX Buffer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="RDBFL" description="RX Buffer Fill Level" />
      <BitField start="16" size="16" name="RDCTR" description="Read Counter" />
    </Register>
    <Register start="+0x110" size="4" name="QuadSPI0_RBCT" access="Read/Write" description="RX Buffer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WMRK" description="RX Buffer Watermark" />
      <BitField start="8" size="1" name="RXBRD" description="RX Buffer Readout. This field specifies the access scheme for the RX Buffer readout.">
        <Enum name="0" start="0b0" description="RX Buffer content is read using the AHB Bus registers QSPI_ARDB0 to QSPI_ARDB15. For details, refer to Exclusive Access to Serial Flash for AHB Commands." />
        <Enum name="1" start="0b1" description="RX Buffer content is read using the IP Bus registers QSPI_RBDR0 to QSPI_RBDR15." />
      </BitField>
    </Register>
    <Register start="+0x150" size="4" name="QuadSPI0_TBSR" access="ReadOnly" description="TX Buffer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="TRBFL" description="TX Buffer Fill Level" />
      <BitField start="16" size="16" name="TRCTR" description="Transmit Counter" />
    </Register>
    <Register start="+0x154" size="4" name="QuadSPI0_TBDR" access="Read/Write" description="TX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data On write access the data is written into the next available entry of the TX Buffer and the QPSI_TBSR[TRBFL] field is updated accordingly" />
    </Register>
    <Register start="+0x158" size="4" name="QuadSPI0_TBCT" access="Read/Write" description="Tx Buffer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WMRK" description="Determines the watermark for the TX Buffer" />
    </Register>
    <Register start="+0x15C" size="4" name="QuadSPI0_SR" access="ReadOnly" description="Status Register" reset_value="0x2003800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BUSY" description="Module Busy" />
      <BitField start="1" size="1" name="IP_ACC" description="IP Access. Asserted when transaction currently executed was initiated by IP bus." />
      <BitField start="2" size="1" name="AHB_ACC" description="AHB Access. Asserted when the transaction currently executed was initiated by AHB bus." />
      <BitField start="5" size="1" name="AHBGNT" description="AHB Command priority Granted: Asserted when another module has been granted priority of AHB Commands against IP Commands" />
      <BitField start="6" size="1" name="AHBTRN" description="AHB Access Transaction pending" />
      <BitField start="7" size="1" name="AHB0NE" description="AHB 0 Buffer Not Empty. Asserted when AHB 0 buffer contains data." />
      <BitField start="8" size="1" name="AHB1NE" description="AHB 1 Buffer Not Empty. Asserted when AHB 1 buffer contains data." />
      <BitField start="9" size="1" name="AHB2NE" description="AHB 2 Buffer Not Empty. Asserted when AHB 2 buffer contains data." />
      <BitField start="10" size="1" name="AHB3NE" description="AHB 3 Buffer Not Empty. Asserted when AHB 3 buffer contains data." />
      <BitField start="11" size="1" name="AHB0FUL" description="AHB 0 Buffer Full. Asserted when AHB 0 buffer is full." />
      <BitField start="12" size="1" name="AHB1FUL" description="AHB 1 Buffer Full. Asserted when AHB 1 buffer is full." />
      <BitField start="13" size="1" name="AHB2FUL" description="AHB 2 Buffer Full. Asserted when AHB 2 buffer is full." />
      <BitField start="14" size="1" name="AHB3FUL" description="AHB 3 Buffer Full. Asserted when AHB 3 buffer is full." />
      <BitField start="16" size="1" name="RXWE" description="RX Buffer Watermark Exceeded" />
      <BitField start="19" size="1" name="RXFULL" description="RX Buffer Full" />
      <BitField start="23" size="1" name="RXDMA" description="RX Buffer DMA. Asserted when RX Buffer read out via DMA is active i.e DMA is requested or running." />
      <BitField start="24" size="1" name="TXEDA" description="Tx Buffer Enough Data Available" />
      <BitField start="25" size="1" name="TXWA" description="TX Buffer watermark Available" />
      <BitField start="26" size="1" name="TXDMA" description="TXDMA" />
      <BitField start="27" size="1" name="TXFULL" description="TX Buffer Full. Asserted when no more data can be stored." />
      <BitField start="29" size="3" name="DLPSMP" description="Data learning pattern sampling point" />
    </Register>
    <Register start="+0x160" size="4" name="QuadSPI0_FR" access="Read/Write" description="Flag Register" reset_value="0x8000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TFF" description="IP Command Transaction Finished Flag" />
      <BitField start="4" size="1" name="IPGEF" description="IP Command Trigger during AHB Grant Error Flag" />
      <BitField start="6" size="1" name="IPIEF" description="IP Command Trigger could not be executed Error Flag" />
      <BitField start="7" size="1" name="IPAEF" description="IP Command Trigger during AHB Access Error Flag" />
      <BitField start="11" size="1" name="IUEF" description="IP Command Usage Error Flag" />
      <BitField start="12" size="1" name="ABOF" description="AHB Buffer Overflow Flag" />
      <BitField start="13" size="1" name="AIBSEF" description="AHB Illegal Burst Size Error Flag" />
      <BitField start="14" size="1" name="AITEF" description="AHB Illegal transaction error flag" />
      <BitField start="15" size="1" name="ABSEF" description="AHB Sequence Error Flag" />
      <BitField start="16" size="1" name="RBDF" description="RX Buffer Drain Flag" />
      <BitField start="17" size="1" name="RBOF" description="RX Buffer Overflow Flag" />
      <BitField start="23" size="1" name="ILLINE" description="Illegal Instruction Error Flag" />
      <BitField start="26" size="1" name="TBUF" description="TX Buffer Underrun Flag" />
      <BitField start="27" size="1" name="TBFF" description="TX Buffer Fill Flag" />
      <BitField start="31" size="1" name="DLPFF" description="Data Learning Pattern Failure Flag" />
    </Register>
    <Register start="+0x164" size="4" name="QuadSPI0_RSER" access="Read/Write" description="Interrupt and DMA Request Select and Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TFIE" description="Transaction Finished Interrupt Enable">
        <Enum name="0" start="0b0" description="No TFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TFF interrupt will be generated" />
      </BitField>
      <BitField start="4" size="1" name="IPGEIE" description="IP Command Trigger during AHB Grant Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPGEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPGEF interrupt will be generated" />
      </BitField>
      <BitField start="6" size="1" name="IPIEIE" description="IP Command Trigger during IP Access Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPIEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPIEF interrupt will be generated" />
      </BitField>
      <BitField start="7" size="1" name="IPAEIE" description="IP Command Trigger during AHB Access Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IPAEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IPAEF interrupt will be generated" />
      </BitField>
      <BitField start="11" size="1" name="IUEIE" description="IP Command Usage Error Interrupt Enable">
        <Enum name="0" start="0b0" description="No IUEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="IUEF interrupt will be generated" />
      </BitField>
      <BitField start="12" size="1" name="ABOIE" description="AHB Buffer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="No ABOF interrupt will be generated" />
        <Enum name="1" start="0b1" description="ABOF interrupt will be generated" />
      </BitField>
      <BitField start="13" size="1" name="AIBSIE" description="AHB Illegal Burst Size Interrupt Enable">
        <Enum name="0" start="0b0" description="No AIBSEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="AIBSEF interrupt will be generated" />
      </BitField>
      <BitField start="14" size="1" name="AITIE" description="AHB Illegal transaction interrupt enable.">
        <Enum name="0" start="0b0" description="No AITEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="AITEF interrupt will be generated" />
      </BitField>
      <BitField start="15" size="1" name="ABSEIE" description="AHB Sequence Error Interrupt Enable: Triggered by ABSEF flags of QSPI_FR">
        <Enum name="0" start="0b0" description="No ABSEF interrupt will be generated" />
        <Enum name="1" start="0b1" description="ABSEF interrupt will be generated" />
      </BitField>
      <BitField start="16" size="1" name="RBDIE" description="RX Buffer Drain Interrupt Enable: Enables generation of IRQ requests for RX Buffer Drain">
        <Enum name="0" start="0b0" description="No RBDF interrupt will be generated" />
        <Enum name="1" start="0b1" description="RBDF Interrupt will be generated" />
      </BitField>
      <BitField start="17" size="1" name="RBOIE" description="RX Buffer Overflow Interrupt Enable">
        <Enum name="0" start="0b0" description="No RBOF interrupt will be generated" />
        <Enum name="1" start="0b1" description="RBOF interrupt will be generated" />
      </BitField>
      <BitField start="21" size="1" name="RBDDE" description="RX Buffer Drain DMA Enable: Enables generation of DMA requests for RX Buffer Drain">
        <Enum name="0" start="0b0" description="No DMA request will be generated" />
        <Enum name="1" start="0b1" description="DMA request will be generated" />
      </BitField>
      <BitField start="23" size="1" name="ILLINIE" description="Illegal Instruction Error Interrupt Enable. Triggered by ILLINE flag in QSPI_FR">
        <Enum name="0" start="0b0" description="No ILLINE interrupt will be generated" />
        <Enum name="1" start="0b1" description="ILLINE interrupt will be generated" />
      </BitField>
      <BitField start="25" size="1" name="TBFDE" description="TX Buffer Fill DMA Enable">
        <Enum name="0" start="0b0" description="No DMA request will be generated" />
        <Enum name="1" start="0b1" description="DMA request will be generated" />
      </BitField>
      <BitField start="26" size="1" name="TBUIE" description="TX Buffer Underrun Interrupt Enable">
        <Enum name="0" start="0b0" description="No TBUF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TBUF interrupt will be generated" />
      </BitField>
      <BitField start="27" size="1" name="TBFIE" description="TX Buffer Fill Interrupt Enable">
        <Enum name="0" start="0b0" description="No TBFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="TBFF interrupt will be generated" />
      </BitField>
      <BitField start="31" size="1" name="DLPFIE" description="Data Learning Pattern Failure Interrupt enable . Triggered by DLPFF flag in QSPI_FR register">
        <Enum name="0" start="0b0" description="No DLPFF interrupt will be generated" />
        <Enum name="1" start="0b1" description="DLPFF interrupt will be generated" />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="QuadSPI0_SPNDST" access="ReadOnly" description="Sequence Suspend Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPND" description="When set, it signifies that a sequence is in suspended state" />
      <BitField start="6" size="2" name="SPDBUF" description="Suspended Buffer: Provides the suspended buffer number. Valid only when SUSPND is set to 1'b1" />
      <BitField start="9" size="6" name="DATLFT" description="Data left: Provides information about the amount of data left to be read in the suspended sequence" />
    </Register>
    <Register start="+0x16C" size="4" name="QuadSPI0_SPTRCLR" access="Read/Write" description="Sequence Pointer Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BFPTRC" description="Buffer Pointer Clear: 1: Clears the sequence pointer for AHB accesses as defined in QuadSPI_BFGENCR" />
      <BitField start="8" size="1" name="IPPTRC" description="IP Pointer Clear: 1: Clears the sequence pointer for IP accesses as defined in QuadSPI_IPCR This is a self-clearing field" />
    </Register>
    <Register start="+0x180" size="4" name="QuadSPI0_SFA1AD" access="Read/Write" description="Serial Flash A1 Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADA1" description="Top address for Serial Flash A1. In effect, TPADxx is the first location of the next memory." />
    </Register>
    <Register start="+0x184" size="4" name="QuadSPI0_SFA2AD" access="Read/Write" description="Serial Flash A2 Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADA2" description="Top address for Serial Flash A2. In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x188" size="4" name="QuadSPI0_SFB1AD" access="Read/Write" description="Serial Flash B1Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADB1" description="Top address for Serial Flash B1.In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x18C" size="4" name="QuadSPI0_SFB2AD" access="Read/Write" description="Serial Flash B2Top Address" reset_value="0x6FFFFC00" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="TPADB2" description="Top address for Serial Flash B2. In effect, TPxxAD is the first location of the next memory." />
    </Register>
    <Register start="+0x190" size="4" name="QuadSPI0_DLPR" access="Read/Write" description="Data Learn Pattern Register" reset_value="0xAA553443" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DLPV" description="Data Learning Pattern Value: This value is used for data learning in DDR and DQS mode" />
    </Register>
    <Register start="+0x200+0" size="4" name="QuadSPI0_RBDR0" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+4" size="4" name="QuadSPI0_RBDR1" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+8" size="4" name="QuadSPI0_RBDR2" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+12" size="4" name="QuadSPI0_RBDR3" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+16" size="4" name="QuadSPI0_RBDR4" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+20" size="4" name="QuadSPI0_RBDR5" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+24" size="4" name="QuadSPI0_RBDR6" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+28" size="4" name="QuadSPI0_RBDR7" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+32" size="4" name="QuadSPI0_RBDR8" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+36" size="4" name="QuadSPI0_RBDR9" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+40" size="4" name="QuadSPI0_RBDR10" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+44" size="4" name="QuadSPI0_RBDR11" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+48" size="4" name="QuadSPI0_RBDR12" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+52" size="4" name="QuadSPI0_RBDR13" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+56" size="4" name="QuadSPI0_RBDR14" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x200+60" size="4" name="QuadSPI0_RBDR15" access="ReadOnly" description="RX Buffer Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x300" size="4" name="QuadSPI0_LUTKEY" access="Read/Write" description="LUT Key Register" reset_value="0x5AF05AF0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="The key to lock or unlock the LUT. The KEY is 0x5AF05AF0. The read value is always 0x5AF05AF0" />
    </Register>
    <Register start="+0x304" size="4" name="QuadSPI0_LCKCR" access="Read/Write" description="LUT Lock Configuration Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK" description="Locks the LUT when the following condition is met: This register is written just after the LUTKEYLUT Key Register The LUT key register was written with 0x5AF05AF0 key" />
      <BitField start="1" size="1" name="UNLOCK" description="Unlocks the LUT when the following two conditions are met: 1" />
    </Register>
    <Register start="+0x310+0" size="4" name="QuadSPI0_LUT0" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+4" size="4" name="QuadSPI0_LUT1" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+8" size="4" name="QuadSPI0_LUT2" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+12" size="4" name="QuadSPI0_LUT3" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+16" size="4" name="QuadSPI0_LUT4" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+20" size="4" name="QuadSPI0_LUT5" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+24" size="4" name="QuadSPI0_LUT6" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+28" size="4" name="QuadSPI0_LUT7" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+32" size="4" name="QuadSPI0_LUT8" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+36" size="4" name="QuadSPI0_LUT9" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+40" size="4" name="QuadSPI0_LUT10" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+44" size="4" name="QuadSPI0_LUT11" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+48" size="4" name="QuadSPI0_LUT12" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+52" size="4" name="QuadSPI0_LUT13" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+56" size="4" name="QuadSPI0_LUT14" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+60" size="4" name="QuadSPI0_LUT15" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+64" size="4" name="QuadSPI0_LUT16" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+68" size="4" name="QuadSPI0_LUT17" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+72" size="4" name="QuadSPI0_LUT18" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+76" size="4" name="QuadSPI0_LUT19" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+80" size="4" name="QuadSPI0_LUT20" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+84" size="4" name="QuadSPI0_LUT21" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+88" size="4" name="QuadSPI0_LUT22" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+92" size="4" name="QuadSPI0_LUT23" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+96" size="4" name="QuadSPI0_LUT24" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+100" size="4" name="QuadSPI0_LUT25" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+104" size="4" name="QuadSPI0_LUT26" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+108" size="4" name="QuadSPI0_LUT27" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+112" size="4" name="QuadSPI0_LUT28" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+116" size="4" name="QuadSPI0_LUT29" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+120" size="4" name="QuadSPI0_LUT30" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+124" size="4" name="QuadSPI0_LUT31" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+128" size="4" name="QuadSPI0_LUT32" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+132" size="4" name="QuadSPI0_LUT33" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+136" size="4" name="QuadSPI0_LUT34" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+140" size="4" name="QuadSPI0_LUT35" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+144" size="4" name="QuadSPI0_LUT36" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+148" size="4" name="QuadSPI0_LUT37" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+152" size="4" name="QuadSPI0_LUT38" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+156" size="4" name="QuadSPI0_LUT39" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+160" size="4" name="QuadSPI0_LUT40" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+164" size="4" name="QuadSPI0_LUT41" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+168" size="4" name="QuadSPI0_LUT42" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+172" size="4" name="QuadSPI0_LUT43" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+176" size="4" name="QuadSPI0_LUT44" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+180" size="4" name="QuadSPI0_LUT45" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+184" size="4" name="QuadSPI0_LUT46" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+188" size="4" name="QuadSPI0_LUT47" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+192" size="4" name="QuadSPI0_LUT48" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+196" size="4" name="QuadSPI0_LUT49" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+200" size="4" name="QuadSPI0_LUT50" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+204" size="4" name="QuadSPI0_LUT51" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+208" size="4" name="QuadSPI0_LUT52" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+212" size="4" name="QuadSPI0_LUT53" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+216" size="4" name="QuadSPI0_LUT54" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+220" size="4" name="QuadSPI0_LUT55" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+224" size="4" name="QuadSPI0_LUT56" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+228" size="4" name="QuadSPI0_LUT57" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+232" size="4" name="QuadSPI0_LUT58" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+236" size="4" name="QuadSPI0_LUT59" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+240" size="4" name="QuadSPI0_LUT60" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+244" size="4" name="QuadSPI0_LUT61" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+248" size="4" name="QuadSPI0_LUT62" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
    <Register start="+0x310+252" size="4" name="QuadSPI0_LUT63" access="Read/Write" description="Look-up Table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OPRND0" description="Operand for INSTR0." />
      <BitField start="8" size="2" name="PAD0" description="Pad information for INSTR0.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="10" size="6" name="INSTR0" description="Instruction 0" />
      <BitField start="16" size="8" name="OPRND1" description="Operand for INSTR1." />
      <BitField start="24" size="2" name="PAD1" description="Pad information for INSTR1.">
        <Enum name="00" start="0b00" description="1 Pad" />
        <Enum name="01" start="0b01" description="2 Pads" />
        <Enum name="10" start="0b10" description="4 Pads" />
        <Enum name="11" start="0b11" description="8 Pads" />
      </BitField>
      <BitField start="26" size="6" name="INSTR1" description="Instruction 1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO0" start="0x4005F000" description="The FLEXIO Memory Map/Register Definition can be found here.">
    <Register start="+0" size="4" name="FLEXIO0_VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="0" start="0b0" description="Standard features implemented." />
        <Enum name="1" start="0b1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="FLEXIO0_PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x10200808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="FLEXIO0_CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="0" start="0b0" description="FlexIO module is disabled." />
        <Enum name="1" start="0b1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="0" start="0b0" description="Software reset is disabled" />
        <Enum name="1" start="0b1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="0" start="0b0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="1" start="0b1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="0" start="0b0" description="FlexIO is disabled in debug modes." />
        <Enum name="1" start="0b1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="0" start="0b0" description="FlexIO enabled in Doze modes." />
        <Enum name="1" start="0b1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FLEXIO0_PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="FLEXIO0_SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSF" description="Shifter Status Flag">
        <Enum name="0" start="0b0" description="Status flag is clear" />
        <Enum name="1" start="0b1" description="Status flag is set" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FLEXIO0_SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEF" description="Shifter Error Flags">
        <Enum name="0" start="0b0" description="Shifter Error Flag is clear" />
        <Enum name="1" start="0b1" description="Shifter Error Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FLEXIO0_TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSF" description="Timer Status Flags">
        <Enum name="0" start="0b0" description="Timer Status Flag is clear" />
        <Enum name="1" start="0b1" description="Timer Status Flag is set" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FLEXIO0_SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSIE" description="Shifter Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FLEXIO0_SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEIE" description="Shifter Error Interrupt Enable">
        <Enum name="0" start="0b0" description="Shifter Error Flag interrupt disabled" />
        <Enum name="1" start="0b1" description="Shifter Error Flag interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FLEXIO0_TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEIE" description="Timer Status Interrupt Enable">
        <Enum name="0" start="0b0" description="Timer Status Flag interrupt is disabled" />
        <Enum name="1" start="0b1" description="Timer Status Flag interrupt is enabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="FLEXIO0_SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSDE" description="Shifter Status DMA Enable">
        <Enum name="0" start="0b0" description="Shifter Status Flag DMA request is disabled" />
        <Enum name="1" start="0b1" description="Shifter Status Flag DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="FLEXIO0_SHIFTSTATE" access="Read/Write" description="Shifter State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STATE" description="Current State Pointer" />
    </Register>
    <Register start="+0x80+0" size="4" name="FLEXIO0_SHIFTCTL0" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+4" size="4" name="FLEXIO0_SHIFTCTL1" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+8" size="4" name="FLEXIO0_SHIFTCTL2" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+12" size="4" name="FLEXIO0_SHIFTCTL3" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+16" size="4" name="FLEXIO0_SHIFTCTL4" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+20" size="4" name="FLEXIO0_SHIFTCTL5" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+24" size="4" name="FLEXIO0_SHIFTCTL6" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+28" size="4" name="FLEXIO0_SHIFTCTL7" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="000" start="0b000" description="Disabled." />
        <Enum name="001" start="0b001" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="010" start="0b010" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="100" start="0b100" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="101" start="0b101" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="110" start="0b110" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="111" start="0b111" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="00" start="0b00" description="Shifter pin output disabled" />
        <Enum name="01" start="0b01" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Shifter pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="0" start="0b0" description="Shift on posedge of Shift clock" />
        <Enum name="1" start="0b1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100+0" size="4" name="FLEXIO0_SHIFTCFG0" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+4" size="4" name="FLEXIO0_SHIFTCFG1" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+8" size="4" name="FLEXIO0_SHIFTCFG2" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+12" size="4" name="FLEXIO0_SHIFTCFG3" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+16" size="4" name="FLEXIO0_SHIFTCFG4" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+20" size="4" name="FLEXIO0_SHIFTCFG5" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+24" size="4" name="FLEXIO0_SHIFTCFG6" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+28" size="4" name="FLEXIO0_SHIFTCFG7" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="00" start="0b00" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="01" start="0b01" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="10" start="0b10" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="00" start="0b00" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="01" start="0b01" description="Reserved for transmitter/receiver/match store" />
        <Enum name="10" start="0b10" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="11" start="0b11" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="0" start="0b0" description="Pin" />
        <Enum name="1" start="0b1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x200+0" size="4" name="FLEXIO0_SHIFTBUF0" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+4" size="4" name="FLEXIO0_SHIFTBUF1" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+8" size="4" name="FLEXIO0_SHIFTBUF2" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+12" size="4" name="FLEXIO0_SHIFTBUF3" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+16" size="4" name="FLEXIO0_SHIFTBUF4" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+20" size="4" name="FLEXIO0_SHIFTBUF5" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+24" size="4" name="FLEXIO0_SHIFTBUF6" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+28" size="4" name="FLEXIO0_SHIFTBUF7" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+0" size="4" name="FLEXIO0_SHIFTBUFBIS0" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+4" size="4" name="FLEXIO0_SHIFTBUFBIS1" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+8" size="4" name="FLEXIO0_SHIFTBUFBIS2" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+12" size="4" name="FLEXIO0_SHIFTBUFBIS3" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+16" size="4" name="FLEXIO0_SHIFTBUFBIS4" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+20" size="4" name="FLEXIO0_SHIFTBUFBIS5" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+24" size="4" name="FLEXIO0_SHIFTBUFBIS6" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+28" size="4" name="FLEXIO0_SHIFTBUFBIS7" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+0" size="4" name="FLEXIO0_SHIFTBUFBYS0" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+4" size="4" name="FLEXIO0_SHIFTBUFBYS1" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+8" size="4" name="FLEXIO0_SHIFTBUFBYS2" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+12" size="4" name="FLEXIO0_SHIFTBUFBYS3" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+16" size="4" name="FLEXIO0_SHIFTBUFBYS4" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+20" size="4" name="FLEXIO0_SHIFTBUFBYS5" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+24" size="4" name="FLEXIO0_SHIFTBUFBYS6" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+28" size="4" name="FLEXIO0_SHIFTBUFBYS7" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+0" size="4" name="FLEXIO0_SHIFTBUFBBS0" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+4" size="4" name="FLEXIO0_SHIFTBUFBBS1" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+8" size="4" name="FLEXIO0_SHIFTBUFBBS2" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+12" size="4" name="FLEXIO0_SHIFTBUFBBS3" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+16" size="4" name="FLEXIO0_SHIFTBUFBBS4" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+20" size="4" name="FLEXIO0_SHIFTBUFBBS5" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+24" size="4" name="FLEXIO0_SHIFTBUFBBS6" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+28" size="4" name="FLEXIO0_SHIFTBUFBBS7" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400+0" size="4" name="FLEXIO0_TIMCTL0" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+4" size="4" name="FLEXIO0_TIMCTL1" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+8" size="4" name="FLEXIO0_TIMCTL2" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+12" size="4" name="FLEXIO0_TIMCTL3" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+16" size="4" name="FLEXIO0_TIMCTL4" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+20" size="4" name="FLEXIO0_TIMCTL5" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+24" size="4" name="FLEXIO0_TIMCTL6" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+28" size="4" name="FLEXIO0_TIMCTL7" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="00" start="0b00" description="Timer Disabled." />
        <Enum name="01" start="0b01" description="Dual 8-bit counters baud/bit mode." />
        <Enum name="10" start="0b10" description="Dual 8-bit counters PWM mode." />
        <Enum name="11" start="0b11" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="0" start="0b0" description="Pin is active high" />
        <Enum name="1" start="0b1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="00" start="0b00" description="Timer pin output disabled" />
        <Enum name="01" start="0b01" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="10" start="0b10" description="Timer pin bidirectional output data" />
        <Enum name="11" start="0b11" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="0" start="0b0" description="External trigger selected" />
        <Enum name="1" start="0b1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="0" start="0b0" description="Trigger active high" />
        <Enum name="1" start="0b1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480+0" size="4" name="FLEXIO0_TIMCFG0" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+4" size="4" name="FLEXIO0_TIMCFG1" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+8" size="4" name="FLEXIO0_TIMCFG2" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+12" size="4" name="FLEXIO0_TIMCFG3" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+16" size="4" name="FLEXIO0_TIMCFG4" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+20" size="4" name="FLEXIO0_TIMCFG5" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+24" size="4" name="FLEXIO0_TIMCFG6" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+28" size="4" name="FLEXIO0_TIMCFG7" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="0" start="0b0" description="Start bit disabled" />
        <Enum name="1" start="0b1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="00" start="0b00" description="Stop bit disabled" />
        <Enum name="01" start="0b01" description="Stop bit is enabled on timer compare" />
        <Enum name="10" start="0b10" description="Stop bit is enabled on timer disable" />
        <Enum name="11" start="0b11" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="000" start="0b000" description="Timer always enabled" />
        <Enum name="001" start="0b001" description="Timer enabled on Timer N-1 enable" />
        <Enum name="010" start="0b010" description="Timer enabled on Trigger high" />
        <Enum name="011" start="0b011" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="100" start="0b100" description="Timer enabled on Pin rising edge" />
        <Enum name="101" start="0b101" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="110" start="0b110" description="Timer enabled on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="000" start="0b000" description="Timer never disabled" />
        <Enum name="001" start="0b001" description="Timer disabled on Timer N-1 disable" />
        <Enum name="010" start="0b010" description="Timer disabled on Timer compare" />
        <Enum name="011" start="0b011" description="Timer disabled on Timer compare and Trigger Low" />
        <Enum name="100" start="0b100" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="101" start="0b101" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="110" start="0b110" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="000" start="0b000" description="Timer never reset" />
        <Enum name="010" start="0b010" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="011" start="0b011" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="100" start="0b100" description="Timer reset on Timer Pin rising edge" />
        <Enum name="110" start="0b110" description="Timer reset on Trigger rising edge" />
        <Enum name="111" start="0b111" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="00" start="0b00" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="01" start="0b01" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="10" start="0b10" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="11" start="0b11" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="00" start="0b00" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="01" start="0b01" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="10" start="0b10" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="11" start="0b11" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500+0" size="4" name="FLEXIO0_TIMCMP0" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+4" size="4" name="FLEXIO0_TIMCMP1" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+8" size="4" name="FLEXIO0_TIMCMP2" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+12" size="4" name="FLEXIO0_TIMCMP3" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+16" size="4" name="FLEXIO0_TIMCMP4" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+20" size="4" name="FLEXIO0_TIMCMP5" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+24" size="4" name="FLEXIO0_TIMCMP6" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+28" size="4" name="FLEXIO0_TIMCMP7" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x680+0" size="4" name="FLEXIO0_SHIFTBUFNBS0" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+4" size="4" name="FLEXIO0_SHIFTBUFNBS1" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+8" size="4" name="FLEXIO0_SHIFTBUFNBS2" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+12" size="4" name="FLEXIO0_SHIFTBUFNBS3" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+16" size="4" name="FLEXIO0_SHIFTBUFNBS4" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+20" size="4" name="FLEXIO0_SHIFTBUFNBS5" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+24" size="4" name="FLEXIO0_SHIFTBUFNBS6" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+28" size="4" name="FLEXIO0_SHIFTBUFNBS7" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+0" size="4" name="FLEXIO0_SHIFTBUFHWS0" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+4" size="4" name="FLEXIO0_SHIFTBUFHWS1" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+8" size="4" name="FLEXIO0_SHIFTBUFHWS2" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+12" size="4" name="FLEXIO0_SHIFTBUFHWS3" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+16" size="4" name="FLEXIO0_SHIFTBUFHWS4" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+20" size="4" name="FLEXIO0_SHIFTBUFHWS5" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+24" size="4" name="FLEXIO0_SHIFTBUFHWS6" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+28" size="4" name="FLEXIO0_SHIFTBUFHWS7" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+0" size="4" name="FLEXIO0_SHIFTBUFNIS0" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+4" size="4" name="FLEXIO0_SHIFTBUFNIS1" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+8" size="4" name="FLEXIO0_SHIFTBUFNIS2" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+12" size="4" name="FLEXIO0_SHIFTBUFNIS3" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+16" size="4" name="FLEXIO0_SHIFTBUFNIS4" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+20" size="4" name="FLEXIO0_SHIFTBUFNIS5" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+24" size="4" name="FLEXIO0_SHIFTBUFNIS6" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+28" size="4" name="FLEXIO0_SHIFTBUFNIS7" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000" description="External Watchdog Monitor">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C" />
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required" />
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required" />
    </Register>
    <Register start="+0x5" size="1" name="EWM_CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="Selected low power clock source for running the EWM counter can be prescaled as below" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000" description="Multipurpose Clock Generator module">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" description="MCG Control 1 Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN" description="Internal Reference Stop Enable">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN" description="Internal Reference Clock Enable">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive." />
        <Enum name="1" start="0b1" description="MCGIRCLK active." />
      </BitField>
      <BitField start="2" size="1" name="IREFS" description="Internal Reference Select">
        <Enum name="0" start="0b0" description="External reference clock is selected." />
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected." />
      </BitField>
      <BitField start="3" size="3" name="FRDIV" description="FLL External Reference Divider">
        <Enum name="000" start="0b000" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32." />
        <Enum name="001" start="0b001" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64." />
        <Enum name="010" start="0b010" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128." />
        <Enum name="011" start="0b011" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256." />
        <Enum name="100" start="0b100" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512." />
        <Enum name="101" start="0b101" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024." />
        <Enum name="110" start="0b110" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 ." />
        <Enum name="111" start="0b111" description="If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 ." />
      </BitField>
      <BitField start="6" size="2" name="CLKS" description="Clock Source Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" description="MCG Control 2 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS" description="Internal Reference Clock Select">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected." />
        <Enum name="1" start="0b1" description="Fast internal reference clock selected." />
      </BitField>
      <BitField start="1" size="1" name="LP" description="Low Power Select">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes." />
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)" />
      </BitField>
      <BitField start="2" size="1" name="EREFS" description="External Reference Select">
        <Enum name="0" start="0b0" description="External reference clock requested." />
        <Enum name="1" start="0b1" description="Oscillator requested." />
      </BitField>
      <BitField start="3" size="1" name="HGO" description="High Gain Oscillator Select">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation." />
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation." />
      </BitField>
      <BitField start="4" size="2" name="RANGE" description="Frequency Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ." />
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ." />
      </BitField>
      <BitField start="6" size="1" name="FCFTRIM" description="Fast Internal Reference Clock Fine Trim" />
      <BitField start="7" size="1" name="LOCRE0" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" description="MCG Control 3 Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM" description="Slow Internal Reference Clock Trim Setting" />
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" description="MCG Control 4 Register" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM" description="Slow Internal Reference Clock Fine Trim" />
      <BitField start="1" size="4" name="FCTRIM" description="Fast Internal Reference Clock Trim Setting" />
      <BitField start="5" size="2" name="DRST_DRS" description="DCO Range Select">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range." />
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range." />
        <Enum name="11" start="0b11" description="Encoding 3 - High range." />
      </BitField>
      <BitField start="7" size="1" name="DMX32" description="DCO Maximum Frequency with 32.768 kHz Reference">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%." />
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" description="MCG Control 5 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="PRDIV" description="PLL External Reference Divider">
        <Enum name="0" start="0b000" description="Divide Factor is 1" />
        <Enum name="1" start="0b001" description="Divide Factor is 2" />
        <Enum name="2" start="0b010" description="Divide Factor is 3" />
        <Enum name="3" start="0b011" description="Divide Factor is 4" />
        <Enum name="4" start="0b100" description="Divide Factor is 5" />
        <Enum name="5" start="0b101" description="Divide Factor is 6" />
        <Enum name="6" start="0b110" description="Divide Factor is 7" />
        <Enum name="7" start="0b111" description="Divide Factor is 8" />
      </BitField>
      <BitField start="5" size="1" name="PLLSTEN" description="PLL Stop Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK and MCGPLLCLK2X are disabled in any of the Stop modes." />
        <Enum name="1" start="0b1" description="MCGPLLCLK and MCGPLLCLK2X are enabled if system is in Normal Stop mode." />
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN" description="PLL Clock Enable">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive." />
        <Enum name="1" start="0b1" description="MCGPLLCLK is active." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" description="MCG Control 6 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV" description="VCO Divider">
        <Enum name="0" start="0b00000" description="Multiply Factor is 16" />
        <Enum name="1" start="0b00001" description="Multiply Factor is 17" />
        <Enum name="2" start="0b00010" description="Multiply Factor is 18" />
        <Enum name="3" start="0b00011" description="Multiply Factor is 19" />
        <Enum name="4" start="0b00100" description="Multiply Factor is 20" />
        <Enum name="5" start="0b00101" description="Multiply Factor is 21" />
        <Enum name="6" start="0b00110" description="Multiply Factor is 22" />
        <Enum name="7" start="0b00111" description="Multiply Factor is 23" />
        <Enum name="8" start="0b01000" description="Multiply Factor is 24" />
        <Enum name="9" start="0b01001" description="Multiply Factor is 25" />
        <Enum name="10" start="0b01010" description="Multiply Factor is 26" />
        <Enum name="11" start="0b01011" description="Multiply Factor is 27" />
        <Enum name="12" start="0b01100" description="Multiply Factor is 28" />
        <Enum name="13" start="0b01101" description="Multiply Factor is 29" />
        <Enum name="14" start="0b01110" description="Multiply Factor is 30" />
        <Enum name="15" start="0b01111" description="Multiply Factor is 31" />
        <Enum name="16" start="0b10000" description="Multiply Factor is 32" />
        <Enum name="17" start="0b10001" description="Multiply Factor is 33" />
        <Enum name="18" start="0b10010" description="Multiply Factor is 34" />
        <Enum name="19" start="0b10011" description="Multiply Factor is 35" />
        <Enum name="20" start="0b10100" description="Multiply Factor is 36" />
        <Enum name="21" start="0b10101" description="Multiply Factor is 37" />
        <Enum name="22" start="0b10110" description="Multiply Factor is 38" />
        <Enum name="23" start="0b10111" description="Multiply Factor is 39" />
        <Enum name="24" start="0b11000" description="Multiply Factor is 40" />
        <Enum name="25" start="0b11001" description="Multiply Factor is 41" />
        <Enum name="26" start="0b11010" description="Multiply Factor is 42" />
        <Enum name="27" start="0b11011" description="Multiply Factor is 43" />
        <Enum name="28" start="0b11100" description="Multiply Factor is 44" />
        <Enum name="29" start="0b11101" description="Multiply Factor is 45" />
        <Enum name="30" start="0b11110" description="Multiply Factor is 46" />
        <Enum name="31" start="0b11111" description="Multiply Factor is 47" />
      </BitField>
      <BitField start="5" size="1" name="CME0" description="Clock Monitor Enable">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0." />
      </BitField>
      <BitField start="6" size="1" name="PLLS" description="PLL Select">
        <Enum name="0" start="0b0" description="FLL is selected." />
        <Enum name="1" start="0b1" description="PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference clock in the range of 8-16 MHz prior to setting the PLLS bit)." />
      </BitField>
      <BitField start="7" size="1" name="LOLIE0" description="Loss of Lock Interrrupt Enable">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock." />
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock." />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="Read/Write" description="MCG Status Register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST" description="Internal Reference Clock Status">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)." />
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)." />
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0" description="OSC Initialization" />
      <BitField start="2" size="2" name="CLKST" description="Clock Mode Status">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)." />
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected." />
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected." />
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected." />
      </BitField>
      <BitField start="4" size="1" name="IREFST" description="Internal Reference Status">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock." />
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock." />
      </BitField>
      <BitField start="5" size="1" name="PLLST" description="PLL Select Status">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock." />
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock." />
      </BitField>
      <BitField start="6" size="1" name="LOCK0" description="Lock Status">
        <Enum name="0" start="0b0" description="PLL is currently unlocked." />
        <Enum name="1" start="0b1" description="PLL is currently locked." />
      </BitField>
      <BitField start="7" size="1" name="LOLS0" description="Loss of Lock Status">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared." />
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared." />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" description="MCG Status and Control Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0" description="OSC0 Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred." />
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred." />
      </BitField>
      <BitField start="1" size="3" name="FCRDIV" description="Fast Clock Internal Reference Divider">
        <Enum name="000" start="0b000" description="Divide Factor is 1" />
        <Enum name="001" start="0b001" description="Divide Factor is 2." />
        <Enum name="010" start="0b010" description="Divide Factor is 4." />
        <Enum name="011" start="0b011" description="Divide Factor is 8." />
        <Enum name="100" start="0b100" description="Divide Factor is 16" />
        <Enum name="101" start="0b101" description="Divide Factor is 32" />
        <Enum name="110" start="0b110" description="Divide Factor is 64" />
        <Enum name="111" start="0b111" description="Divide Factor is 128." />
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV" description="FLL Filter Preserve Enable">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode." />
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change." />
      </BitField>
      <BitField start="5" size="1" name="ATMF" description="Automatic Trim Machine Fail Flag">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally." />
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed." />
      </BitField>
      <BitField start="6" size="1" name="ATMS" description="Automatic Trim Machine Select">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected." />
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected." />
      </BitField>
      <BitField start="7" size="1" name="ATME" description="Automatic Trim Machine Enable">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled." />
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled." />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" description="MCG Auto Trim Compare Value High Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH" description="ATM Compare Value High" />
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" description="MCG Auto Trim Compare Value Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL" description="ATM Compare Value Low" />
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" description="MCG Control 7 Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="OSCSEL" description="MCG OSC Clock Select">
        <Enum name="00" start="0b00" description="Selects Oscillator (OSCCLK0)." />
        <Enum name="01" start="0b01" description="Selects 32 kHz RTC Oscillator." />
        <Enum name="10" start="0b10" description="Selects Oscillator (OSCCLK1)." />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" description="MCG Control 8 Register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1" description="RTC Loss of Clock Status">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur." />
        <Enum name="1" start="0b1" description="Loss of RTC has occur" />
      </BitField>
      <BitField start="5" size="1" name="CME1" description="Clock Monitor Enable1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock." />
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock." />
      </BitField>
      <BitField start="6" size="1" name="LOLRE" description="PLL Loss of Lock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request." />
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication." />
      </BitField>
      <BitField start="7" size="1" name="LOCRE1" description="Loss of Clock Reset Enable">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock." />
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC" start="0x40065000" description="Oscillator">
    <Register start="+0" size="1" name="OSC_CR" access="Read/Write" description="OSC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P" description="Oscillator 16 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="1" size="1" name="SC8P" description="Oscillator 8 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="2" size="1" name="SC4P" description="Oscillator 4 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="3" size="1" name="SC2P" description="Oscillator 2 pF Capacitor Load Configure">
        <Enum name="0" start="0b0" description="Disable the selection." />
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load." />
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN" description="External Reference Stop Enable">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode." />
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode." />
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN" description="External Reference Enable">
        <Enum name="0" start="0b0" description="External reference clock is inactive." />
        <Enum name="1" start="0b1" description="External reference clock is enabled." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="OSC_DIV" access="Read/Write" description="OSC_DIV" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="2" name="ERPS" description="ERCLK prescaler">
        <Enum name="00" start="0b00" description="The divisor ratio is 1." />
        <Enum name="01" start="0b01" description="The divisor ratio is 2." />
        <Enum name="10" start="0b10" description="The divisor ratio is 4." />
        <Enum name="11" start="0b11" description="The divisor ratio is 8." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C0_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000" description="Inter-Integrated Circuit">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" description="I2C Address Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD" description="Address" />
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" description="I2C Frequency Divider register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR" description="ClockRate" />
      <BitField start="6" size="2" name="MULT" description="Multiplier Factor">
        <Enum name="00" start="0b00" description="mul = 1" />
        <Enum name="01" start="0b01" description="mul = 2" />
        <Enum name="10" start="0b10" description="mul = 4" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" description="I2C Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="0" start="0b0" description="All DMA signalling disabled." />
        <Enum name="1" start="0b1" description="DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted." />
      </BitField>
      <BitField start="1" size="1" name="WUEN" description="Wakeup Enable">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode." />
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode." />
      </BitField>
      <BitField start="2" size="1" name="RSTA" description="Repeat START" />
      <BitField start="3" size="1" name="TXAK" description="Transmit Acknowledge Enable">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)." />
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)." />
      </BitField>
      <BitField start="4" size="1" name="TX" description="Transmit Mode Select">
        <Enum name="0" start="0b0" description="Receive" />
        <Enum name="1" start="0b1" description="Transmit" />
      </BitField>
      <BitField start="5" size="1" name="MST" description="Master Mode Select">
        <Enum name="0" start="0b0" description="Slave mode" />
        <Enum name="1" start="0b1" description="Master mode" />
      </BitField>
      <BitField start="6" size="1" name="IICIE" description="I2C Interrupt Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="7" size="1" name="IICEN" description="I2C Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" description="I2C Status register" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK" description="Receive Acknowledge">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus" />
        <Enum name="1" start="0b1" description="No acknowledge signal detected" />
      </BitField>
      <BitField start="1" size="1" name="IICIF" description="Interrupt Flag">
        <Enum name="0" start="0b0" description="No interrupt pending" />
        <Enum name="1" start="0b1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="SRW" description="Slave Read/Write">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave" />
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave" />
      </BitField>
      <BitField start="3" size="1" name="RAM" description="Range Address Match">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="4" size="1" name="ARBL" description="Arbitration Lost">
        <Enum name="0" start="0b0" description="Standard bus operation." />
        <Enum name="1" start="0b1" description="Loss of arbitration." />
      </BitField>
      <BitField start="5" size="1" name="BUSY" description="Bus Busy">
        <Enum name="0" start="0b0" description="Bus is idle" />
        <Enum name="1" start="0b1" description="Bus is busy" />
      </BitField>
      <BitField start="6" size="1" name="IAAS" description="Addressed As A Slave">
        <Enum name="0" start="0b0" description="Not addressed" />
        <Enum name="1" start="0b1" description="Addressed as a slave" />
      </BitField>
      <BitField start="7" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="0" start="0b0" description="Transfer in progress" />
        <Enum name="1" start="0b1" description="Transfer complete" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" description="I2C Data I/O register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA" description="Data" />
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" description="I2C Control Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD" description="Slave Address" />
      <BitField start="3" size="1" name="RMEN" description="Range Address Matching Enable">
        <Enum name="0" start="0b0" description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers." />
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers." />
      </BitField>
      <BitField start="4" size="1" name="SBRC" description="Slave Baud Rate Control">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur" />
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate" />
      </BitField>
      <BitField start="5" size="1" name="HDRS" description="High Drive Select">
        <Enum name="0" start="0b0" description="Normal drive mode" />
        <Enum name="1" start="0b1" description="High drive mode" />
      </BitField>
      <BitField start="6" size="1" name="ADEXT" description="Address Extension">
        <Enum name="0" start="0b0" description="7-bit address scheme" />
        <Enum name="1" start="0b1" description="10-bit address scheme" />
      </BitField>
      <BitField start="7" size="1" name="GCAEN" description="General Call Address Enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" description="I2C Programmable Input Glitch Filter Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FLT" description="I2C Programmable Filter Factor">
        <Enum name="0" start="0b0000" description="No filter/bypass" />
      </BitField>
      <BitField start="4" size="1" name="STARTF" description="I2C Bus Start Detect Flag">
        <Enum name="0" start="0b0" description="No start happens on I2C bus" />
        <Enum name="1" start="0b1" description="Start detected on I2C bus" />
      </BitField>
      <BitField start="5" size="1" name="SSIE" description="I2C Bus Stop or Start Interrupt Enable">
        <Enum name="0" start="0b0" description="Stop or start detection interrupt is disabled" />
        <Enum name="1" start="0b1" description="Stop or start detection interrupt is enabled" />
      </BitField>
      <BitField start="6" size="1" name="STOPF" description="I2C Bus Stop Detect Flag">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus" />
        <Enum name="1" start="0b1" description="Stop detected on I2C bus" />
      </BitField>
      <BitField start="7" size="1" name="SHEN" description="Stop Hold Enable">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated." />
        <Enum name="1" start="0b1" description="Stop holdoff is enabled." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" description="I2C Range Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD" description="Range Slave Address" />
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" description="I2C SMBus Control and Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE" description="SHTF2 Interrupt Enable">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled" />
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled" />
      </BitField>
      <BitField start="1" size="1" name="SHTF2" description="SCL High Timeout Flag 2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs" />
      </BitField>
      <BitField start="2" size="1" name="SHTF1" description="SCL High Timeout Flag 1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs" />
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs" />
      </BitField>
      <BitField start="3" size="1" name="SLTF" description="SCL Low Timeout Flag">
        <Enum name="0" start="0b0" description="No low timeout occurs" />
        <Enum name="1" start="0b1" description="Low timeout occurs" />
      </BitField>
      <BitField start="4" size="1" name="TCKSEL" description="Timeout Counter Clock Select">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the I2C module clock / 64" />
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the I2C module clock" />
      </BitField>
      <BitField start="5" size="1" name="SIICAEN" description="Second I2C Address Enable">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled" />
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ALERTEN" description="SMBus Alert Response Address Enable">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled" />
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled" />
      </BitField>
      <BitField start="7" size="1" name="FACK" description="Fast NACK/ACK Enable">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte" />
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK. Enable I2C_S2[DFEN] in the master receive mode." />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" description="I2C Address Register 2" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD" description="SMBus Address" />
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" description="I2C SCL Low Timeout Register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[15:8]" />
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" description="I2C SCL Low Timeout Register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT" description="SSLT[7:0]" />
    </Register>
    <Register start="+0xC" size="1" name="I2C1_S2" access="Read/Write" description="I2C Status register 2" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="EMPTY" description="Empty flag">
        <Enum name="0" start="0b0" description="Tx or Rx buffer is not empty and cannot be written to, that is new data cannot be loaded into the buffer." />
        <Enum name="1" start="0b1" description="Tx or Rx buffer is empty and can be written to, that is new data can be loaded into the buffer." />
      </BitField>
      <BitField start="1" size="1" name="ERROR" description="Error flag">
        <Enum name="0" start="0b0" description="The buffer is not full and all write/read operations have no errors." />
        <Enum name="1" start="0b1" description="There are 3 or more write/read errors during the data transfer phase (when the Empty flag is not set and the buffer is busy)." />
      </BitField>
      <BitField start="2" size="1" name="DFEN" description="Double Buffer Enable">
        <Enum name="0" start="0b0" description="Disables the double buffer mode; clock stretch is enabled." />
        <Enum name="1" start="0b1" description="Enables the double buffer mode; clock stretch is disabled. In the slave mode, the I2C will not hold bus between data transfers." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB0" start="0x40072000" description="Universal Serial Bus, OTG Capable Controller">
    <Register start="+0" size="1" name="USB0_PERID" access="ReadOnly" description="Peripheral ID register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="6" name="ID" description="Peripheral Identification" />
    </Register>
    <Register start="+0x4" size="1" name="USB0_IDCOMP" access="ReadOnly" description="Peripheral ID Complement register" reset_value="0xFB" reset_mask="0xFF">
      <BitField start="0" size="6" name="NID" description="Ones' complement of PERID[ID] bits." />
    </Register>
    <Register start="+0x8" size="1" name="USB0_REV" access="ReadOnly" description="Peripheral Revision register" reset_value="0x33" reset_mask="0xFF">
      <BitField start="0" size="8" name="REV" description="Revision" />
    </Register>
    <Register start="+0xC" size="1" name="USB0_ADDINFO" access="ReadOnly" description="Peripheral Additional Info register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="IEHOST" description="This bit is set if host mode is enabled." />
    </Register>
    <Register start="+0x10" size="1" name="USB0_OTGISTAT" access="Read/Write" description="OTG Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINE_STATE_CHG" description="This interrupt is set when the USB line state (CTL[SE0] and CTL[JSTATE] bits) are stable without change for 1 millisecond, and the value of the line state is different from the last time when the line state was stable" />
      <BitField start="6" size="1" name="ONEMSEC" description="This bit is set when the 1 millisecond timer expires" />
    </Register>
    <Register start="+0x14" size="1" name="USB0_OTGICR" access="Read/Write" description="OTG Interrupt Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINESTATEEN" description="Line State Change Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the LINE_STAT_CHG interrupt." />
        <Enum name="1" start="0b1" description="Enables the LINE_STAT_CHG interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="One Millisecond Interrupt Enable">
        <Enum name="0" start="0b0" description="Diables the 1ms timer interrupt." />
        <Enum name="1" start="0b1" description="Enables the 1ms timer interrupt." />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="USB0_OTGSTAT" access="Read/Write" description="OTG Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="LINESTATESTABLE" description="Indicates that the internal signals that control the LINE_STATE_CHG field of OTGISTAT are stable for at least 1 ms">
        <Enum name="0" start="0b0" description="The LINE_STAT_CHG bit is not yet stable." />
        <Enum name="1" start="0b1" description="The LINE_STAT_CHG bit has been debounced and is stable." />
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN" description="This bit is reserved for the 1ms count, but it is not useful to software." />
    </Register>
    <Register start="+0x1C" size="1" name="USB0_OTGCTL" access="Read/Write" description="OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="OTGEN" description="On-The-Go pullup/pulldown resistor enable">
        <Enum name="0" start="0b0" description="If USB_EN is 1 and HOST_MODE is 0 in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is 1 the D+ and D- Data Line pull-down resistors are engaged." />
        <Enum name="1" start="0b1" description="The pull-up and pull-down controls in this register are used." />
      </BitField>
      <BitField start="4" size="1" name="DMLOW" description="D- Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D- pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D- pulldown resistor is enabled." />
      </BitField>
      <BitField start="5" size="1" name="DPLOW" description="D+ Data Line pull-down resistor enable">
        <Enum name="0" start="0b0" description="D+ pulldown resistor is not enabled." />
        <Enum name="1" start="0b1" description="D+ pulldown resistor is enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPHIGH" description="D+ Data Line pullup resistor enable">
        <Enum name="0" start="0b0" description="D+ pullup resistor is not enabled" />
        <Enum name="1" start="0b1" description="D+ pullup resistor is enabled" />
      </BitField>
    </Register>
    <Register start="+0x80" size="1" name="USB0_ISTAT" access="Read/Write" description="Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRST" description="This bit is set when the USB Module has decoded a valid USB reset" />
      <BitField start="1" size="1" name="ERROR" description="This bit is set when any of the error conditions within Error Interrupt Status (ERRSTAT) register occur" />
      <BitField start="2" size="1" name="SOFTOK" description="This bit is set when the USB Module receives a Start Of Frame (SOF) token" />
      <BitField start="3" size="1" name="TOKDNE" description="This bit is set when the current token being processed has completed" />
      <BitField start="4" size="1" name="SLEEP" description="This bit is set when the USB Module detects a constant idle on the USB bus for 3 ms" />
      <BitField start="5" size="1" name="RESUME" description="This bit is set when a K-state is observed on the DP/DM signals for 2" />
      <BitField start="6" size="1" name="ATTACH" description="Attach Interrupt">
        <Enum name="0" start="0b0" description="No Attach is detected since the last time the ATTACH bit was cleared." />
        <Enum name="1" start="0b1" description="A peripheral is now present and must be configured (a stable non-SE0 state is detected for more than 2.5 us)." />
      </BitField>
      <BitField start="7" size="1" name="STALL" description="Stall Interrupt" />
    </Register>
    <Register start="+0x84" size="1" name="USB0_INTEN" access="Read/Write" description="Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRSTEN" description="USBRST Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the USBRST interrupt." />
        <Enum name="1" start="0b1" description="Enables the USBRST interrupt." />
      </BitField>
      <BitField start="1" size="1" name="ERROREN" description="ERROR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ERROR interrupt." />
        <Enum name="1" start="0b1" description="Enables the ERROR interrupt." />
      </BitField>
      <BitField start="2" size="1" name="SOFTOKEN" description="SOFTOK Interrupt Enable">
        <Enum name="0" start="0b0" description="Disbles the SOFTOK interrupt." />
        <Enum name="1" start="0b1" description="Enables the SOFTOK interrupt." />
      </BitField>
      <BitField start="3" size="1" name="TOKDNEEN" description="TOKDNE Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the TOKDNE interrupt." />
        <Enum name="1" start="0b1" description="Enables the TOKDNE interrupt." />
      </BitField>
      <BitField start="4" size="1" name="SLEEPEN" description="SLEEP Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the SLEEP interrupt." />
        <Enum name="1" start="0b1" description="Enables the SLEEP interrupt." />
      </BitField>
      <BitField start="5" size="1" name="RESUMEEN" description="RESUME Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the RESUME interrupt." />
        <Enum name="1" start="0b1" description="Enables the RESUME interrupt." />
      </BitField>
      <BitField start="6" size="1" name="ATTACHEN" description="ATTACH Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the ATTACH interrupt." />
        <Enum name="1" start="0b1" description="Enables the ATTACH interrupt." />
      </BitField>
      <BitField start="7" size="1" name="STALLEN" description="STALL Interrupt Enable">
        <Enum name="0" start="0b0" description="Diasbles the STALL interrupt." />
        <Enum name="1" start="0b1" description="Enables the STALL interrupt." />
      </BitField>
    </Register>
    <Register start="+0x88" size="1" name="USB0_ERRSTAT" access="Read/Write" description="Error Interrupt Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERR" description="This bit is set when the PID check field fails." />
      <BitField start="1" size="1" name="CRC5EOF" description="This error interrupt has two functions" />
      <BitField start="2" size="1" name="CRC16" description="This bit is set when a data packet is rejected due to a CRC16 error." />
      <BitField start="3" size="1" name="DFN8" description="This bit is set if the data field received was not 8 bits in length" />
      <BitField start="4" size="1" name="BTOERR" description="This bit is set when a bus turnaround timeout error occurs" />
      <BitField start="5" size="1" name="DMAERR" description="This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given the bus before it needs to receive or transmit data" />
      <BitField start="6" size="1" name="OWNERR" description="This field is valid when the USB Module is operating in peripheral mode (CTL[HOSTMODEEN]=0)" />
      <BitField start="7" size="1" name="BTSERR" description="This bit is set when a bit stuff error is detected" />
    </Register>
    <Register start="+0x8C" size="1" name="USB0_ERREN" access="Read/Write" description="Error Interrupt Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERREN" description="PIDERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the PIDERR interrupt." />
        <Enum name="1" start="0b1" description="Enters the PIDERR interrupt." />
      </BitField>
      <BitField start="1" size="1" name="CRC5EOFEN" description="CRC5/EOF Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC5/EOF interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC5/EOF interrupt." />
      </BitField>
      <BitField start="2" size="1" name="CRC16EN" description="CRC16 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the CRC16 interrupt." />
        <Enum name="1" start="0b1" description="Enables the CRC16 interrupt." />
      </BitField>
      <BitField start="3" size="1" name="DFN8EN" description="DFN8 Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DFN8 interrupt." />
        <Enum name="1" start="0b1" description="Enables the DFN8 interrupt." />
      </BitField>
      <BitField start="4" size="1" name="BTOERREN" description="BTOERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTOERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTOERR interrupt." />
      </BitField>
      <BitField start="5" size="1" name="DMAERREN" description="DMAERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the DMAERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the DMAERR interrupt." />
      </BitField>
      <BitField start="6" size="1" name="OWNERREN" description="OWNERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the OWNERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the OWNERR interrupt." />
      </BitField>
      <BitField start="7" size="1" name="BTSERREN" description="BTSERR Interrupt Enable">
        <Enum name="0" start="0b0" description="Disables the BTSERR interrupt." />
        <Enum name="1" start="0b1" description="Enables the BTSERR interrupt." />
      </BitField>
    </Register>
    <Register start="+0x90" size="1" name="USB0_STAT" access="ReadOnly" description="Status register" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="ODD" description="This bit is set if the last buffer descriptor updated was in the odd bank of the BDT." />
      <BitField start="3" size="1" name="TX" description="Transmit Indicator">
        <Enum name="0" start="0b0" description="The most recent transaction was a receive operation." />
        <Enum name="1" start="0b1" description="The most recent transaction was a transmit operation." />
      </BitField>
      <BitField start="4" size="4" name="ENDP" description="This four-bit field encodes the endpoint address that received or transmitted the previous token" />
    </Register>
    <Register start="+0x94" size="1" name="USB0_CTL" access="Read/Write" description="Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBENSOFEN" description="USB Enable">
        <Enum name="0" start="0b0" description="Disables the USB Module." />
        <Enum name="1" start="0b1" description="Enables the USB Module." />
      </BitField>
      <BitField start="1" size="1" name="ODDRST" description="Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank" />
      <BitField start="2" size="1" name="RESUME" description="When set to 1 this bit enables the USB Module to execute resume signaling" />
      <BitField start="3" size="1" name="HOSTMODEEN" description="When set to 1, this bit enables the USB Module to operate in Host mode" />
      <BitField start="4" size="1" name="RESET" description="Setting this bit enables the USB Module to generate USB reset signaling" />
      <BitField start="5" size="1" name="TXSUSPENDTOKENBUSY" description="In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token" />
      <BitField start="6" size="1" name="SE0" description="Live USB Single Ended Zero signal" />
      <BitField start="7" size="1" name="JSTATE" description="Live USB differential receiver JSTATE signal" />
    </Register>
    <Register start="+0x98" size="1" name="USB0_ADDR" access="Read/Write" description="Address register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="7" name="ADDR" description="USB Address" />
      <BitField start="7" size="1" name="LSEN" description="Low Speed Enable bit" />
    </Register>
    <Register start="+0x9C" size="1" name="USB0_BDTPAGE1" access="Read/Write" description="BDT Page register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="BDTBA" description="Provides address bits 15 through 9 of the BDT base address." />
    </Register>
    <Register start="+0xA0" size="1" name="USB0_FRMNUML" access="Read/Write" description="Frame Number register Low" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FRM" description="This 8-bit field and the 3-bit field in the Frame Number Register High are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA4" size="1" name="USB0_FRMNUMH" access="Read/Write" description="Frame Number register High" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="FRM" description="This 3-bit field and the 8-bit field in the Frame Number Register Low are used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory" />
    </Register>
    <Register start="+0xA8" size="1" name="USB0_TOKEN" access="Read/Write" description="Token register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="TOKENENDPT" description="Holds the Endpoint address for the token command" />
      <BitField start="4" size="4" name="TOKENPID" description="Contains the token type executed by the USB module.">
        <Enum name="0001" start="0b0001" description="OUT Token. USB Module performs an OUT (TX) transaction." />
        <Enum name="1001" start="0b1001" description="IN Token. USB Module performs an In (RX) transaction." />
        <Enum name="1101" start="0b1101" description="SETUP Token. USB Module performs a SETUP (TX) transaction" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="1" name="USB0_SOFTHLD" access="Read/Write" description="SOF Threshold register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CNT" description="Represents the SOF count threshold in byte times when SOFDYNTHLD=0 or 8 byte times when SOFDYNTHLD=1" />
    </Register>
    <Register start="+0xB0" size="1" name="USB0_BDTPAGE2" access="Read/Write" description="BDT Page Register 2" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 23 through 16 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xB4" size="1" name="USB0_BDTPAGE3" access="Read/Write" description="BDT Page Register 3" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA" description="Provides address bits 31 through 24 of the BDT base address that defines the location of Buffer Descriptor Table resides in system memory" />
    </Register>
    <Register start="+0xC0+0" size="1" name="USB0_ENDPT0" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+4" size="1" name="USB0_ENDPT1" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+8" size="1" name="USB0_ENDPT2" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+12" size="1" name="USB0_ENDPT3" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+16" size="1" name="USB0_ENDPT4" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+20" size="1" name="USB0_ENDPT5" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+24" size="1" name="USB0_ENDPT6" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+28" size="1" name="USB0_ENDPT7" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+32" size="1" name="USB0_ENDPT8" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+36" size="1" name="USB0_ENDPT9" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+40" size="1" name="USB0_ENDPT10" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+44" size="1" name="USB0_ENDPT11" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+48" size="1" name="USB0_ENDPT12" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+52" size="1" name="USB0_ENDPT13" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+56" size="1" name="USB0_ENDPT14" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0xC0+60" size="1" name="USB0_ENDPT15" access="Read/Write" description="Endpoint Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK" description="When set this bit enables an endpoint to perform handshaking during a transaction to this endpoint" />
      <BitField start="1" size="1" name="EPSTALL" description="When set, this bit indicates that the endpoint is stalled" />
      <BitField start="2" size="1" name="EPTXEN" description="This bit, when set, enables the endpoint for TX transfers. See" />
      <BitField start="3" size="1" name="EPRXEN" description="This bit, when set, enables the endpoint for RX transfers. See" />
      <BitField start="4" size="1" name="EPCTLDIS" description="This bit, when set, disables control (SETUP) transfers" />
      <BitField start="6" size="1" name="RETRYDIS" description="This is a Host mode only bit and is present in the control register for endpoint 0 (ENDPT0) only" />
      <BitField start="7" size="1" name="HOSTWOHUB" description="Host without a hub This is a Host mode only field and is present in the control register for endpoint 0 (ENDPT0) only">
        <Enum name="0" start="0b0" description="Low-speed device connected to Host through a hub. PRE_PID will be generated as required." />
        <Enum name="1" start="0b1" description="Low-speed device directly connected. No hub, or no low-speed device attached." />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="USB0_USBCTRL" access="Read/Write" description="USB Control register" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="4" size="1" name="UARTSEL" description="Selects USB signals to be used as UART signals.">
        <Enum name="0" start="0b0" description="USB signals not used as UART signals." />
        <Enum name="1" start="0b1" description="USB signals used as UART signals." />
      </BitField>
      <BitField start="5" size="1" name="UARTCHLS" description="UART Signal Channel Select">
        <Enum name="0" start="0b0" description="USB DP/DM signals used as UART TX/RX." />
        <Enum name="1" start="0b1" description="USB DP/DM signals used as UART RX/TX." />
      </BitField>
      <BitField start="6" size="1" name="PDE" description="Enables the weak pulldowns on the USB transceiver.">
        <Enum name="0" start="0b0" description="Weak pulldowns are disabled on D+ and D-." />
        <Enum name="1" start="0b1" description="Weak pulldowns are enabled on D+ and D-." />
      </BitField>
      <BitField start="7" size="1" name="SUSP" description="Places the USB transceiver into the suspend state.">
        <Enum name="0" start="0b0" description="USB transceiver is not in suspend state." />
        <Enum name="1" start="0b1" description="USB transceiver is in suspend state." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="USB0_OBSERVE" access="ReadOnly" description="USB OTG Observe register" reset_value="0x50" reset_mask="0xFF">
      <BitField start="4" size="1" name="DMPD" description="Provides observability of the D- Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D- pulldown disabled." />
        <Enum name="1" start="0b1" description="D- pulldown enabled." />
      </BitField>
      <BitField start="6" size="1" name="DPPD" description="Provides observability of the D+ Pulldown enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pulldown disabled." />
        <Enum name="1" start="0b1" description="D+ pulldown enabled." />
      </BitField>
      <BitField start="7" size="1" name="DPPU" description="Provides observability of the D+ Pullup enable at the USB transceiver.">
        <Enum name="0" start="0b0" description="D+ pullup disabled." />
        <Enum name="1" start="0b1" description="D+ pullup enabled." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="USB0_CONTROL" access="Read/Write" description="USB OTG Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="DPPULLUPNONOTG" description="Provides control of the DP Pullup in USBOTG, if USB is configured in non-OTG device mode.">
        <Enum name="0" start="0b0" description="DP Pullup in non-OTG device mode is not enabled." />
        <Enum name="1" start="0b1" description="DP Pullup in non-OTG device mode is enabled." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="USB0_USBTRC0" access="Read/Write" description="USB Transceiver Control register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USB_RESUME_INT" description="USB Asynchronous Interrupt">
        <Enum name="0" start="0b0" description="No interrupt was generated." />
        <Enum name="1" start="0b1" description="Interrupt was generated because of the USB asynchronous interrupt." />
      </BitField>
      <BitField start="1" size="1" name="SYNC_DET" description="Synchronous USB Interrupt Detect">
        <Enum name="0" start="0b0" description="Synchronous interrupt has not been detected." />
        <Enum name="1" start="0b1" description="Synchronous interrupt has been detected." />
      </BitField>
      <BitField start="2" size="1" name="USB_CLK_RECOVERY_INT" description="Combined USB Clock Recovery interrupt status" />
      <BitField start="3" size="1" name="VREDG_DET" description="VREGIN Rising Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VREGIN rising edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VREGIN rising edge interrupt has been detected." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_DET" description="VREGIN Falling Edge Interrupt Detect">
        <Enum name="0" start="0b0" description="VREGIN falling edge interrupt has not been detected." />
        <Enum name="1" start="0b1" description="VREGIN falling edge interrupt has been detected." />
      </BitField>
      <BitField start="5" size="1" name="USBRESMEN" description="Asynchronous Resume Interrupt Enable">
        <Enum name="0" start="0b0" description="USB asynchronous wakeup from suspend mode disabled." />
        <Enum name="1" start="0b1" description="USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interrupt should only be enabled when the Transceiver is suspended." />
      </BitField>
      <BitField start="7" size="1" name="USBRESET" description="USB Reset">
        <Enum name="0" start="0b0" description="Normal USB module operation." />
        <Enum name="1" start="0b1" description="Returns the USB module to its reset state." />
      </BitField>
    </Register>
    <Register start="+0x114" size="1" name="USB0_USBFRMADJUST" access="Read/Write" description="Frame Adjust Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADJ" description="Frame Adjustment" />
    </Register>
    <Register start="+0x124" size="1" name="USB0_KEEP_ALIVE_CTRL" access="Read/Write" description="Keep Alive mode control" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="1" name="KEEP_ALIVE_EN" description="Global enable for USB_KEEP_ALIVE mode" />
      <BitField start="1" size="1" name="OWN_OVERRD_EN" description="When set to 1, during KEEP_ALIVE mode, if received token is not SETUP, the OWN bit of current BD will be forced to 0, so usb core will respond with NAK" />
      <BitField start="3" size="1" name="WAKE_REQ_EN" description="During KEEP_ALIVE mode, a bus access by the USB controller to a memory location outside the USB SRAM will cause the bus access to stall until KEEP_ALIVE mode is exited">
        <Enum name="0" start="0b0" description="USB bus wakeup request is disabled." />
        <Enum name="1" start="0b1" description="USB bus wakeup request is enabled." />
      </BitField>
      <BitField start="4" size="1" name="WAKE_INT_EN" description="Wakeup Interrupt Enable." />
      <BitField start="7" size="1" name="WAKE_INT_STS" description="Wakeup Interrupt Status." />
    </Register>
    <Register start="+0x128" size="1" name="USB0_KEEP_ALIVE_WKCTRL" access="Read/Write" description="Keep Alive mode wakeup control" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="4" name="WAKE_ON_THIS" description="Software configure it to which token can wakeup usb during KEEP_ALIVE mode">
        <Enum name="0001" start="0b0001" description="Wake up on receiving OUT/SETUP token packet." />
        <Enum name="1101" start="0b1101" description="Wake up on receiving SETUP token packet.All other values are reserved." />
      </BitField>
      <BitField start="4" size="4" name="WAKE_ENDPT" description="Indicates which endpoint causes the wakeup interrupt. Reset to 0, software read only." />
    </Register>
    <Register start="+0x12C" size="1" name="USB0_MISCCTRL" access="Read/Write" description="Miscellaneous Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SOFDYNTHLD" description="Dynamic SOF Threshold Compare mode">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set when byte times SOF threshold is reached." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when 8 byte times SOF threshold is reached or overstepped." />
      </BitField>
      <BitField start="1" size="1" name="SOFBUSSET" description="SOF_TOK Interrupt Generation Mode Select">
        <Enum name="0" start="0b0" description="SOF_TOK interrupt is set according to SOF threshold value." />
        <Enum name="1" start="0b1" description="SOF_TOK interrupt is set when SOF counter reaches 0." />
      </BitField>
      <BitField start="2" size="1" name="OWNERRISODIS" description="OWN Error Detect for ISO IN / ISO OUT Disable">
        <Enum name="0" start="0b0" description="OWN error detect for ISO IN / ISO OUT is not disabled." />
        <Enum name="1" start="0b1" description="OWN error detect for ISO IN / ISO OUT is disabled." />
      </BitField>
      <BitField start="3" size="1" name="VREDG_EN" description="VREGIN Rising Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VREGIN rising edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VREGIN rising edge interrupt enabled." />
      </BitField>
      <BitField start="4" size="1" name="VFEDG_EN" description="VREGIN Falling Edge Interrupt Enable">
        <Enum name="0" start="0b0" description="VREGIN falling edge interrupt disabled." />
        <Enum name="1" start="0b1" description="VREGIN falling edge interrupt enabled." />
      </BitField>
      <BitField start="7" size="1" name="STL_ADJ_EN" description="USB Peripheral mode Stall Adjust Enable">
        <Enum name="0" start="0b0" description="If USB_ENDPTn[END_STALL] = 1, both IN and OUT directions for the associated endpoint will be stalled" />
        <Enum name="1" start="0b1" description="If USB_ENDPTn[END_STALL] = 1, the USB_STALL_xx_DIS registers control which directions for the associated endpoint will be stalled." />
      </BitField>
    </Register>
    <Register start="+0x130" size="1" name="USB0_STALL_IL_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 7 to 0 in IN direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_I_DIS0" description="Disable endpoint 0 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 0 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 0 IN direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_I_DIS1" description="Disable endpoint 1 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 1 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 1 IN direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_I_DIS2" description="Disable endpoint 2 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 2 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 2 IN direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_I_DIS3" description="Disable endpoint 3 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 3 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 3 IN direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_I_DIS4" description="Disable endpoint 4 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 4 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 4 IN direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_I_DIS5" description="Disable endpoint 5 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 5 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 5 IN direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_I_DIS6" description="Disable endpoint 6 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 6 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 6 IN direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_I_DIS7" description="Disable endpoint 7 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 7 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 7 IN direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x134" size="1" name="USB0_STALL_IH_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 15 to 8 in IN direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_I_DIS8" description="Disable endpoint 8 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 8 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 8 IN direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_I_DIS9" description="Disable endpoint 9 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 9 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 9 IN direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_I_DIS10" description="Disable endpoint 10 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 10 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 10 IN direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_I_DIS11" description="Disable endpoint 11 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 11 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 11 IN direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_I_DIS12" description="Disable endpoint 12 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 12 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 12 IN direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_I_DIS13" description="Disable endpoint 13 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 13 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 13 IN direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_I_DIS14" description="Disable endpoint 14 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 14 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 14 IN direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_I_DIS15" description="Disable endpoint 15 IN direction.">
        <Enum name="0" start="0b0" description="Endpoint 15 IN direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 15 IN direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x138" size="1" name="USB0_STALL_OL_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 7 to 0 in OUT direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_O_DIS0" description="Disable endpoint 0 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 0 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 0 OUT direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_O_DIS1" description="Disable endpoint 1 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 1 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 1 OUT direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_O_DIS2" description="Disable endpoint 2 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 2 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 2 OUT direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_O_DIS3" description="Disable endpoint 3 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 3 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 3 OUT direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_O_DIS4" description="Disable endpoint 4 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 4 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 4 OUT direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_O_DIS5" description="Disable endpoint 5 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 5 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 5 OUT direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_O_DIS6" description="Disable endpoint 6 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 6 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 6 OUT direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_O_DIS7" description="Disable endpoint 7 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 7 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 7 OUT direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x13C" size="1" name="USB0_STALL_OH_DIS" access="Read/Write" description="Peripheral mode stall disable for endpoints 15 to 8 in OUT direction" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="STALL_O_DIS8" description="Disable endpoint 8 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 8 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 8 OUT direction stall is disabled." />
      </BitField>
      <BitField start="1" size="1" name="STALL_O_DIS9" description="Disable endpoint 9 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 9 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 9 OUT direction stall is disabled." />
      </BitField>
      <BitField start="2" size="1" name="STALL_O_DIS10" description="Disable endpoint 10 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 10 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 10 OUT direction stall is disabled." />
      </BitField>
      <BitField start="3" size="1" name="STALL_O_DIS11" description="Disable endpoint 11 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 11 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 11 OUT direction stall is disabled." />
      </BitField>
      <BitField start="4" size="1" name="STALL_O_DIS12" description="Disable endpoint 12 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 12 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 12 OUT direction stall is disabled." />
      </BitField>
      <BitField start="5" size="1" name="STALL_O_DIS13" description="Disable endpoint 13 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 13 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 13 OUT direction stall is disabled." />
      </BitField>
      <BitField start="6" size="1" name="STALL_O_DIS14" description="Disable endpoint 14 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 14 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 14 OUT direction stall is disabled." />
      </BitField>
      <BitField start="7" size="1" name="STALL_O_DIS15" description="Disable endpoint 15 OUT direction.">
        <Enum name="0" start="0b0" description="Endpoint 15 OUT direction stall is enabled." />
        <Enum name="1" start="0b1" description="Endpoint 15 OUT direction stall is disabled." />
      </BitField>
    </Register>
    <Register start="+0x140" size="1" name="USB0_CLK_RECOVER_CTRL" access="Read/Write" description="USB Clock recovery control" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RESTART_IFRTRIM_EN" description="Restart from IFR trim value">
        <Enum name="0" start="0b0" description="Trim fine adjustment always works based on the previous updated trim fine value (default)" />
        <Enum name="1" start="0b1" description="Trim fine restarts from the IFR trim value whenever bus_reset/bus_resume is detected or module enable is desasserted" />
      </BitField>
      <BitField start="6" size="1" name="RESET_RESUME_ROUGH_EN" description="Reset/resume to rough phase enable">
        <Enum name="0" start="0b0" description="Always works in tracking phase after the first time rough to track transition (default)" />
        <Enum name="1" start="0b1" description="Go back to rough stage whenever bus reset or bus resume occurs" />
      </BitField>
      <BitField start="7" size="1" name="CLOCK_RECOVER_EN" description="Crystal-less USB enable">
        <Enum name="0" start="0b0" description="Disable clock recovery block (default)" />
        <Enum name="1" start="0b1" description="Enable clock recovery block" />
      </BitField>
    </Register>
    <Register start="+0x144" size="1" name="USB0_CLK_RECOVER_IRC_EN" access="Read/Write" description="IRC48M oscillator enable register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="REG_EN" description="IRC48M regulator enable This bit is used to enable the local analog regulator for IRC48M module">
        <Enum name="0" start="0b0" description="IRC48M local regulator is disabled" />
        <Enum name="1" start="0b1" description="IRC48M local regulator is enabled (default)" />
      </BitField>
      <BitField start="1" size="1" name="IRC_EN" description="IRC48M enable This bit is used to enable the on-chip IRC48M module to generate clocks for crystal-less USB">
        <Enum name="0" start="0b0" description="Disable the IRC48M module (default)" />
        <Enum name="1" start="0b1" description="Enable the IRC48M module" />
      </BitField>
    </Register>
    <Register start="+0x154" size="1" name="USB0_CLK_RECOVER_INT_EN" access="Read/Write" description="Clock recovery combined interrupt enable" reset_value="0x10" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR_EN" description="Determines whether OVF_ERROR condition signal is used in generation of USB_CLK_RECOVERY_INT.">
        <Enum name="0" start="0b0" description="The interrupt will be masked" />
        <Enum name="1" start="0b1" description="The interrupt will be enabled (default)" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="1" name="USB0_CLK_RECOVER_INT_STATUS" access="Read/Write" description="Clock recovery separated interrupt status" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="OVF_ERROR" description="Indicates that the USB clock recovery algorithm has detected that the frequency trim adjustment needed for the IRC48M output clock is outside the available TRIM_FINE adjustment range for the IRC48M module">
        <Enum name="0" start="0b0" description="No interrupt is reported" />
        <Enum name="1" start="0b1" description="Unmasked interrupt has been generated" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000" description="High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" description="CMP Control Register 0" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR" description="Comparator hard block hysteresis control">
        <Enum name="00" start="0b00" description="Level 0" />
        <Enum name="01" start="0b01" description="Level 1" />
        <Enum name="10" start="0b10" description="Level 2" />
        <Enum name="11" start="0b11" description="Level 3" />
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT" description="Filter Sample Count">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA." />
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled." />
        <Enum name="010" start="0b010" description="2 consecutive samples must agree." />
        <Enum name="011" start="0b011" description="3 consecutive samples must agree." />
        <Enum name="100" start="0b100" description="4 consecutive samples must agree." />
        <Enum name="101" start="0b101" description="5 consecutive samples must agree." />
        <Enum name="110" start="0b110" description="6 consecutive samples must agree." />
        <Enum name="111" start="0b111" description="7 consecutive samples must agree." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" description="CMP Control Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN" description="Comparator Module Enable">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled." />
        <Enum name="1" start="0b1" description="Analog Comparator is enabled." />
      </BitField>
      <BitField start="1" size="1" name="OPE" description="Comparator Output Pin Enable">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect." />
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect." />
      </BitField>
      <BitField start="2" size="1" name="COS" description="Comparator Output Select">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT." />
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA." />
      </BitField>
      <BitField start="3" size="1" name="INV" description="Comparator INVERT">
        <Enum name="0" start="0b0" description="Does not invert the comparator output." />
        <Enum name="1" start="0b1" description="Inverts the comparator output." />
      </BitField>
      <BitField start="4" size="1" name="PMODE" description="Power Mode Select">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption." />
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption." />
      </BitField>
      <BitField start="5" size="1" name="TRIGM" description="Trigger Mode Enable">
        <Enum name="0" start="0b0" description="Trigger mode is disabled." />
        <Enum name="1" start="0b1" description="Trigger mode is enabled." />
      </BitField>
      <BitField start="6" size="1" name="WE" description="Windowing Enable">
        <Enum name="0" start="0b0" description="Windowing mode is not selected." />
        <Enum name="1" start="0b1" description="Windowing mode is selected." />
      </BitField>
      <BitField start="7" size="1" name="SE" description="Sample Enable">
        <Enum name="0" start="0b0" description="Sampling mode is not selected." />
        <Enum name="1" start="0b1" description="Sampling mode is selected." />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" description="CMP Filter Period Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER" description="Filter Sample Period" />
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" description="CMP Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT" description="Analog Comparator Output" />
      <BitField start="1" size="1" name="CFF" description="Analog Comparator Flag Falling">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred." />
      </BitField>
      <BitField start="2" size="1" name="CFR" description="Analog Comparator Flag Rising">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected." />
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IEF" description="Comparator Interrupt Enable Falling">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="4" size="1" name="IER" description="Comparator Interrupt Enable Rising">
        <Enum name="0" start="0b0" description="Interrupt is disabled." />
        <Enum name="1" start="0b1" description="Interrupt is enabled." />
      </BitField>
      <BitField start="6" size="1" name="DMAEN" description="DMA Enable Control">
        <Enum name="0" start="0b0" description="DMA is disabled." />
        <Enum name="1" start="0b1" description="DMA is enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" description="DAC Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL" description="DAC Output Voltage Select" />
      <BitField start="6" size="1" name="VRSEL" description="Supply Voltage Reference Source Select">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference." />
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference." />
      </BitField>
      <BitField start="7" size="1" name="DACEN" description="DAC Enable">
        <Enum name="0" start="0b0" description="DAC is disabled." />
        <Enum name="1" start="0b1" description="DAC is enabled." />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" description="MUX Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL" description="Minus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
      <BitField start="3" size="3" name="PSEL" description="Plus Input Mux Control">
        <Enum name="000" start="0b000" description="IN0" />
        <Enum name="001" start="0b001" description="IN1" />
        <Enum name="010" start="0b010" description="IN2" />
        <Enum name="011" start="0b011" description="IN3" />
        <Enum name="100" start="0b100" description="IN4" />
        <Enum name="101" start="0b101" description="IN5" />
        <Enum name="110" start="0b110" description="IN6" />
        <Enum name="111" start="0b111" description="IN7" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40074000" description="Voltage Reference">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" description="VREF Trim Register" reset_value="0" reset_mask="0x40">
      <BitField start="0" size="6" name="TRIM" description="Trim bits">
        <Enum name="000000" start="0b0" description="Min" />
        <Enum name="111111" start="0b111111" description="Max" />
      </BitField>
      <BitField start="6" size="1" name="CHOPEN" description="Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.">
        <Enum name="0" start="0b0" description="Chop oscillator is disabled." />
        <Enum name="1" start="0b1" description="Chop oscillator is enabled." />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" description="VREF Status and Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV" description="Buffer Mode selection">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup" />
        <Enum name="01" start="0b01" description="High power buffer mode enabled" />
        <Enum name="10" start="0b10" description="Low-power buffer mode enabled" />
      </BitField>
      <BitField start="2" size="1" name="VREFST" description="Internal Voltage Reference stable">
        <Enum name="0" start="0b0" description="The module is disabled or not stable." />
        <Enum name="1" start="0b1" description="The module is stable." />
      </BitField>
      <BitField start="5" size="1" name="ICOMPEN" description="Second order curvature compensation enable">
        <Enum name="0" start="0b0" description="Disabled" />
        <Enum name="1" start="0b1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="REGEN" description="Regulator enable">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled." />
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled." />
      </BitField>
      <BitField start="7" size="1" name="VREFEN" description="Internal Voltage Reference enable">
        <Enum name="0" start="0b0" description="The module is disabled." />
        <Enum name="1" start="0b1" description="The module is enabled." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000" description="Low leakage wakeup unit">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" description="LLWU Pin Enable 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0" description="Wakeup Pin Enable For LLWU_P0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE1" description="Wakeup Pin Enable For LLWU_P1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE2" description="Wakeup Pin Enable For LLWU_P2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE3" description="Wakeup Pin Enable For LLWU_P3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" description="LLWU Pin Enable 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4" description="Wakeup Pin Enable For LLWU_P4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE5" description="Wakeup Pin Enable For LLWU_P5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE6" description="Wakeup Pin Enable For LLWU_P6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE7" description="Wakeup Pin Enable For LLWU_P7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" description="LLWU Pin Enable 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8" description="Wakeup Pin Enable For LLWU_P8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE9" description="Wakeup Pin Enable For LLWU_P9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE10" description="Wakeup Pin Enable For LLWU_P10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE11" description="Wakeup Pin Enable For LLWU_P11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" description="LLWU Pin Enable 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12" description="Wakeup Pin Enable For LLWU_P12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE13" description="Wakeup Pin Enable For LLWU_P13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE14" description="Wakeup Pin Enable For LLWU_P14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE15" description="Wakeup Pin Enable For LLWU_P15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_PE5" access="Read/Write" description="LLWU Pin Enable 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE16" description="Wakeup Pin Enable For LLWU_P16">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE17" description="Wakeup Pin Enable For LLWU_P17">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE18" description="Wakeup Pin Enable For LLWU_P18">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE19" description="Wakeup Pin Enable For LLWU_P19">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_PE6" access="Read/Write" description="LLWU Pin Enable 6 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE20" description="Wakeup Pin Enable For LLWU_P20">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE21" description="Wakeup Pin Enable For LLWU_P21">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE22" description="Wakeup Pin Enable For LLWU_P22">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE23" description="Wakeup Pin Enable For LLWU_P23">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_PE7" access="Read/Write" description="LLWU Pin Enable 7 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE24" description="Wakeup Pin Enable For LLWU_P24">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE25" description="Wakeup Pin Enable For LLWU_P25">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE26" description="Wakeup Pin Enable For LLWU_P26">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE27" description="Wakeup Pin Enable For LLWU_P27">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_PE8" access="Read/Write" description="LLWU Pin Enable 8 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE28" description="Wakeup Pin Enable For LLWU_P28">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="2" size="2" name="WUPE29" description="Wakeup Pin Enable For LLWU_P29">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="4" size="2" name="WUPE30" description="Wakeup Pin Enable For LLWU_P30">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
      <BitField start="6" size="2" name="WUPE31" description="Wakeup Pin Enable For LLWU_P31">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input" />
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection" />
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection" />
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_ME" access="Read/Write" description="LLWU Module Enable register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0" description="Wakeup Module Enable For Module 0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUME1" description="Wakeup Module Enable for Module 1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUME2" description="Wakeup Module Enable For Module 2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUME3" description="Wakeup Module Enable For Module 3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUME4" description="Wakeup Module Enable For Module 4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUME5" description="Wakeup Module Enable For Module 5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUME6" description="Wakeup Module Enable For Module 6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUME7" description="Wakeup Module Enable For Module 7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source" />
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_PF1" access="Read/Write" description="LLWU Pin Flag 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0" description="Wakeup Flag For LLWU_P0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF1" description="Wakeup Flag For LLWU_P1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF2" description="Wakeup Flag For LLWU_P2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF3" description="Wakeup Flag For LLWU_P3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF4" description="Wakeup Flag For LLWU_P4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF5" description="Wakeup Flag For LLWU_P5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF6" description="Wakeup Flag For LLWU_P6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF7" description="Wakeup Flag For LLWU_P7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="LLWU_PF2" access="Read/Write" description="LLWU Pin Flag 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8" description="Wakeup Flag For LLWU_P8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF9" description="Wakeup Flag For LLWU_P9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF10" description="Wakeup Flag For LLWU_P10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF11" description="Wakeup Flag For LLWU_P11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF12" description="Wakeup Flag For LLWU_P12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF13" description="Wakeup Flag For LLWU_P13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF14" description="Wakeup Flag For LLWU_P14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF15" description="Wakeup Flag For LLWU_P15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="LLWU_PF3" access="Read/Write" description="LLWU Pin Flag 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF16" description="Wakeup Flag For LLWU_P16">
        <Enum name="0" start="0b0" description="LLWU_P16 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P16 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF17" description="Wakeup Flag For LLWU_P17">
        <Enum name="0" start="0b0" description="LLWU_P17 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P17 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF18" description="Wakeup Flag For LLWU_P18">
        <Enum name="0" start="0b0" description="LLWU_P18 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P18 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF19" description="Wakeup Flag For LLWU_P19">
        <Enum name="0" start="0b0" description="LLWU_P19 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P19 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF20" description="Wakeup Flag For LLWU_P20">
        <Enum name="0" start="0b0" description="LLWU_P20 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P20 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF21" description="Wakeup Flag For LLWU_P21">
        <Enum name="0" start="0b0" description="LLWU_P21 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P21 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF22" description="Wakeup Flag For LLWU_P22">
        <Enum name="0" start="0b0" description="LLWU_P22 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P22 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF23" description="Wakeup Flag For LLWU_P23">
        <Enum name="0" start="0b0" description="LLWU_P23 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P23 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="LLWU_PF4" access="Read/Write" description="LLWU Pin Flag 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF24" description="Wakeup Flag For LLWU_P24">
        <Enum name="0" start="0b0" description="LLWU_P24 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P24 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="WUF25" description="Wakeup Flag For LLWU_P25">
        <Enum name="0" start="0b0" description="LLWU_P25 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P25 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="WUF26" description="Wakeup Flag For LLWU_P26">
        <Enum name="0" start="0b0" description="LLWU_P26 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P26 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="WUF27" description="Wakeup Flag For LLWU_P27">
        <Enum name="0" start="0b0" description="LLWU_P27 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P27 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="WUF28" description="Wakeup Flag For LLWU_P28">
        <Enum name="0" start="0b0" description="LLWU_P28 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P28 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="WUF29" description="Wakeup Flag For LLWU_P29">
        <Enum name="0" start="0b0" description="LLWU_P29 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P29 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="WUF30" description="Wakeup Flag For LLWU_P30">
        <Enum name="0" start="0b0" description="LLWU_P30 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P30 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="WUF31" description="Wakeup Flag For LLWU_P31">
        <Enum name="0" start="0b0" description="LLWU_P31 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="LLWU_P31 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="LLWU_MF5" access="ReadOnly" description="LLWU Module Flag 5 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0" description="Wakeup flag For module 0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="MWUF1" description="Wakeup flag For module 1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source" />
      </BitField>
      <BitField start="2" size="1" name="MWUF2" description="Wakeup flag For module 2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source" />
      </BitField>
      <BitField start="3" size="1" name="MWUF3" description="Wakeup flag For module 3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source" />
      </BitField>
      <BitField start="4" size="1" name="MWUF4" description="Wakeup flag For module 4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source" />
      </BitField>
      <BitField start="5" size="1" name="MWUF5" description="Wakeup flag For module 5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source" />
      </BitField>
      <BitField start="6" size="1" name="MWUF6" description="Wakeup flag For module 6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source" />
      </BitField>
      <BitField start="7" size="1" name="MWUF7" description="Wakeup flag For module 7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source" />
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="LLWU_FILT1" access="Read/Write" description="LLWU Pin Filter 1 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0xF" size="1" name="LLWU_FILT2" access="Read/Write" description="LLWU Pin Filter 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="LLWU_FILT3" access="Read/Write" description="LLWU Pin Filter 3 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 3 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 3 was a wakeup source" />
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="LLWU_FILT4" access="Read/Write" description="LLWU Pin Filter 4 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FILTSEL" description="Filter Pin Select">
        <Enum name="00000" start="0b00000" description="Select LLWU_P0 for filter" />
        <Enum name="11111" start="0b11111" description="Select LLWU_P31 for filter" />
      </BitField>
      <BitField start="5" size="2" name="FILTE" description="Digital Filter On External Pin">
        <Enum name="00" start="0b00" description="Filter disabled" />
        <Enum name="01" start="0b01" description="Filter posedge detect enabled" />
        <Enum name="10" start="0b10" description="Filter negedge detect enabled" />
        <Enum name="11" start="0b11" description="Filter any edge detect enabled" />
      </BitField>
      <BitField start="7" size="1" name="FILTF" description="Filter Detect Flag">
        <Enum name="0" start="0b0" description="Pin Filter 4 was not a wakeup source" />
        <Enum name="1" start="0b1" description="Pin Filter 4 was a wakeup source" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000" description="Power Management Controller">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" description="Low Voltage Detect Status And Control 1 register" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV" description="Low-Voltage Detect Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )" />
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )" />
      </BitField>
      <BitField start="4" size="1" name="LVDRE" description="Low-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="LVDIE" description="Low-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVDACK" description="Low-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="LVDF" description="Low-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="Low-voltage event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage event detected" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" description="Low Voltage Detect Status And Control 2 register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV" description="Low-Voltage Warning Voltage Select">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)" />
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)" />
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)" />
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)" />
      </BitField>
      <BitField start="5" size="1" name="LVWIE" description="Low-Voltage Warning Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1" />
      </BitField>
      <BitField start="6" size="1" name="LVWACK" description="Low-Voltage Warning Acknowledge" />
      <BitField start="7" size="1" name="LVWF" description="Low-Voltage Warning Flag">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected" />
        <Enum name="1" start="0b1" description="Low-voltage warning event detected" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" description="Regulator Status And Control register" reset_value="0x24" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE" description="Bandgap Buffer Enable">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled" />
        <Enum name="1" start="0b1" description="Bandgap buffer enabled" />
      </BitField>
      <BitField start="2" size="1" name="REGONS" description="Regulator In Run Regulation Status">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it" />
        <Enum name="1" start="0b1" description="Regulator is in run regulation" />
      </BitField>
      <BitField start="3" size="1" name="ACKISO" description="Acknowledge Isolation">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state." />
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state." />
      </BitField>
      <BitField start="4" size="1" name="BGEN" description="Bandgap Enable In VLPx Operation">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes." />
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes." />
      </BitField>
      <BitField start="6" size="1" name="VLPO" description="VLPx Option">
        <Enum name="0" start="0b0" description="Operating frequencies and MCG clocking modes are restricted during VLPx modes as listed in the Power Management chapter." />
        <Enum name="1" start="0b1" description="If BGEN is also set, operating frequencies and MCG clocking modes are unrestricted during VLPx modes. Note that flash access frequency is still restricted however." />
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="PMC_HVDSC1" access="Read/Write" description="High Voltage Detect Status And Control 1 register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="HVDV" description="High-Voltage Detect Voltage Select">
        <Enum name="0" start="0b0" description="Low trip point selected (V HVD = V HVDL )" />
        <Enum name="1" start="0b1" description="High trip point selected (V HVD = V HVDH )" />
      </BitField>
      <BitField start="4" size="1" name="HVDRE" description="High-Voltage Detect Reset Enable">
        <Enum name="0" start="0b0" description="HVDF does not generate hardware resets" />
        <Enum name="1" start="0b1" description="Force an MCU reset when HVDF = 1" />
      </BitField>
      <BitField start="5" size="1" name="HVDIE" description="High-Voltage Detect Interrupt Enable">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)" />
        <Enum name="1" start="0b1" description="Request a hardware interrupt when HVDF = 1" />
      </BitField>
      <BitField start="6" size="1" name="HVDACK" description="High-Voltage Detect Acknowledge" />
      <BitField start="7" size="1" name="HVDF" description="High-Voltage Detect Flag">
        <Enum name="0" start="0b0" description="High-voltage event not detected" />
        <Enum name="1" start="0b1" description="High-voltage event detected" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000" description="System Mode Controller">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" description="Power Mode Protection register" reset_value="0x20" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS" description="Allow Very-Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed" />
      </BitField>
      <BitField start="3" size="1" name="ALLS" description="Allow Low-Leakage Stop Mode">
        <Enum name="0" start="0b0" description="Any LLSx mode is not allowed" />
        <Enum name="1" start="0b1" description="Any LLSx mode is allowed" />
      </BitField>
      <BitField start="5" size="1" name="AVLP" description="Allow Very-Low-Power Modes">
        <Enum name="0" start="0b0" description="VLPR, VLPW, and VLPS are not allowed." />
        <Enum name="1" start="0b1" description="VLPR, VLPW, and VLPS are allowed." />
      </BitField>
      <BitField start="7" size="1" name="AHSRUN" description="Allow High Speed Run mode">
        <Enum name="0" start="0b0" description="HSRUN is not allowed" />
        <Enum name="1" start="0b1" description="HSRUN is allowed" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" description="Power Mode Control register" reset_value="0x40" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM" description="Stop Mode Control">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)" />
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)" />
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLSx)" />
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)" />
        <Enum name="110" start="0b110" description="Reseved" />
      </BitField>
      <BitField start="3" size="1" name="STOPA" description="Stop Aborted">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful." />
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted." />
      </BitField>
      <BitField start="5" size="2" name="RUNM" description="Run Mode Control">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)" />
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)" />
        <Enum name="11" start="0b11" description="High Speed Run mode (HSRUN)" />
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" description="Stop Control Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="LLSM" description="LLS or VLLS Mode Control">
        <Enum name="000" start="0b000" description="VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="001" start="0b001" description="VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx" />
        <Enum name="010" start="0b010" description="VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx" />
        <Enum name="011" start="0b011" description="VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx" />
      </BitField>
      <BitField start="3" size="1" name="LPOPO" description="LPO Power Option">
        <Enum name="0" start="0b0" description="LPO clock is enabled in LLS/VLLSx" />
        <Enum name="1" start="0b1" description="LPO clock is disabled in LLS/VLLSx" />
      </BitField>
      <BitField start="5" size="1" name="PORPO" description="POR Power Option">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0" />
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0" />
      </BitField>
      <BitField start="6" size="2" name="PSTOPO" description="Partial Stop Option">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode" />
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled" />
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled" />
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" description="Power Mode Status register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="PMSTAT" description="Power Mode Status" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000" description="Reset Control Module">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" description="System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP" description="Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="LVD" description="Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="LOC" description="Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="LOL" description="Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="WDOG" description="Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="PIN" description="External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="POR" description="Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" description="System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="LOCKUP" description="Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SW" description="Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="MDM_AP" description="MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SACKERR" description="Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" description="Reset Pin Filter Control register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW" description="Reset Pin Filter Select in Run and Wait Modes">
        <Enum name="00" start="0b00" description="All filtering disabled" />
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation" />
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation" />
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS" description="Reset Pin Filter Select in Stop Mode">
        <Enum name="0" start="0b0" description="All filtering disabled" />
        <Enum name="1" start="0b1" description="LPO clock filter enabled" />
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" description="Reset Pin Filter Width register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL" description="Reset Pin Filter Bus Clock Select">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1" />
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2" />
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3" />
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4" />
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5" />
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6" />
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7" />
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8" />
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9" />
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10" />
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11" />
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12" />
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13" />
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14" />
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15" />
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16" />
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17" />
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18" />
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19" />
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20" />
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21" />
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22" />
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23" />
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24" />
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25" />
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26" />
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27" />
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28" />
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29" />
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30" />
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31" />
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32" />
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="RCM_FM" access="Read/Write" description="Force Mode Register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="2" name="FORCEROM" description="Force ROM Boot">
        <Enum name="00" start="0b00" description="No effect" />
        <Enum name="01" start="0b01" description="Force boot from ROM with RCM_MR[1] set." />
        <Enum name="10" start="0b10" description="Force boot from ROM with RCM_MR[2] set." />
        <Enum name="11" start="0b11" description="Force boot from ROM with RCM_MR[2:1] set." />
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="RCM_MR" access="Read/Write" description="Mode Register" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="2" name="BOOTROM" description="Boot ROM Configuration">
        <Enum name="00" start="0b00" description="Boot from Flash" />
        <Enum name="01" start="0b01" description="Boot from ROM due to BOOTCFG0 pin assertion" />
        <Enum name="10" start="0b10" description="Boot form ROM due to FOPT[7] configuration" />
        <Enum name="11" start="0b11" description="Boot from ROM due to both BOOTCFG0 pin assertion and FOPT[7] configuration" />
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="RCM_SSRS0" access="Read/Write" description="Sticky System Reset Status Register 0" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="SWAKEUP" description="Sticky Low Leakage Wakeup Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source" />
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source" />
      </BitField>
      <BitField start="1" size="1" name="SLVD" description="Sticky Low-Voltage Detect Reset">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR" />
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR" />
      </BitField>
      <BitField start="2" size="1" name="SLOC" description="Sticky Loss-of-Clock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock." />
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock." />
      </BitField>
      <BitField start="3" size="1" name="SLOL" description="Sticky Loss-of-Lock Reset">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL" />
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL" />
      </BitField>
      <BitField start="5" size="1" name="SWDOG" description="Sticky Watchdog">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout" />
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout" />
      </BitField>
      <BitField start="6" size="1" name="SPIN" description="Sticky External Reset Pin">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin" />
        <Enum name="1" start="0b1" description="Reset caused by external reset pin" />
      </BitField>
      <BitField start="7" size="1" name="SPOR" description="Sticky Power-On Reset">
        <Enum name="0" start="0b0" description="Reset not caused by POR" />
        <Enum name="1" start="0b1" description="Reset caused by POR" />
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="RCM_SSRS1" access="Read/Write" description="Sticky System Reset Status Register 1" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="SLOCKUP" description="Sticky Core Lockup">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event" />
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event" />
      </BitField>
      <BitField start="2" size="1" name="SSW" description="Sticky Software">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit" />
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit" />
      </BitField>
      <BitField start="3" size="1" name="SMDM_AP" description="Sticky MDM-AP System Reset Request">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit" />
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit" />
      </BitField>
      <BitField start="5" size="1" name="SSACKERR" description="Sticky Stop Mode Acknowledge Error Reset">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode" />
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x400FF000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x400FF040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x400FF080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x400FF0C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x400FF100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDO0" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="1" size="1" name="PDO1" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="2" size="1" name="PDO2" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="3" size="1" name="PDO3" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="4" size="1" name="PDO4" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="5" size="1" name="PDO5" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="6" size="1" name="PDO6" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="7" size="1" name="PDO7" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="8" size="1" name="PDO8" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="9" size="1" name="PDO9" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="10" size="1" name="PDO10" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="11" size="1" name="PDO11" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="12" size="1" name="PDO12" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="13" size="1" name="PDO13" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="14" size="1" name="PDO14" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="15" size="1" name="PDO15" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="16" size="1" name="PDO16" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="17" size="1" name="PDO17" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="18" size="1" name="PDO18" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="19" size="1" name="PDO19" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="20" size="1" name="PDO20" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="21" size="1" name="PDO21" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="22" size="1" name="PDO22" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="23" size="1" name="PDO23" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="24" size="1" name="PDO24" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="25" size="1" name="PDO25" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="26" size="1" name="PDO26" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="27" size="1" name="PDO27" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="28" size="1" name="PDO28" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="29" size="1" name="PDO29" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="30" size="1" name="PDO30" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
      <BitField start="31" size="1" name="PDO31" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTSO0" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PTSO1" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PTSO2" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PTSO3" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PTSO4" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PTSO5" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PTSO6" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PTSO7" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PTSO8" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PTSO9" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PTSO10" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PTSO11" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PTSO12" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PTSO13" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PTSO14" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PTSO15" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PTSO16" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PTSO17" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PTSO18" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PTSO19" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PTSO20" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PTSO21" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PTSO22" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PTSO23" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PTSO24" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PTSO25" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PTSO26" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PTSO27" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PTSO28" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PTSO29" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PTSO30" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PTSO31" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTCO0" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="1" size="1" name="PTCO1" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="PTCO2" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="3" size="1" name="PTCO3" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="4" size="1" name="PTCO4" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="5" size="1" name="PTCO5" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="6" size="1" name="PTCO6" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="7" size="1" name="PTCO7" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="8" size="1" name="PTCO8" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="9" size="1" name="PTCO9" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="10" size="1" name="PTCO10" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="11" size="1" name="PTCO11" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="12" size="1" name="PTCO12" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="13" size="1" name="PTCO13" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="14" size="1" name="PTCO14" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="15" size="1" name="PTCO15" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="16" size="1" name="PTCO16" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="17" size="1" name="PTCO17" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="18" size="1" name="PTCO18" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="19" size="1" name="PTCO19" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="20" size="1" name="PTCO20" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="21" size="1" name="PTCO21" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="22" size="1" name="PTCO22" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="23" size="1" name="PTCO23" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="24" size="1" name="PTCO24" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="25" size="1" name="PTCO25" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="26" size="1" name="PTCO26" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="27" size="1" name="PTCO27" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="28" size="1" name="PTCO28" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="29" size="1" name="PTCO29" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="30" size="1" name="PTCO30" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
      <BitField start="31" size="1" name="PTCO31" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTTO0" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="1" size="1" name="PTTO1" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="2" size="1" name="PTTO2" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="3" size="1" name="PTTO3" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="4" size="1" name="PTTO4" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="5" size="1" name="PTTO5" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="6" size="1" name="PTTO6" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="7" size="1" name="PTTO7" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="8" size="1" name="PTTO8" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="9" size="1" name="PTTO9" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="10" size="1" name="PTTO10" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="11" size="1" name="PTTO11" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="12" size="1" name="PTTO12" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="13" size="1" name="PTTO13" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="14" size="1" name="PTTO14" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="15" size="1" name="PTTO15" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="16" size="1" name="PTTO16" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="17" size="1" name="PTTO17" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="18" size="1" name="PTTO18" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="19" size="1" name="PTTO19" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="20" size="1" name="PTTO20" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="21" size="1" name="PTTO21" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="22" size="1" name="PTTO22" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="23" size="1" name="PTTO23" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="24" size="1" name="PTTO24" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="25" size="1" name="PTTO25" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="26" size="1" name="PTTO26" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="27" size="1" name="PTTO27" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="28" size="1" name="PTTO28" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="29" size="1" name="PTTO29" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="30" size="1" name="PTTO30" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
      <BitField start="31" size="1" name="PTTO31" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDI0" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="1" size="1" name="PDI1" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="2" size="1" name="PDI2" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="3" size="1" name="PDI3" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="4" size="1" name="PDI4" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="5" size="1" name="PDI5" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="6" size="1" name="PDI6" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="7" size="1" name="PDI7" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="8" size="1" name="PDI8" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="9" size="1" name="PDI9" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="10" size="1" name="PDI10" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="11" size="1" name="PDI11" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="12" size="1" name="PDI12" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="13" size="1" name="PDI13" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="14" size="1" name="PDI14" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="15" size="1" name="PDI15" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="16" size="1" name="PDI16" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="17" size="1" name="PDI17" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="18" size="1" name="PDI18" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="19" size="1" name="PDI19" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="20" size="1" name="PDI20" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="21" size="1" name="PDI21" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="22" size="1" name="PDI22" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="23" size="1" name="PDI23" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="24" size="1" name="PDI24" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="25" size="1" name="PDI25" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="26" size="1" name="PDI26" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="27" size="1" name="PDI27" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="28" size="1" name="PDI28" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="29" size="1" name="PDI29" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="30" size="1" name="PDI30" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
      <BitField start="31" size="1" name="PDI31" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDD0" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="1" size="1" name="PDD1" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="2" size="1" name="PDD2" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="3" size="1" name="PDD3" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="4" size="1" name="PDD4" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="5" size="1" name="PDD5" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="6" size="1" name="PDD6" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="7" size="1" name="PDD7" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="8" size="1" name="PDD8" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="9" size="1" name="PDD9" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="10" size="1" name="PDD10" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="11" size="1" name="PDD11" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="12" size="1" name="PDD12" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="13" size="1" name="PDD13" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="14" size="1" name="PDD14" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="15" size="1" name="PDD15" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="16" size="1" name="PDD16" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="17" size="1" name="PDD17" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="18" size="1" name="PDD18" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="19" size="1" name="PDD19" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="20" size="1" name="PDD20" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="21" size="1" name="PDD21" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="22" size="1" name="PDD22" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="23" size="1" name="PDD23" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="24" size="1" name="PDD24" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="25" size="1" name="PDD25" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="26" size="1" name="PDD26" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="27" size="1" name="PDD27" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="28" size="1" name="PDD28" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="29" size="1" name="PDD29" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="30" size="1" name="PDD30" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
      <BitField start="31" size="1" name="PDD31" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="ReadOnly" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410CC601" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Minor revision number m in the rnpm revision status" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="16" size="4" name="ARCHITECTURE" description="Indicates the architecture" />
      <BitField start="20" size="4" name="VARIANT" description="Major revision number n in the npm revision status" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="6" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit">
        <Enum name="0" start="0b0" description="no effect" />
        <Enum name="1" start="0b1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit">
        <Enum name="0" start="0b0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="1" start="0b1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="Reserved for Debug use" />
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request">
        <Enum name="0" start="0b0" description="no system reset request" />
        <Enum name="1" start="0b1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="15" size="1" name="ENDIANNESS" description="Data endianness bit">
        <Enum name="0" start="0b0" description="Little-endian" />
        <Enum name="1" start="0b1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode">
        <Enum name="0" start="0b0" description="do not sleep when returning to Thread mode" />
        <Enum name="1" start="0b1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode">
        <Enum name="0" start="0b0" description="sleep" />
        <Enum name="1" start="0b1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="Send Event on Pending bit">
        <Enum name="0" start="0b0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="1" start="0b1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="ReadOnly" description="Configuration and Control Register" reset_value="0x208" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Always reads as one, indicates that all unaligned accesses generate a HardFault" />
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="22" size="2" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="30" size="2" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="SVCALLPENDED" description="no description available">
        <Enum name="0" start="0b0" description="exception is not pending" />
        <Enum name="1" start="0b1" description="exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="no description available">
        <Enum name="0" start="0b0" description="No active halt request debug event" />
        <Enum name="1" start="0b1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="no description available">
        <Enum name="0" start="0b0" description="No current breakpoint debug event" />
        <Enum name="1" start="0b1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="no description available">
        <Enum name="0" start="0b0" description="No current debug events generated by the DWT" />
        <Enum name="1" start="0b1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="no description available">
        <Enum name="0" start="0b0" description="No Vector catch triggered" />
        <Enum name="1" start="0b1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="no description available">
        <Enum name="0" start="0b0" description="No EDBGRQ debug event" />
        <Enum name="1" start="0b1" description="EDBGRQ debug event" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="System timer">
    <Register start="+0" size="4" name="SYST_CSR" access="Read/Write" description="SysTick Control and Status Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="no description available">
        <Enum name="0" start="0b0" description="counter disabled" />
        <Enum name="1" start="0b1" description="counter enabled" />
      </BitField>
      <BitField start="1" size="1" name="TICKINT" description="no description available">
        <Enum name="0" start="0b0" description="counting down to 0 does not assert the SysTick exception request" />
        <Enum name="1" start="0b1" description="counting down to 0 asserts the SysTick exception request" />
      </BitField>
      <BitField start="2" size="1" name="CLKSOURCE" description="no description available">
        <Enum name="0" start="0b0" description="external clock" />
        <Enum name="1" start="0b1" description="processor clock" />
      </BitField>
      <BitField start="16" size="1" name="COUNTFLAG" description="no description available" />
    </Register>
    <Register start="+0x4" size="4" name="SYST_RVR" access="Read/Write" description="SysTick Reload Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RELOAD" description="Value to load into the SysTick Current Value Register when the counter reaches 0" />
    </Register>
    <Register start="+0x8" size="4" name="SYST_CVR" access="Read/Write" description="SysTick Current Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="CURRENT" description="Current value at the time the register is accessed" />
    </Register>
    <Register start="+0xC" size="4" name="SYST_CALIB" access="ReadOnly" description="SysTick Calibration Value Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TENMS" description="Reload value to use for 10ms timing" />
      <BitField start="30" size="1" name="SKEW" description="no description available">
        <Enum name="0" start="0b0" description="10ms calibration value is exact" />
        <Enum name="1" start="0b1" description="10ms calibration value is inexact, because of the clock frequency" />
      </BitField>
      <BitField start="31" size="1" name="NOREF" description="no description available">
        <Enum name="0" start="0b0" description="The reference clock is provided" />
        <Enum name="1" start="0b1" description="The reference clock is not provided" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000" description="Micro Trace Buffer">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" description="MTB Position Register" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP" description="WRAP" />
      <BitField start="3" size="29" name="POINTER" description="Trace Packet Address Pointer[28:0]" />
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" description="MTB Master Register" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK" description="Mask" />
      <BitField start="5" size="1" name="TSTARTEN" description="Trace Start Input Enable" />
      <BitField start="6" size="1" name="TSTOPEN" description="Trace Stop Input Enable" />
      <BitField start="7" size="1" name="SFRWPRIV" description="Special Function Register Write Privilege" />
      <BitField start="8" size="1" name="RAMPRIV" description="RAM Privilege" />
      <BitField start="9" size="1" name="HALTREQ" description="Halt Request" />
      <BitField start="31" size="1" name="EN" description="Main Trace Enable" />
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" description="MTB Flow Register" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP" description="AUTOSTOP" />
      <BitField start="1" size="1" name="AUTOHALT" description="AUTOHALT" />
      <BitField start="3" size="29" name="WATERMARK" description="WATERMARK[28:0]" />
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" description="MTB Base Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR" description="BASEADDR" />
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" description="Integration Mode Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL" description="MODECTRL" />
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" description="Claim TAG Set Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET" description="TAGSET" />
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" description="Claim TAG Clear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR" description="TAGCLEAR" />
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" description="Lock Access Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS" description="Hardwired to 0x0000_0000" />
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" description="Lock Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT" description="LOCKSTAT" />
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" description="Authentication Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0" description="Connected to DBGEN." />
      <BitField start="2" size="1" name="BIT2" description="BIT2" />
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" description="Device Architecture Register" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH" description="DEVICEARCH" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000" description="MTB data watchpoint and trace">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" description="MTB DWT Control Register" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL" description="DWT configuration controls" />
      <BitField start="28" size="4" name="NUMCMP" description="Number of comparators" />
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" description="MTB_DWT Comparator Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Reference value for comparison" />
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" description="MTB_DWT Comparator Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK" description="MASK" />
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" description="MTB_DWT Comparator Function Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH" description="Data Value Match">
        <Enum name="0" start="0b0" description="Perform address comparison." />
        <Enum name="1" start="0b1" description="Perform data value comparison." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Data Value Size">
        <Enum name="00" start="0b00" description="Byte." />
        <Enum name="01" start="0b01" description="Halfword." />
        <Enum name="10" start="0b10" description="Word." />
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Data Value Address 0" />
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" description="MTB_DWT Comparator Function Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION" description="Function">
        <Enum name="0000" start="0b0000" description="Disabled." />
        <Enum name="0100" start="0b0100" description="Instruction fetch." />
        <Enum name="0101" start="0b0101" description="Data operand read." />
        <Enum name="0110" start="0b0110" description="Data operand write." />
        <Enum name="0111" start="0b0111" description="Data operand (read + write)." />
      </BitField>
      <BitField start="24" size="1" name="MATCHED" description="Comparator match">
        <Enum name="0" start="0b0" description="No match." />
        <Enum name="1" start="0b1" description="Match occurred." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" description="MTB_DWT Trace Buffer Control Register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0" description="Action based on Comparator 0 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]." />
      </BitField>
      <BitField start="1" size="1" name="ACOMP1" description="Action based on Comparator 1 match">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]." />
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]." />
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP" description="Number of Comparators" />
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" description="Device Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG" description="DEVICECFG" />
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" description="Device Type Identifier Register" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID" description="DEVICETYPID" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000" description="System ROM">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" description="Entry" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY" description="ENTRY" />
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" description="End of Table Marker Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK" description="MARK" />
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" description="System Access Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS" description="SYSACCESS" />
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" description="Peripheral ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID" description="PERIPHID" />
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" description="Component ID Register" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID" description="Component ID" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000" description="Core Platform Miscellaneous Control Module">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" description="Crossbar Switch (AXBS) Slave Configuration" reset_value="0xF" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC" description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent." />
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present." />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" description="Crossbar Switch (AXBS) Master Configuration" reset_value="0xD" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC" description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent" />
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" description="Platform Control Register" reset_value="0x240" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB" description="Arbitration select">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters" />
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters" />
      </BitField>
      <BitField start="10" size="1" name="CFCC" description="Clear Flash Controller Cache" />
      <BitField start="11" size="1" name="DFCDA" description="Disable Flash Controller Data Caching">
        <Enum name="0" start="0b0" description="Enable flash controller data caching" />
        <Enum name="1" start="0b1" description="Disable flash controller data caching." />
      </BitField>
      <BitField start="12" size="1" name="DFCIC" description="Disable Flash Controller Instruction Caching">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching." />
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching." />
      </BitField>
      <BitField start="13" size="1" name="DFCC" description="Disable Flash Controller Cache">
        <Enum name="0" start="0b0" description="Enable flash controller cache." />
        <Enum name="1" start="0b1" description="Disable flash controller cache." />
      </BitField>
      <BitField start="14" size="1" name="EFDS" description="Enable Flash Data Speculation">
        <Enum name="0" start="0b0" description="Disable flash data speculation." />
        <Enum name="1" start="0b1" description="Enable flash data speculation." />
      </BitField>
      <BitField start="15" size="1" name="DFCS" description="Disable Flash Controller Speculation">
        <Enum name="0" start="0b0" description="Enable flash controller speculation." />
        <Enum name="1" start="0b1" description="Disable flash controller speculation." />
      </BitField>
      <BitField start="16" size="1" name="ESFC" description="Enable Stalling Flash Controller">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy." />
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" description="Compute Operation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ" description="Compute Operation Request">
        <Enum name="0" start="0b0" description="Request is cleared." />
        <Enum name="1" start="0b1" description="Request Compute Operation." />
      </BitField>
      <BitField start="1" size="1" name="CPOACK" description="Compute Operation Acknowledge">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed." />
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed." />
      </BitField>
      <BitField start="2" size="1" name="CPOWOI" description="Compute Operation Wake-up on Interrupt">
        <Enum name="0" start="0b0" description="No effect." />
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOA" start="0xF8000000" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOB" start="0xF8000040" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOB_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOB_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOB_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOB_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOB_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOB_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOC" start="0xF8000080" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOC_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOC_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOC_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOC_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOC_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOC_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOD" start="0xF80000C0" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOD_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOD_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOD_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOD_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOD_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOD_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FGPIOE" start="0xF8000100" description="General Purpose Input/Output">
    <Register start="+0" size="4" name="FGPIOE_PDOR" access="Read/Write" description="Port Data Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO" description="Port Data Output">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output." />
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOE_PSOR" access="WriteOnly" description="Port Set Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO" description="Port Set Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOE_PCOR" access="WriteOnly" description="Port Clear Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO" description="Port Clear Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOE_PTOR" access="WriteOnly" description="Port Toggle Output Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO" description="Port Toggle Output">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change." />
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOE_PDIR" access="ReadOnly" description="Port Data Input Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Port Data Input">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function." />
        <Enum name="1" start="0b1" description="Pin logic level is logic 1." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOE_PDDR" access="Read/Write" description="Port Data Direction Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD" description="Port Data Direction">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function." />
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0_DMA4" start="0" size="1" />
      <BitField name="DMA1_DMA5" start="1" size="1" />
      <BitField name="DMA2_DMA6" start="2" size="1" />
      <BitField name="DMA3_DMA7" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="PIT0" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="EMVSIM0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="I2C0" start="14" size="1" />
      <BitField name="QSPI0" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="SPI1" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="I2C1" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="MCG" start="11" size="1" />
      <BitField name="WDOG_EWM" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG0" start="14" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="RTC_Alarm" start="18" size="1" />
      <BitField name="DMA4" start="24" size="1" />
      <BitField name="DMA5" start="25" size="1" />
      <BitField name="DMA6" start="26" size="1" />
      <BitField name="DMA7" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0_DMA4" start="0" size="1" />
      <BitField name="DMA1_DMA5" start="1" size="1" />
      <BitField name="DMA2_DMA6" start="2" size="1" />
      <BitField name="DMA3_DMA7" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="PIT0" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="EMVSIM0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="I2C0" start="14" size="1" />
      <BitField name="QSPI0" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="SPI1" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="I2C1" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="MCG" start="11" size="1" />
      <BitField name="WDOG_EWM" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG0" start="14" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="RTC_Alarm" start="18" size="1" />
      <BitField name="DMA4" start="24" size="1" />
      <BitField name="DMA5" start="25" size="1" />
      <BitField name="DMA6" start="26" size="1" />
      <BitField name="DMA7" start="27" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0_DMA4" start="0" size="1" />
      <BitField name="DMA1_DMA5" start="1" size="1" />
      <BitField name="DMA2_DMA6" start="2" size="1" />
      <BitField name="DMA3_DMA7" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="PIT0" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="EMVSIM0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="I2C0" start="14" size="1" />
      <BitField name="QSPI0" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="SPI1" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="I2C1" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="MCG" start="11" size="1" />
      <BitField name="WDOG_EWM" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG0" start="14" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="RTC_Alarm" start="18" size="1" />
      <BitField name="DMA4" start="24" size="1" />
      <BitField name="DMA5" start="25" size="1" />
      <BitField name="DMA6" start="26" size="1" />
      <BitField name="DMA7" start="27" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0_DMA4" start="0" size="1" />
      <BitField name="DMA1_DMA5" start="1" size="1" />
      <BitField name="DMA2_DMA6" start="2" size="1" />
      <BitField name="DMA3_DMA7" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="PIT0" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="EMVSIM0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="I2C0" start="14" size="1" />
      <BitField name="QSPI0" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="SPI1" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="I2C1" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="MCG" start="11" size="1" />
      <BitField name="WDOG_EWM" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG0" start="14" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="RTC_Alarm" start="18" size="1" />
      <BitField name="DMA4" start="24" size="1" />
      <BitField name="DMA5" start="25" size="1" />
      <BitField name="DMA6" start="26" size="1" />
      <BitField name="DMA7" start="27" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0_DMA4" start="0" size="1" />
      <BitField name="DMA1_DMA5" start="1" size="1" />
      <BitField name="DMA2_DMA6" start="2" size="1" />
      <BitField name="DMA3_DMA7" start="3" size="1" />
      <BitField name="DMA_Error" start="4" size="1" />
      <BitField name="FLEXIO0" start="5" size="1" />
      <BitField name="TPM0" start="6" size="1" />
      <BitField name="TPM1" start="7" size="1" />
      <BitField name="TPM2" start="8" size="1" />
      <BitField name="PIT0" start="9" size="1" />
      <BitField name="SPI0" start="10" size="1" />
      <BitField name="EMVSIM0" start="11" size="1" />
      <BitField name="LPUART0" start="12" size="1" />
      <BitField name="LPUART1" start="13" size="1" />
      <BitField name="I2C0" start="14" size="1" />
      <BitField name="QSPI0" start="15" size="1" />
      <BitField name="PORTA" start="17" size="1" />
      <BitField name="PORTB" start="18" size="1" />
      <BitField name="PORTC" start="19" size="1" />
      <BitField name="PORTD" start="20" size="1" />
      <BitField name="PORTE" start="21" size="1" />
      <BitField name="LLWU" start="22" size="1" />
      <BitField name="LTC0" start="23" size="1" />
      <BitField name="USB0" start="24" size="1" />
      <BitField name="ADC0" start="25" size="1" />
      <BitField name="LPTMR0" start="26" size="1" />
      <BitField name="RTC_Seconds" start="27" size="1" />
      <BitField name="INTMUX0_0" start="28" size="1" />
      <BitField name="INTMUX0_1" start="29" size="1" />
      <BitField name="INTMUX0_2" start="30" size="1" />
      <BitField name="INTMUX0_3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="LPTMR1" start="0" size="1" />
      <BitField name="SPI1" start="4" size="1" />
      <BitField name="LPUART2" start="5" size="1" />
      <BitField name="EMVSIM1" start="6" size="1" />
      <BitField name="I2C1" start="7" size="1" />
      <BitField name="TSI0" start="8" size="1" />
      <BitField name="PMC" start="9" size="1" />
      <BitField name="FTFA" start="10" size="1" />
      <BitField name="MCG" start="11" size="1" />
      <BitField name="WDOG_EWM" start="12" size="1" />
      <BitField name="DAC0" start="13" size="1" />
      <BitField name="TRNG0" start="14" size="1" />
      <BitField name="CMP0" start="16" size="1" />
      <BitField name="RTC_Alarm" start="18" size="1" />
      <BitField name="DMA4" start="24" size="1" />
      <BitField name="DMA5" start="25" size="1" />
      <BitField name="DMA6" start="26" size="1" />
      <BitField name="DMA7" start="27" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0_DMA4" start="6" size="2" />
      <BitField name="DMA1_DMA5" start="14" size="2" />
      <BitField name="DMA2_DMA6" start="22" size="2" />
      <BitField name="DMA3_DMA7" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA_Error" start="6" size="2" />
      <BitField name="FLEXIO0" start="14" size="2" />
      <BitField name="TPM0" start="22" size="2" />
      <BitField name="TPM1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="TPM2" start="6" size="2" />
      <BitField name="PIT0" start="14" size="2" />
      <BitField name="SPI0" start="22" size="2" />
      <BitField name="EMVSIM0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="LPUART0" start="6" size="2" />
      <BitField name="LPUART1" start="14" size="2" />
      <BitField name="I2C0" start="22" size="2" />
      <BitField name="QSPI0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="PORTA" start="14" size="2" />
      <BitField name="PORTB" start="22" size="2" />
      <BitField name="PORTC" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="PORTD" start="6" size="2" />
      <BitField name="PORTE" start="14" size="2" />
      <BitField name="LLWU" start="22" size="2" />
      <BitField name="LTC0" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="USB0" start="6" size="2" />
      <BitField name="ADC0" start="14" size="2" />
      <BitField name="LPTMR0" start="22" size="2" />
      <BitField name="RTC_Seconds" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="INTMUX0_0" start="6" size="2" />
      <BitField name="INTMUX0_1" start="14" size="2" />
      <BitField name="INTMUX0_2" start="22" size="2" />
      <BitField name="INTMUX0_3" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="LPTMR1" start="6" size="2" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="SPI1" start="6" size="2" />
      <BitField name="LPUART2" start="14" size="2" />
      <BitField name="EMVSIM1" start="22" size="2" />
      <BitField name="I2C1" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="TSI0" start="6" size="2" />
      <BitField name="PMC" start="14" size="2" />
      <BitField name="FTFA" start="22" size="2" />
      <BitField name="MCG" start="30" size="2" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="WDOG_EWM" start="6" size="2" />
      <BitField name="DAC0" start="14" size="2" />
      <BitField name="TRNG0" start="22" size="2" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="CMP0" start="6" size="2" />
      <BitField name="RTC_Alarm" start="22" size="2" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434" />
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="DMA4" start="6" size="2" />
      <BitField name="DMA5" start="14" size="2" />
      <BitField name="DMA6" start="22" size="2" />
      <BitField name="DMA7" start="30" size="2" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="30" size="2" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="30" size="2" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="22" size="2" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
  </RegisterGroup>
</Processor>
