<root><simulation><result_generated_time />2023-05-17 19:31:52<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 524288, 'I': 25088, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_2', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [98, 1, 1], 'O': [98, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 2), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 2), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 2)], []], [[('K', 2), ('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 7), ('C', 4)], [('C', 64), ('K', 128)], []]<I />[[('K', 4), ('OX', 7), ('C', 4)], [('C', 64), ('K', 128)], []]<O />[[('K', 4), ('OX', 7), ('C', 4), ('C', 64)], [('K', 128)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [2.0, 4.0, 128.0, 1.0], 'O': [2.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 4194304, 4194304], 'I': [224, 1404928, 1404928], 'O': [224, 2809856, 2809856], 'O_partial': [224, 0, 0], 'O_final': [0, 2809856, 2809856]}<actual_mem_utilization_individual />{'W': [0.25, 0.12, 0.0], 'I': [0.44, 0.04, 0.0], 'O': [0.44, 0.08, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.25, 0.0], 'I': [0.44, 0.25, 0.0], 'O': [0.44, 0.25, 0.0]}<effective_mem_size_bit />{'W': [32, 65536, 4194304], 'I': [56, 1404928, 1404928], 'O': [224, 21952, 2809856], 'O_partial': [224, 0, 0], 'O_final': [0, 21952, 2809856]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 98, 1, 1], 'O': [196, 98, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [98, 98, 1, 1], 'O': [98, 98, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 524288], [524288, 524288], [524288, 0]]<I />[[3211264, 3211264], [3211264, 25088], [25088, 0]]<O />[[(12794880, 12845056), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(12794880, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (50176, 0)], [(0, 50176), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 65536], [8192, 8192], [2048, 0]]<I />[[401408, 401408], [50176, 392], [98, 0]]<O />[[(1599360, 1605632), (6272, 0)], [(0, 784), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([1599360, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [6272, 0]), ([0, 784], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />108527616</mac_count></basic_info><energy><total_energy />61596766.8<mem_energy_breakdown><W />[178.0, 1623.6, 2727.6]<I />[281.2, 5318.9, 130.5]<O />[1124.9, 155.4, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />5426380.8<total />61584965.599999994</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1892<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9882<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />928442<latency_cycle_without_data_loading />917504<ideal_computing_cycle />917504<data_loading><load_cycle_total />10938<load_cycle_individual />{'W': [2, 8192, 0], 'I': [43, 2744, 0]}<load_cycle_combined />{'W': 8192, 'I': 2744}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-917503], [-901010, -909201], [-917504, -917504]], 'I': [[-917503], [-884628, -565179], [-917504, -917504]], 'O': [[-917504], [-916992, -912000], [-912016, -916132]]}<mem_stall_cycle_shared />{'W': [[-917503], [-901010, 0], [0, 0]], 'I': [[-917503], [-884628, 0], [0, 0]], 'O': [[-917504], [-916992, -912000], [-912016, -916132]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 4194304, 4194304], 'I': [224, 1404928, 1404928], 'O': [224, 2809856, 2809856], 'O_partial': [224, 0, 0], 'O_final': [0, 2809856, 2809856]}<data_size_each_level_total />{'W': [512, 4194304, 4194304], 'I': [21952, 1404928, 1404928], 'O': [21952, 2809856, 2809856]}<loop_cycles_each_level />{'W': [112, 917504, 917504], 'I': [112, 917504, 917504], 'O': [7168, 917504, 917504]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 128, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 2.0], [196.0, 1.5], [1.5, 1.5]], 'O': [[8.0, 0.0], [3.1, 3.1], [3.1, 3.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 2.0], [196.0, 196.0], [196.0, 1.5]], 'O': [[8.0, 8.0], [784.0, 3.1], [3.1, 3.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 2.0], [196.0, 1.5], [1.5, 0]], 'O': [[8.0, 0.0], [3.1, 3.1], [3.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [203.6, 9.2], [6.1, 3.1]], 'I': [[8.0, 2.0], [203.6, 9.2], [6.1, 3.1]], 'O': [[8.0, 0.0], [203.6, 9.2], [6.1, 3.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 917504], [112, 112, 8192], [917504, 917504, 1]], 'I': [[1, 1, 917504], [112, 112, 8192], [917504, 917504, 1]], 'O': [[1, 1, 917504], [7168, 7168, 128], [917504, 917504, 1]]}<trans_time_real />{'W': [[0, 1, 917504], [[2, 112, 8192], [1, 112, 8192]], [[8192, 917504, 1], [2048, 917504, 1]]], 'I': [[0, 1, 917504], [[4, 112, 8192], [43, 112, 8192]], [[2744, 917504, 1], [686, 917504, 1]]], 'O': [[0, 1, 917504], [[4, 7168, 128], [43, 7168, 128]], [[5488, 917504, 1], [1372, 917504, 1]]]}<single_stall_cycle />{'W': [[-1], [-110, -111], [-909312, -915456]], 'I': [[-1], [-108, -69], [-914760, -916818]], 'O': [[-1], [-7164, -7125], [-912016, -916132]]}<single_stall_count />{'W': [917503, 8191, 0], 'I': [917503, 8191, 0], 'O': [917504, 128, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [5488, 0]}, 1: {'W': [16382, 0], 'I': [352213, 0], 'O': [5504, 5488]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-917504, -917504], [-912016, -917504]], 1: [[-548909, -917504], [-912000, -912016]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />120.4<mem_area_percentage />99.5 %</area></results><elapsed_time_second />0</simulation></root>