// Seed: 2767861914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wor   id_4
);
  id_6 :
  assert property (@(id_3) |id_6)
  else;
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  assign id_2 = id_4 == 1;
endmodule
