<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Copyright (c) 2013 - 2016, Freescale Semiconductor, Inc.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * Copyright 2016-2017 NXP</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * All rights reserved.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * THE POSSIBILITY OF SUCH DAMAGE.</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> */</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct">/**</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> * @page misra_violations MISRA-C:2012 violations</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct"> *</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 11.1, Conversions shall not be performed</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct"> * between a pointer to a function and any other type.</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct"> * This is required in order to read/write from vector table memory.</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct"> *</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct"> * Violates MISRA 2012 Required Rule 11.6, A cast shall not be performed</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct"> * between pointer to void and an arithmetic type.</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct"> * The address of hardware modules is provided as integer so</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct"> * it needs to be cast to pointer.</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> *</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 11.4, A conversion should not be performed</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct"> * between a pointer to object and an integer type.</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct"> * The address of hardware modules is provided as integer so</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct"> * a conversion between a pointer and an integer has to be performed.</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct"> *</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 8.9, An object should be defined at block scope</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct"> * if its identifier only appears in a single function.</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct"> * __VECTOR_RAM variable is not an object with static storage duration, it needs to be</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct"> * declared as extern.</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct"> *</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 8.7, External could be made static.</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct"> * Function is defined for usage by application code.</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct"> *</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct"> * @section [global]</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct"> * Violates MISRA 2012 Advisory Rule 15.5, Return statement before end of function.</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct"> * The return statement before end of function is used for simpler code structure</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct"> * and better readability.</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct"> *</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct"> */</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="ct">/*! @file interrupt_manager.c */</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="pp">#include "interrupt_manager.h"</span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="ct"> * Definitions</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="ct"> * @brief Counter to manage the nested callings of global disable/enable interrupt.</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="ct"> */</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="kw">static</span> <a id="66c8" class="tk">int32_t</a> <a id="66c16" class="tk">g_interruptDisableCount</a> = 0;</td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct"> * @brief Declaration of vector table.</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct"> * FEATURE_INTERRUPT_IRQ_MAX is the highest interrupt request number.</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct"> * 16 is the maximum number of exceptions</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct"> */</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="kw">extern</span> <a id="73c8" class="tk">uint32_t</a> <a id="73c17" class="tk">__VECTOR_RAM</a>[((<a id="73c32" class="tk">uint32_t</a>)(<a id="73c42" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>)) <a id="73c70" class="tk">+</a> 16U <a id="73c76" class="tk">+</a> 1U];</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct"> * Code</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="ct"> *</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct"> * Function Name : INT_SYS_InstallHandler</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct"> * Description   : Install an interrupt handler routine for a given IRQ number</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="ct"> * This function will let application register/replace the interrupt</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="ct"> * handler for specified IRQ number. IRQ number is different than Vector</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct"> * number. IRQ 0 will start from Vector 16 address. Refer to reference</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct"> * manual for details. Also refer to startup_&lt;CPU&gt;.s file for each chip</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct"> * family to find out the default interrupt handler for each device. This</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct"> * function will convert the IRQ number to vector number by adding 16 to</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct"> * it.</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct"> *</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct"> * Note          : This method is applicable only if interrupt vector is</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct"> *                 copied in RAM, __flash_vector_table__ symbol is used to</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="ct"> *                 control this from linker options.</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="ct"> * Implements INT_SYS_InstallHandler_Activity</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="ct"> *</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="kw">void</span> <a id="97c6" class="tk">INT_SYS_InstallHandler</a>(<a id="97c29" class="tk">IRQn_Type</a> <a id="97c39" class="tk">irqNumber</a>,</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>  <span class="kw">const</span> <a id="98c9" class="tk">isr_t</a> <a id="98c15" class="tk">newHandler</a>,</td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>  <a id="99c3" class="tk">isr_t</a><a id="99c8" class="tk">*</a> <span class="kw">const</span> <a id="99c16" class="tk">oldHandler</a>)</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="br">{</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="pp">#if</span> (<a id="102c6" class="tk">defined</a>(<a id="102c14" class="tk">DEV_ERROR_DETECT</a>) <a id="102c32" class="tk">||</a> <a id="102c35" class="tk">defined</a>(<a id="102c43" class="tk">CUSTOM_DEVASSERT</a>))</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>  <a id="105c3" class="tk">int32_t</a> <a id="105c11" class="tk">dev_irqNumber</a> = (<a id="105c28" class="tk">int32_t</a>)<a id="105c36" class="tk">irqNumber</a>;</td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <a id="106c3" class="tk">DEV_ASSERT</a>(<a id="106c14" class="tk">FEATURE_INTERRUPT_IRQ_MIN</a> <a id="106c40" class="tk">&lt;=</a> <a id="106c43" class="tk">irqNumber</a>);</td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td>  <a id="107c3" class="tk">DEV_ASSERT</a>(<a id="107c14" class="tk">dev_irqNumber</a> <a id="107c28" class="tk">&lt;=</a> (<a id="107c32" class="tk">int32_t</a>)<a id="107c40" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>  <a id="108c3" class="tk">DEV_ASSERT</a>(<a id="108c14" class="tk">__VECTOR_RAM</a> <a id="108c27" class="tk">!=</a> 0U);</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td>  <span class="ct">/* Check whether there is vector table in RAM */</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td>  <a id="111c3" class="tk">DEV_ASSERT</a>((<a id="111c15" class="tk">uint32_t</a>)<a id="111c24" class="tk">__VECTOR_RAM</a> <a id="111c37" class="tk">==</a> <a id="111c40" class="tk">S32_SCB</a>-&gt;<a id="111c49" class="tk">VTOR</a>);</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/*(defined(DEV_ERROR_DETECT) || defined(CUSTOM_DEVASSERT)) */</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td>  <span class="ct">/* Save the former handler pointer */</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td>  <span class="kw">if</span> (<a id="116c7" class="tk">oldHandler</a> <a id="116c18" class="tk">!=</a> (<a id="116c22" class="tk">isr_t</a> <a id="116c28" class="tk">*</a>) 0) <span class="br">{</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td>    <a id="117c5" class="tk">*</a><a id="117c6" class="tk">oldHandler</a> = (<a id="117c20" class="tk">isr_t</a>)<a id="117c26" class="tk">__VECTOR_RAM</a>[((<a id="117c41" class="tk">int32_t</a>)<a id="117c49" class="tk">irqNumber</a>) <a id="117c60" class="tk">+</a> 16];</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td>  <span class="br">}</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="pp">#if</span> <a id="120c5" class="tk">FEATURE_MSCM_HAS_INTERRUPT_ROUTER</a></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="pp">#if</span> (<a id="121c6" class="tk">defined</a>(<a id="121c14" class="tk">DEV_ERROR_DETECT</a>) <a id="121c32" class="tk">||</a> <a id="121c35" class="tk">defined</a>(<a id="121c43" class="tk">CUSTOM_DEVASSERT</a>))</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td>  <a id="123c3" class="tk">DEV_ASSERT</a>((<a id="123c15" class="tk">uint32_t</a>)<a id="123c24" class="tk">irqNumber</a> <a id="123c34" class="tk">&lt;</a> <a id="123c36" class="tk">MSCM_IRSPRC_COUNT</a>);</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td>  <span class="ct">/* Check routing is not read-only in case it needs to be written */</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td>  <a id="126c3" class="tk">uint16_t</a> <a id="126c12" class="tk">cpu_enable</a> = (<a id="126c26" class="tk">uint16_t</a>)(1UL <a id="126c40" class="tk">&lt;&lt;</a> (<a id="126c44" class="tk">MSCM</a>-&gt;<a id="126c50" class="tk">CPXNUM</a>));</td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td>  <span class="kw">if</span> ((<a id="127c8" class="tk">MSCM</a>-&gt;<a id="127c14" class="tk">IRSPRC</a>[<a id="127c21" class="tk">irqNumber</a>] <a id="127c32" class="tk">&amp;</a> <a id="127c34" class="tk">cpu_enable</a>) <a id="127c46" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>    <a id="128c5" class="tk">DEV_ASSERT</a>((<a id="128c17" class="tk">MSCM</a>-&gt;<a id="128c23" class="tk">IRSPRC</a>[<a id="128c30" class="tk">irqNumber</a>] <a id="128c41" class="tk">&amp;</a> (<a id="128c44" class="tk">uint16_t</a>)(<a id="128c54" class="tk">MSCM_IRSPRC_RO_MASK</a>)) <a id="128c76" class="tk">==</a></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td>               (<a id="129c17" class="tk">uint16_t</a>)<a id="129c26" class="tk">MSCM_IRSPRC_RO</a>(0));</td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td>  <span class="br">}</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/*(defined(DEV_ERROR_DETECT) || defined(CUSTOM_DEVASSERT)) */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_INTERRUPT_ROUTER */</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>  <span class="ct">/* Set handler into vector table */</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>  <a id="136c3" class="tk">__VECTOR_RAM</a>[((<a id="136c18" class="tk">int32_t</a>)<a id="136c26" class="tk">irqNumber</a>) <a id="136c37" class="tk">+</a> 16] = (<a id="136c46" class="tk">uint32_t</a>)<a id="136c55" class="tk">newHandler</a>;</td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="br">}</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct"> *</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct"> * Function Name : INT_SYS_EnableIRQ</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct"> * Description   : Enables an interrupt for a given IRQ number.</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct"> * It calls the system NVIC API to access the interrupt control</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="ct"> * register and MSCM (if available) API for interrupt routing.</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="ct"> * The input IRQ number does not include the core interrupt, only</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct"> * the peripheral interrupt, from 0 to a maximum supported IRQ.</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="ct"> * Implements INT_SYS_EnableIRQ_Activity</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="kw">void</span> <a id="149c6" class="tk">INT_SYS_EnableIRQ</a>(<a id="149c24" class="tk">IRQn_Type</a> <a id="149c34" class="tk">irqNumber</a>)</td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><span class="br">{</span></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>  <a id="152c3" class="tk">DEV_ASSERT</a>(0 <a id="152c16" class="tk">&lt;=</a> (<a id="152c20" class="tk">int32_t</a>)<a id="152c28" class="tk">irqNumber</a>);</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>  <a id="153c3" class="tk">DEV_ASSERT</a>((<a id="153c15" class="tk">uint32_t</a>)<a id="153c24" class="tk">irqNumber</a> <a id="153c34" class="tk">&lt;=</a> (<a id="153c38" class="tk">uint32_t</a>)<a id="153c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>  <span class="ct">/* Enable interrupt */</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>  <a id="156c3" class="tk">S32_NVIC</a>-&gt;<a id="156c13" class="tk">ISER</a>[(<a id="156c19" class="tk">uint32_t</a>)(<a id="156c29" class="tk">irqNumber</a>) <a id="156c40" class="tk">&gt;&gt;</a> 5U] = (<a id="156c50" class="tk">uint32_t</a>)(1UL <a id="156c64" class="tk">&lt;&lt;</a> ((<a id="156c69" class="tk">uint32_t</a>)</td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>    (<a id="157c6" class="tk">irqNumber</a>) <a id="157c17" class="tk">&amp;</a> (<a id="157c20" class="tk">uint32_t</a>)0x1FU));</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="pp">#if</span> <a id="159c5" class="tk">FEATURE_MSCM_HAS_INTERRUPT_ROUTER</a></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>  <span class="ct">/* Enable routing to current CPU */</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>  <a id="162c3" class="tk">uint16_t</a> <a id="162c12" class="tk">cpu_enable</a> = (<a id="162c26" class="tk">uint16_t</a>)(1UL <a id="162c40" class="tk">&lt;&lt;</a> (<a id="162c44" class="tk">MSCM</a>-&gt;<a id="162c50" class="tk">CPXNUM</a>));</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>  <a id="163c3" class="tk">MSCM</a>-&gt;<a id="163c9" class="tk">IRSPRC</a>[<a id="163c16" class="tk">irqNumber</a>] <a id="163c27" class="tk">|=</a> <a id="163c30" class="tk">cpu_enable</a>;</td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_INTERRUPT_ROUTER */</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="br">}</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct"> *</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct"> * Function Name : INT_SYS_DisableIRQ</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="ct"> * Description   : Disable individual interrupt for a specified IRQ</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="ct"> * It  calls the system NVIC API to access the interrupt control register</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="ct"> * and MSCM (if available) API for interrupt routing.</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="ct"> * Implements INT_SYS_DisableIRQ_Activity</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="ct"> *</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="kw">void</span> <a id="178c6" class="tk">INT_SYS_DisableIRQ</a>(<a id="178c25" class="tk">IRQn_Type</a> <a id="178c35" class="tk">irqNumber</a>)</td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="br">{</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>  <a id="181c3" class="tk">DEV_ASSERT</a>(0 <a id="181c16" class="tk">&lt;=</a> (<a id="181c20" class="tk">int32_t</a>)<a id="181c28" class="tk">irqNumber</a>);</td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>  <a id="182c3" class="tk">DEV_ASSERT</a>((<a id="182c15" class="tk">uint32_t</a>)<a id="182c24" class="tk">irqNumber</a> <a id="182c34" class="tk">&lt;=</a> (<a id="182c38" class="tk">uint32_t</a>)<a id="182c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>  <span class="ct">/* Disable interrupt */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>  <a id="185c3" class="tk">S32_NVIC</a>-&gt;<a id="185c13" class="tk">ICER</a>[((<a id="185c20" class="tk">uint32_t</a>)(<a id="185c30" class="tk">irqNumber</a>) <a id="185c41" class="tk">&gt;&gt;</a> 5U)] = (<a id="185c52" class="tk">uint32_t</a>)(1UL <a id="185c66" class="tk">&lt;&lt;</a> ((<a id="185c71" class="tk">uint32_t</a>)</td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>    (<a id="186c6" class="tk">irqNumber</a>) <a id="186c17" class="tk">&amp;</a> (<a id="186c20" class="tk">uint32_t</a>)0x1FU));</td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="pp">#if</span> <a id="188c5" class="tk">FEATURE_MSCM_HAS_INTERRUPT_ROUTER</a></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>  <span class="ct">/* Disable routing to current CPU */</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>  <a id="191c3" class="tk">uint16_t</a> <a id="191c12" class="tk">cpu_enable</a> = (<a id="191c26" class="tk">uint16_t</a>)(1UL <a id="191c40" class="tk">&lt;&lt;</a> (<a id="191c44" class="tk">MSCM</a>-&gt;<a id="191c50" class="tk">CPXNUM</a>));</td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>  <a id="192c3" class="tk">MSCM</a>-&gt;<a id="192c9" class="tk">IRSPRC</a>[<a id="192c16" class="tk">irqNumber</a>] <a id="192c27" class="tk">&amp;=</a> (<a id="192c31" class="tk">uint16_t</a>)<a id="192c40" class="tk">~</a>(<a id="192c42" class="tk">cpu_enable</a>);</td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_INTERRUPT_ROUTER */</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="br">}</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td><span class="ct"> *</span></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td><span class="ct"> * Function Name : INT_SYS_EnableIRQGlobal</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td><span class="ct"> * Description   : Enable system interrupt</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td><span class="ct"> * This function will enable the global interrupt by calling the core API</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td><span class="ct"> * Implements INT_SYS_EnableIRQGlobal_Activity</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td><span class="ct"> *</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td><span class="kw">void</span> <a id="206c6" class="tk">INT_SYS_EnableIRQGlobal</a>(<span class="kw">void</span>)</td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><span class="br">{</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>  <span class="ct">/* Check and update */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <span class="kw">if</span> (<a id="209c7" class="tk">g_interruptDisableCount</a> <a id="209c31" class="tk">&gt;</a> 0) <span class="br">{</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>    <a id="210c5" class="tk">g_interruptDisableCount</a><a id="210c28" class="tk">--</a>;</td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>    <span class="kw">if</span> (<a id="211c9" class="tk">g_interruptDisableCount</a> <a id="211c33" class="tk">&lt;=</a> 0) <span class="br">{</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>      <span class="ct">/* Enable the global interrupt*/</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>      <a id="213c7" class="tk">ENABLE_INTERRUPTS</a>();</td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>    <span class="br">}</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>  <span class="br">}</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="br">}</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct"> *</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td><span class="ct"> * Function Name : INT_SYS_DisableIRQGlobal</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td><span class="ct"> * Description   : Disable system interrupt</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td><span class="ct"> * This function will disable the global interrupt by calling the core API</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><span class="ct"> * Implements INT_SYS_DisableIRQGlobal_Activity</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td><span class="ct"> *</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td><span class="kw">void</span> <a id="226c6" class="tk">INT_SYS_DisableIRQGlobal</a>(<span class="kw">void</span>)</td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="br">{</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>  <span class="ct">/* Disable the global interrupt */</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>  <a id="229c3" class="tk">DISABLE_INTERRUPTS</a>();</td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>  <span class="ct">/* Update counter*/</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>  <a id="232c3" class="tk">g_interruptDisableCount</a><a id="232c26" class="tk">++</a>;</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="br">}</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td><span class="ct"> *</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td><span class="ct"> * Function Name : INT_SYS_SetPriority</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td><span class="ct"> * Description   : Set the priority of an interrupt</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td><span class="ct"> * This function will set the priority of an interrupt.</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td><span class="ct"> * Note: The priority cannot be set for every core interrupt.</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td><span class="ct"> * Implements INT_SYS_SetPriority_Activity</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td><span class="ct"> *</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td><span class="kw">void</span> <a id="244c6" class="tk">INT_SYS_SetPriority</a>(<a id="244c26" class="tk">IRQn_Type</a> <a id="244c36" class="tk">irqNumber</a>, <a id="244c47" class="tk">uint8_t</a> <a id="244c55" class="tk">priority</a>)</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="br">{</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="pp">#if</span> (<a id="247c6" class="tk">defined</a>(<a id="247c14" class="tk">DEV_ERROR_DETECT</a>) <a id="247c32" class="tk">||</a> <a id="247c35" class="tk">defined</a>(<a id="247c43" class="tk">CUSTOM_DEVASSERT</a>))</td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>  <span class="ct">/* Check IRQ number and priority. */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>  <a id="250c3" class="tk">int32_t</a> <a id="250c11" class="tk">dev_irqNumber</a> = (<a id="250c28" class="tk">int32_t</a>)<a id="250c36" class="tk">irqNumber</a>;</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>  <a id="251c3" class="tk">DEV_ASSERT</a>(<a id="251c14" class="tk">dev_irqNumber</a> <a id="251c28" class="tk">&lt;=</a> (<a id="251c32" class="tk">int32_t</a>)<a id="251c40" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>  <a id="252c3" class="tk">DEV_ASSERT</a>(<a id="252c14" class="tk">priority</a> <a id="252c23" class="tk">&lt;</a> (<a id="252c26" class="tk">uint8_t</a>)(1U <a id="252c38" class="tk">&lt;&lt;</a> <a id="252c41" class="tk">FEATURE_NVIC_PRIO_BITS</a>));</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/*(defined(DEV_ERROR_DETECT) || defined(CUSTOM_DEVASSERT)) */</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>  <a id="256c3" class="tk">uint8_t</a> <a id="256c11" class="tk">shift</a> = (<a id="256c20" class="tk">uint8_t</a>) (8U <a id="256c33" class="tk">-</a> <a id="256c35" class="tk">FEATURE_NVIC_PRIO_BITS</a>);</td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>  <span class="kw">if</span> ((<a id="257c8" class="tk">int32_t</a>)<a id="257c16" class="tk">irqNumber</a> <a id="257c26" class="tk">&lt;</a> 0) <span class="br">{</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>    <a id="258c5" class="tk">uint32_t</a> <a id="258c14" class="tk">intVectorId</a> = ((<a id="258c30" class="tk">uint32_t</a>)(<a id="258c40" class="tk">irqNumber</a>) <a id="258c51" class="tk">&amp;</a> 0xFU);</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>    <a id="259c5" class="tk">uint32_t</a> <a id="259c14" class="tk">regId</a> = <a id="259c22" class="tk">intVectorId</a> <a id="259c34" class="tk">/</a> 4U;</td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    <span class="ct">/* Compute pointer to SHPR register - avoid MISRA violation. */</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="pp">#if</span> <a id="262c5" class="tk">defined</a> (<a id="262c14" class="tk">S32K11x_SERIES</a>)</td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>    <a id="264c5" class="tk">DEV_ASSERT</a>((<a id="264c17" class="tk">int32_t</a>)<a id="264c25" class="tk">regId</a> <a id="264c31" class="tk">!=</a> 1);</td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>    <span class="kw">volatile</span> <a id="265c14" class="tk">uint32_t</a> <a id="265c23" class="tk">*</a> <a id="265c25" class="tk">shpr_reg_ptr</a> = ((<a id="265c42" class="tk">regId</a> <a id="265c48" class="tk">==</a> 2U) <a id="265c55" class="tk">?</a> (<span class="kw">volatile</span> <a id="265c67" class="tk">uint32_t</a> <a id="265c76" class="tk">*</a>)</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>      <a id="266c7" class="tk">&amp;</a><a id="266c8" class="tk">S32_SCB</a>-&gt;<a id="266c17" class="tk">SHPR2</a> <a id="266c23" class="tk">:</a> (<span class="kw">volatile</span> <a id="266c35" class="tk">uint32_t</a> <a id="266c44" class="tk">*</a>)<a id="266c46" class="tk">&amp;</a><a id="266c47" class="tk">S32_SCB</a>-&gt;<a id="266c56" class="tk">SHPR3</a>);</td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>    <a id="267c5" class="tk">uint8_t</a> <a id="267c13" class="tk">priByteShift</a> = ((<a id="267c30" class="tk">uint8_t</a>)(<a id="267c39" class="tk">intVectorId</a>) <a id="267c52" class="tk">&amp;</a> 0x3U) <a id="267c60" class="tk">&lt;&lt;</a> 3U;</td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>    <span class="ct">/* Clear the old value from the register */</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    <a id="270c5" class="tk">*</a><a id="270c6" class="tk">shpr_reg_ptr</a> <a id="270c19" class="tk">&amp;=</a> <a id="270c22" class="tk">~</a>(0xFFUL <a id="270c31" class="tk">&lt;&lt;</a> <a id="270c34" class="tk">priByteShift</a>);</td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>    <span class="ct">/* Set Priority for Cortex-M0P System Interrupts */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    <a id="273c5" class="tk">*</a><a id="273c6" class="tk">shpr_reg_ptr</a> <a id="273c19" class="tk">|=</a> ((<a id="273c24" class="tk">uint32_t</a>)(((((<a id="273c38" class="tk">uint32_t</a>)<a id="273c47" class="tk">priority</a>) <a id="273c57" class="tk">&lt;&lt;</a> <a id="273c60" class="tk">shift</a>)) <a id="273c68" class="tk">&amp;</a> 0xFFUL)) <a id="273c79" class="tk">&lt;&lt;</a></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>      <a id="274c7" class="tk">priByteShift</a>;</td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="pp">#else</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>    <span class="kw">volatile</span> <a id="278c14" class="tk">uint8_t</a> <a id="278c22" class="tk">*</a> <a id="278c24" class="tk">shpr_reg_ptr</a> = ((<a id="278c41" class="tk">regId</a> <a id="278c47" class="tk">==</a> 1U) <a id="278c54" class="tk">?</a> (<span class="kw">volatile</span> <a id="278c66" class="tk">uint8_t</a> <a id="278c74" class="tk">*</a>)</td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>      <a id="279c7" class="tk">&amp;</a><a id="279c8" class="tk">S32_SCB</a>-&gt;<a id="279c17" class="tk">SHPR1</a> <a id="279c23" class="tk">:</a> ((<a id="279c27" class="tk">regId</a> <a id="279c33" class="tk">==</a> 2U) <a id="279c40" class="tk">?</a> (<span class="kw">volatile</span> <a id="279c52" class="tk">uint8_t</a> <a id="279c60" class="tk">*</a>)<a id="279c62" class="tk">&amp;</a><a id="279c63" class="tk">S32_SCB</a>-&gt;<a id="279c72" class="tk">SHPR2</a> <a id="279c78" class="tk">:</a></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>                         (<span class="kw">volatile</span> <a id="280c36" class="tk">uint8_t</a> <a id="280c44" class="tk">*</a>)<a id="280c46" class="tk">&amp;</a><a id="280c47" class="tk">S32_SCB</a>-&gt;<a id="280c56" class="tk">SHPR3</a>));</td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>    <span class="ct">/* Set Priority for Cortex-M4 System Interrupts */</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>    <a id="283c5" class="tk">shpr_reg_ptr</a>[<a id="283c18" class="tk">intVectorId</a> <a id="283c30" class="tk">%</a> 4U] = (<a id="283c39" class="tk">uint8_t</a>)(((((<a id="283c52" class="tk">uint32_t</a>)<a id="283c61" class="tk">priority</a>) <a id="283c71" class="tk">&lt;&lt;</a> <a id="283c74" class="tk">shift</a>))</td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>      <a id="284c7" class="tk">&amp;</a> 0xffUL);</td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* defined (S32K11x_SERIES) */</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>    <span class="ct">/* Set Priority for device specific Interrupts */</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td><span class="pp">#if</span> <a id="290c5" class="tk">defined</a> (<a id="290c14" class="tk">S32K11x_SERIES</a>)</td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>    <a id="292c5" class="tk">uint32_t</a> <a id="292c14" class="tk">iprVectorId</a> = (<a id="292c29" class="tk">uint32_t</a>)(<a id="292c39" class="tk">irqNumber</a>) <a id="292c50" class="tk">&gt;&gt;</a> 2U;</td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>    <a id="293c5" class="tk">uint8_t</a> <a id="293c13" class="tk">priByteShift</a> = (((<a id="293c31" class="tk">uint8_t</a>)(<a id="293c40" class="tk">irqNumber</a>)) <a id="293c52" class="tk">&amp;</a> 0x3U) <a id="293c60" class="tk">&lt;&lt;</a> 3U;</td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>    <span class="ct">/* Clear the old value from the register */</span></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>    <a id="296c5" class="tk">S32_NVIC</a>-&gt;<a id="296c15" class="tk">IPR</a>[<a id="296c19" class="tk">iprVectorId</a>] <a id="296c32" class="tk">&amp;=</a> <a id="296c35" class="tk">~</a>(0xFFUL <a id="296c44" class="tk">&lt;&lt;</a> <a id="296c47" class="tk">priByteShift</a>);</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>    <a id="297c5" class="tk">S32_NVIC</a>-&gt;<a id="297c15" class="tk">IPR</a>[<a id="297c19" class="tk">iprVectorId</a>] <a id="297c32" class="tk">|=</a> ((<a id="297c37" class="tk">uint32_t</a>)(((((<a id="297c51" class="tk">uint32_t</a>)<a id="297c60" class="tk">priority</a>) <a id="297c70" class="tk">&lt;&lt;</a> <a id="297c73" class="tk">shift</a>))</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td>      <a id="298c7" class="tk">&amp;</a> 0xFFUL)) <a id="298c18" class="tk">&lt;&lt;</a> <a id="298c21" class="tk">priByteShift</a>;</td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td><span class="pp">#else</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>    <a id="302c5" class="tk">S32_NVIC</a>-&gt;<a id="302c15" class="tk">IP</a>[(<a id="302c19" class="tk">uint32_t</a>)(<a id="302c29" class="tk">irqNumber</a>)] = (<a id="302c44" class="tk">uint8_t</a>)(((((<a id="302c57" class="tk">uint32_t</a>)<a id="302c66" class="tk">priority</a>) <a id="302c76" class="tk">&lt;&lt;</a></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>      <a id="303c7" class="tk">shift</a>)) <a id="303c15" class="tk">&amp;</a> 0xFFUL);</td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* defined (S32K11x_SERIES) */</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>  <span class="br">}</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="br">}</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct"> *</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td><span class="ct"> * Function Name : INT_SYS_GetPriority</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td><span class="ct"> * Description   : Get the priority of an interrupt</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td><span class="ct"> * This function will get the priority of an interrupt.</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td><span class="ct"> * Note: The priority cannot be obtained for every core interrupt.</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td><span class="ct"> * Implements INT_SYS_GetPriority_Activity</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td><span class="ct"> *</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td><a id="319c1" class="tk">uint8_t</a> <a id="319c9" class="tk">INT_SYS_GetPriority</a>(<a id="319c29" class="tk">IRQn_Type</a> <a id="319c39" class="tk">irqNumber</a>)</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td><span class="br">{</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td><span class="pp">#if</span> (<a id="322c6" class="tk">defined</a>(<a id="322c14" class="tk">DEV_ERROR_DETECT</a>) <a id="322c32" class="tk">||</a> <a id="322c35" class="tk">defined</a>(<a id="322c43" class="tk">CUSTOM_DEVASSERT</a>))</td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>  <span class="ct">/* Check IRQ number. */</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>  <a id="325c3" class="tk">int32_t</a> <a id="325c11" class="tk">dev_irqNumber</a> = (<a id="325c28" class="tk">int32_t</a>)<a id="325c36" class="tk">irqNumber</a>;</td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>  <a id="326c3" class="tk">DEV_ASSERT</a>(<a id="326c14" class="tk">dev_irqNumber</a> <a id="326c28" class="tk">&lt;=</a> (<a id="326c32" class="tk">int32_t</a>)<a id="326c40" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/*(defined(DEV_ERROR_DETECT) || defined(CUSTOM_DEVASSERT)) */</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>  <a id="330c3" class="tk">uint8_t</a> <a id="330c11" class="tk">priority</a> = 0U;</td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <a id="331c3" class="tk">uint8_t</a> <a id="331c11" class="tk">shift</a> = (<a id="331c20" class="tk">uint8_t</a>) (8U <a id="331c33" class="tk">-</a> <a id="331c35" class="tk">FEATURE_NVIC_PRIO_BITS</a>);</td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td>  <span class="kw">if</span> ((<a id="332c8" class="tk">int32_t</a>)<a id="332c16" class="tk">irqNumber</a> <a id="332c26" class="tk">&lt;</a> 0) <span class="br">{</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>    <a id="333c5" class="tk">uint32_t</a> <a id="333c14" class="tk">intVectorId</a> = ((<a id="333c30" class="tk">uint32_t</a>)(<a id="333c40" class="tk">irqNumber</a>) <a id="333c51" class="tk">&amp;</a> 0xFU);</td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>    <a id="334c5" class="tk">uint32_t</a> <a id="334c14" class="tk">regId</a> = <a id="334c22" class="tk">intVectorId</a> <a id="334c34" class="tk">/</a> 4U;</td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>    <span class="ct">/* Compute pointer to SHPR register - avoid MISRA violation. */</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="pp">#if</span> <a id="337c5" class="tk">defined</a> (<a id="337c14" class="tk">S32K11x_SERIES</a>)</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>    <a id="339c5" class="tk">DEV_ASSERT</a>((<a id="339c17" class="tk">int32_t</a>)<a id="339c25" class="tk">regId</a> <a id="339c31" class="tk">!=</a> 1);</td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td>    <span class="kw">volatile</span> <span class="kw">const</span> <a id="340c20" class="tk">uint32_t</a> <a id="340c29" class="tk">*</a> <a id="340c31" class="tk">shpr_reg_ptr</a> = ((<a id="340c48" class="tk">regId</a> <a id="340c54" class="tk">==</a> 2U) <a id="340c61" class="tk">?</a> (<span class="kw">volatile</span> <a id="340c73" class="tk">uint32_t</a></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td>      <a id="341c7" class="tk">*</a>)<a id="341c9" class="tk">&amp;</a><a id="341c10" class="tk">S32_SCB</a>-&gt;<a id="341c19" class="tk">SHPR2</a> <a id="341c25" class="tk">:</a> (<span class="kw">volatile</span> <a id="341c37" class="tk">uint32_t</a> <a id="341c46" class="tk">*</a>)<a id="341c48" class="tk">&amp;</a><a id="341c49" class="tk">S32_SCB</a>-&gt;<a id="341c58" class="tk">SHPR3</a>);</td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>    <a id="342c5" class="tk">uint8_t</a> <a id="342c13" class="tk">priByteShift</a> = ((<a id="342c30" class="tk">uint8_t</a>)(<a id="342c39" class="tk">intVectorId</a>) <a id="342c52" class="tk">&amp;</a> 0x3U) <a id="342c60" class="tk">&lt;&lt;</a> 3U;</td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>    <a id="343c5" class="tk">priority</a> = ((<a id="343c18" class="tk">uint8_t</a>)(<a id="343c27" class="tk">*</a><a id="343c28" class="tk">shpr_reg_ptr</a> <a id="343c41" class="tk">&gt;&gt;</a> <a id="343c44" class="tk">priByteShift</a>)) <a id="343c59" class="tk">&gt;&gt;</a> <a id="343c62" class="tk">shift</a>;</td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="pp">#else</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>    <span class="kw">volatile</span> <span class="kw">const</span> <a id="347c20" class="tk">uint8_t</a> <a id="347c28" class="tk">*</a> <a id="347c30" class="tk">shpr_reg_ptr</a> = ((<a id="347c47" class="tk">regId</a> <a id="347c53" class="tk">==</a> 1U) <a id="347c60" class="tk">?</a> (<span class="kw">volatile</span> <a id="347c72" class="tk">uint8_t</a> <a id="347c80" class="tk">*</a>)</td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>      <a id="348c7" class="tk">&amp;</a><a id="348c8" class="tk">S32_SCB</a>-&gt;<a id="348c17" class="tk">SHPR1</a> <a id="348c23" class="tk">:</a> ((<a id="348c27" class="tk">regId</a> <a id="348c33" class="tk">==</a> 2U) <a id="348c40" class="tk">?</a> (<span class="kw">volatile</span> <a id="348c52" class="tk">uint8_t</a> <a id="348c60" class="tk">*</a>)<a id="348c62" class="tk">&amp;</a><a id="348c63" class="tk">S32_SCB</a>-&gt;<a id="348c72" class="tk">SHPR2</a> <a id="348c78" class="tk">:</a></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>                         (<span class="kw">volatile</span> <a id="349c36" class="tk">uint8_t</a> <a id="349c44" class="tk">*</a>)<a id="349c46" class="tk">&amp;</a><a id="349c47" class="tk">S32_SCB</a>-&gt;<a id="349c56" class="tk">SHPR3</a>));</td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>    <span class="ct">/* Get Priority from Cortex-M  System Interrupts */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>    <a id="352c5" class="tk">priority</a> = (<a id="352c17" class="tk">uint8_t</a>)(<a id="352c26" class="tk">shpr_reg_ptr</a>[<a id="352c39" class="tk">intVectorId</a> <a id="352c51" class="tk">%</a> 4U] <a id="352c57" class="tk">&gt;&gt;</a> (<a id="352c61" class="tk">shift</a>));</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* defined (S32K11x_SERIES) */</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>    <span class="ct">/* Get Priority for device specific Interrupts  */</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td><span class="pp">#if</span> <a id="358c5" class="tk">defined</a> (<a id="358c14" class="tk">S32K11x_SERIES</a>)</td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>    <a id="360c5" class="tk">uint32_t</a> <a id="360c14" class="tk">iprVectorId</a> = (<a id="360c29" class="tk">uint32_t</a>)(<a id="360c39" class="tk">irqNumber</a>) <a id="360c50" class="tk">&gt;&gt;</a> 2U;</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>    <a id="361c5" class="tk">uint8_t</a> <a id="361c13" class="tk">priByteShift</a> = (((<a id="361c31" class="tk">uint8_t</a>)(<a id="361c40" class="tk">irqNumber</a>)) <a id="361c52" class="tk">&amp;</a> 0x3U) <a id="361c60" class="tk">&lt;&lt;</a> 3U;</td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>    <a id="362c5" class="tk">priority</a> = ((<a id="362c18" class="tk">uint8_t</a>)(<a id="362c27" class="tk">S32_NVIC</a>-&gt;<a id="362c37" class="tk">IPR</a>[<a id="362c41" class="tk">iprVectorId</a>] <a id="362c54" class="tk">&gt;&gt;</a> <a id="362c57" class="tk">priByteShift</a>)) <a id="362c72" class="tk">&gt;&gt;</a> <a id="362c75" class="tk">shift</a>;</td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="pp">#else</span></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>    <a id="366c5" class="tk">priority</a> = (<a id="366c17" class="tk">uint8_t</a>)(<a id="366c26" class="tk">S32_NVIC</a>-&gt;<a id="366c36" class="tk">IP</a>[(<a id="366c40" class="tk">uint32_t</a>)(<a id="366c50" class="tk">irqNumber</a>)] <a id="366c62" class="tk">&gt;&gt;</a> <a id="366c65" class="tk">shift</a>);</td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* defined (S32K11x_SERIES) */</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>  <span class="br">}</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>  <span class="kw">return</span> <a id="372c10" class="tk">priority</a>;</td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="br">}</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="pp">#if</span> <a id="375c5" class="tk">FEATURE_INTERRUPT_HAS_PENDING_STATE</a></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="ct"> *</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="ct"> * Function Name : INT_SYS_ClearPending</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="ct"> * Description   : Clear Pending Interrupt</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct"> * This function clears the pending bit of a peripheral interrupt</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="ct"> * or a directed interrupt to this CPU (if available).</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td><span class="ct"> * Implements INT_SYS_ClearPending_Activity</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="ct"> *</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="kw">void</span> <a id="386c6" class="tk">INT_SYS_ClearPending</a>(<a id="386c27" class="tk">IRQn_Type</a> <a id="386c37" class="tk">irqNumber</a>)</td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="br">{</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>  <a id="389c3" class="tk">DEV_ASSERT</a>(0 <a id="389c16" class="tk">&lt;=</a> (<a id="389c20" class="tk">int32_t</a>)<a id="389c28" class="tk">irqNumber</a>);</td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td>  <a id="390c3" class="tk">DEV_ASSERT</a>((<a id="390c15" class="tk">uint32_t</a>)<a id="390c24" class="tk">irqNumber</a> <a id="390c34" class="tk">&lt;=</a> (<a id="390c38" class="tk">uint32_t</a>)<a id="390c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="pp">#if</span> <a id="392c5" class="tk">FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER</a></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>  <span class="kw">if</span> ((<a id="394c8" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a> <a id="394c37" class="tk">&lt;=</a> <a id="394c40" class="tk">irqNumber</a>) <a id="394c51" class="tk">&amp;&amp;</a> (<a id="394c55" class="tk">irqNumber</a> <a id="394c65" class="tk">&lt;=</a></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>       <a id="395c8" class="tk">FEATURE_DIRECTED_CPU_INT_MAX</a>)) <span class="br">{</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>    <span class="ct">/* Clear Directed CPU Pending Interrupt */</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>    <span class="kw">switch</span> (<a id="397c13" class="tk">MSCM</a>-&gt;<a id="397c19" class="tk">CPXNUM</a>)</td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>    <span class="br">{</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>     <span class="kw">case</span> 0<a id="399c12" class="tk">:</a></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>      <a id="400c7" class="tk">MSCM</a>-&gt;<a id="400c13" class="tk">IRCP0IR</a> <a id="400c21" class="tk">|=</a> (1UL <a id="400c29" class="tk">&lt;&lt;</a> ((<a id="400c34" class="tk">uint32_t</a>)<a id="400c43" class="tk">irqNumber</a> <a id="400c53" class="tk">-</a> (<a id="400c56" class="tk">uint32_t</a>)</td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>        <a id="401c9" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a>));</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>     <span class="kw">default</span><a id="404c13" class="tk">:</a></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>      <a id="405c7" class="tk">MSCM</a>-&gt;<a id="405c13" class="tk">IRCP1IR</a> <a id="405c21" class="tk">|=</a> (1UL <a id="405c29" class="tk">&lt;&lt;</a> ((<a id="405c34" class="tk">uint32_t</a>)<a id="405c43" class="tk">irqNumber</a> <a id="405c53" class="tk">-</a> (<a id="405c56" class="tk">uint32_t</a>)</td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>        <a id="406c9" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a>));</td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>    <span class="br">}</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>    <span class="kw">return</span>;</td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>  <span class="br">}</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER */</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>  <span class="ct">/* Clear Pending Interrupt */</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>  <a id="416c3" class="tk">S32_NVIC</a>-&gt;<a id="416c13" class="tk">ICPR</a>[(<a id="416c19" class="tk">uint32_t</a>)(<a id="416c29" class="tk">irqNumber</a>) <a id="416c40" class="tk">&gt;&gt;</a> 5U] = (<a id="416c50" class="tk">uint32_t</a>)(1UL <a id="416c64" class="tk">&lt;&lt;</a> ((<a id="416c69" class="tk">uint32_t</a>)</td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>    (<a id="417c6" class="tk">irqNumber</a>) <a id="417c17" class="tk">&amp;</a> (<a id="417c20" class="tk">uint32_t</a>)0x1FU));</td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td><span class="br">}</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td><span class="ct"> *</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td><span class="ct"> * Function Name : INT_SYS_SetPending</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td><span class="ct"> * Description   : Set Pending Interrupt</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td><span class="ct"> * This function configures the pending bit of a peripheral interrupt.</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td><span class="ct"> * Implements INT_SYS_SetPending_Activity</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td><span class="ct"> *</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td><span class="kw">void</span> <a id="428c6" class="tk">INT_SYS_SetPending</a>(<a id="428c25" class="tk">IRQn_Type</a> <a id="428c35" class="tk">irqNumber</a>)</td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td><span class="br">{</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td>  <a id="431c3" class="tk">DEV_ASSERT</a>(0 <a id="431c16" class="tk">&lt;=</a> (<a id="431c20" class="tk">int32_t</a>)<a id="431c28" class="tk">irqNumber</a>);</td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>  <a id="432c3" class="tk">DEV_ASSERT</a>((<a id="432c15" class="tk">uint32_t</a>)<a id="432c24" class="tk">irqNumber</a> <a id="432c34" class="tk">&lt;=</a> (<a id="432c38" class="tk">uint32_t</a>)<a id="432c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td>  <span class="ct">/* Set Pending Interrupt */</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>  <a id="435c3" class="tk">S32_NVIC</a>-&gt;<a id="435c13" class="tk">ISPR</a>[(<a id="435c19" class="tk">uint32_t</a>)(<a id="435c29" class="tk">irqNumber</a>) <a id="435c40" class="tk">&gt;&gt;</a> 5U] = (<a id="435c50" class="tk">uint32_t</a>)(1UL <a id="435c64" class="tk">&lt;&lt;</a> ((<a id="435c69" class="tk">uint32_t</a>)</td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>    (<a id="436c6" class="tk">irqNumber</a>) <a id="436c17" class="tk">&amp;</a> (<a id="436c20" class="tk">uint32_t</a>)0x1FU));</td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td><span class="br">}</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td><span class="ct"> *</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td><span class="ct"> * Function Name : INT_SYS_GetPending</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td><span class="ct"> * Description   : Get Pending Interrupt</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="ct"> * This function gets the pending bit of a peripheral interrupt or a directed</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="ct"> * interrupt to this CPU (if available).</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="ct"> * Implements INT_SYS_GetPending_Activity</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct"> *</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><a id="448c1" class="tk">uint32_t</a> <a id="448c10" class="tk">INT_SYS_GetPending</a>(<a id="448c29" class="tk">IRQn_Type</a> <a id="448c39" class="tk">irqNumber</a>)</td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="br">{</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td>  <a id="451c3" class="tk">DEV_ASSERT</a>(0 <a id="451c16" class="tk">&lt;=</a> (<a id="451c20" class="tk">int32_t</a>)<a id="451c28" class="tk">irqNumber</a>);</td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td>  <a id="452c3" class="tk">DEV_ASSERT</a>((<a id="452c15" class="tk">uint32_t</a>)<a id="452c24" class="tk">irqNumber</a> <a id="452c34" class="tk">&lt;=</a> (<a id="452c38" class="tk">uint32_t</a>)<a id="452c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="pp">#if</span> <a id="454c5" class="tk">FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER</a></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>  <span class="ct">/* Get Directed CPU Pending Interrupt */</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>  <span class="kw">if</span> ((<a id="457c8" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a> <a id="457c37" class="tk">&lt;=</a> <a id="457c40" class="tk">irqNumber</a>) <a id="457c51" class="tk">&amp;&amp;</a> (<a id="457c55" class="tk">irqNumber</a> <a id="457c65" class="tk">&lt;=</a></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td>       <a id="458c8" class="tk">FEATURE_DIRECTED_CPU_INT_MAX</a>)) <span class="br">{</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td>    <span class="kw">return</span> (((((<a id="459c17" class="tk">MSCM</a>-&gt;<a id="459c23" class="tk">CPXNUM</a> <a id="459c30" class="tk">!=</a> 0UL) <a id="459c38" class="tk">?</a> <a id="459c40" class="tk">MSCM</a>-&gt;<a id="459c46" class="tk">IRCP1IR</a> <a id="459c54" class="tk">:</a> <a id="459c56" class="tk">MSCM</a>-&gt;<a id="459c62" class="tk">IRCP0IR</a>) <a id="459c71" class="tk">&amp;</a></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td>              (1UL <a id="460c20" class="tk">&lt;&lt;</a> ((<a id="460c25" class="tk">uint32_t</a>)<a id="460c34" class="tk">irqNumber</a> <a id="460c44" class="tk">-</a> (<a id="460c47" class="tk">uint32_t</a>)</td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>                       <a id="461c24" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a>))) <a id="461c56" class="tk">!=</a> 0UL) <a id="461c64" class="tk">?</a> 1UL <a id="461c70" class="tk">:</a> 0UL);</td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>  <span class="br">}</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER */</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>  <span class="ct">/* Get Pending Interrupt */</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>  <span class="kw">return</span> ((<a id="467c12" class="tk">uint32_t</a>)(((<a id="467c24" class="tk">S32_NVIC</a>-&gt;<a id="467c34" class="tk">ISPR</a>[(((<a id="467c42" class="tk">uint32_t</a>)<a id="467c51" class="tk">irqNumber</a>) <a id="467c62" class="tk">&gt;&gt;</a> 5UL)] <a id="467c71" class="tk">&amp;</a> (1UL <a id="467c78" class="tk">&lt;&lt;</a></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>              (((<a id="468c18" class="tk">uint32_t</a>)<a id="468c27" class="tk">irqNumber</a>) <a id="468c38" class="tk">&amp;</a> 0x1FUL))) <a id="468c50" class="tk">!=</a> 0UL) <a id="468c58" class="tk">?</a> 1UL <a id="468c64" class="tk">:</a> 0UL));</td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="br">}</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_INTERRUPT_HAS_PENDING_STATE */</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td><span class="pp">#if</span> <a id="473c5" class="tk">FEATURE_INTERRUPT_HAS_ACTIVE_STATE</a></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td><span class="ct"> *</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td><span class="ct"> * Function Name : INT_SYS_GetActive</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td><span class="ct"> * Description   : Get active state of a peripheral interrupt</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="ct"> * This function gets the active state of a peripheral interrupt.</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="ct"> * Implements INT_SYS_GetActive_Activity</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="ct"> *</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td><a id="483c1" class="tk">uint32_t</a> <a id="483c10" class="tk">INT_SYS_GetActive</a>(<a id="483c28" class="tk">IRQn_Type</a> <a id="483c38" class="tk">irqNumber</a>)</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td><span class="br">{</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>  <a id="486c3" class="tk">DEV_ASSERT</a>(0 <a id="486c16" class="tk">&lt;=</a> (<a id="486c20" class="tk">int32_t</a>)<a id="486c28" class="tk">irqNumber</a>);</td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>  <a id="487c3" class="tk">DEV_ASSERT</a>((<a id="487c15" class="tk">uint32_t</a>)<a id="487c24" class="tk">irqNumber</a> <a id="487c34" class="tk">&lt;=</a> (<a id="487c38" class="tk">uint32_t</a>)<a id="487c47" class="tk">FEATURE_INTERRUPT_IRQ_MAX</a>);</td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>  <span class="ct">/* Get Active Interrupt */</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>  <span class="kw">return</span> ((<a id="490c12" class="tk">uint32_t</a>)(((<a id="490c24" class="tk">S32_NVIC</a>-&gt;<a id="490c34" class="tk">IABR</a>[(((<a id="490c42" class="tk">uint32_t</a>)<a id="490c51" class="tk">irqNumber</a>) <a id="490c62" class="tk">&gt;&gt;</a> 5UL)] <a id="490c71" class="tk">&amp;</a> (1UL <a id="490c78" class="tk">&lt;&lt;</a></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>              (((<a id="491c18" class="tk">uint32_t</a>)<a id="491c27" class="tk">irqNumber</a>) <a id="491c38" class="tk">&amp;</a> 0x1FUL))) <a id="491c50" class="tk">!=</a> 0UL) <a id="491c58" class="tk">?</a> 1UL <a id="491c64" class="tk">:</a> 0UL));</td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="br">}</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_INTERRUPT_HAS_ACTIVE_STATE */</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="pp">#if</span> <a id="496c5" class="tk">FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER</a></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td><span class="ct"> * @brief Generate Directed CPU Interrupt</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td><span class="ct"> *</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td><span class="ct"> * The function generates a directed interrupt to (one or more) CPUs defined by target.</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td><span class="ct"> * Implements INT_SYS_GenerateDirectedCpuInterrupt_Activity</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td><span class="ct"> *</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct"> * @param irqNumber  IRQ number</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct"> * @param cpu_target Target CPUs for the directed interrupt</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td><span class="ct"> */</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct">/*FUNCTION**********************************************************************</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="ct"> *</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct"> * Function Name : INT_SYS_GenerateDirectedCpuInterrupt</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="ct"> * Description   : Get active state of a peripheral interrupt</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td><span class="ct"> * This function gets the active state of a peripheral interrupt.</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="ct"> * Implements INT_SYS_GenerateDirectedCpuInterrupt_Activity</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="ct"> *</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct"> *END**************************************************************************/</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="kw">void</span> <a id="515c6" class="tk">INT_SYS_GenerateDirectedCpuInterrupt</a>(<a id="515c43" class="tk">IRQn_Type</a> <a id="515c53" class="tk">irqNumber</a>,</td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>  <a id="516c3" class="tk">interrupt_manager_cpu_targets_t</a> <a id="516c35" class="tk">cpu_target</a>)</td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td><span class="br">{</span></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>  <span class="ct">/* Check IRQ number */</span></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>  <a id="519c3" class="tk">DEV_ASSERT</a>(<a id="519c14" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a> <a id="519c43" class="tk">&lt;=</a> <a id="519c46" class="tk">irqNumber</a>);</td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>  <a id="520c3" class="tk">DEV_ASSERT</a>(<a id="520c14" class="tk">irqNumber</a> <a id="520c24" class="tk">&lt;=</a> <a id="520c27" class="tk">FEATURE_DIRECTED_CPU_INT_MAX</a>);</td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>  <a id="521c3" class="tk">uint32_t</a> <a id="521c12" class="tk">reg_val</a> = <a id="521c22" class="tk">MSCM_IRCPGIR_INTID</a>((<a id="521c42" class="tk">uint32_t</a>)<a id="521c51" class="tk">irqNumber</a> <a id="521c61" class="tk">-</a> (<a id="521c64" class="tk">uint32_t</a>)</td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>    <a id="522c5" class="tk">FEATURE_DIRECTED_CPU_INT_MIN</a>);</td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td>  <span class="kw">switch</span> (<a id="523c11" class="tk">cpu_target</a>)</td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>  <span class="br">{</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>   <span class="kw">case</span> <a id="525c9" class="tk">INTERRUPT_MANAGER_TARGET_SELF</a><a id="525c38" class="tk">:</a></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td>    <a id="526c5" class="tk">reg_val</a> <a id="526c13" class="tk">|=</a> <a id="526c16" class="tk">MSCM_IRCPGIR_TLF</a>(2);</td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>    <span class="kw">break</span>;</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>   <span class="kw">case</span> <a id="529c9" class="tk">INTERRUPT_MANAGER_TARGET_OTHERS</a><a id="529c40" class="tk">:</a></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>    <a id="530c5" class="tk">reg_val</a> <a id="530c13" class="tk">|=</a> <a id="530c16" class="tk">MSCM_IRCPGIR_TLF</a>(1);</td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>    <span class="kw">break</span>;</td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>   <span class="kw">case</span> <a id="533c9" class="tk">INTERRUPT_MANAGER_TARGET_NONE</a><a id="533c38" class="tk">:</a></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td>   <span class="kw">case</span> <a id="534c9" class="tk">INTERRUPT_MANAGER_TARGET_CP0</a><a id="534c37" class="tk">:</a></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td>   <span class="kw">case</span> <a id="535c9" class="tk">INTERRUPT_MANAGER_TARGET_CP1</a><a id="535c37" class="tk">:</a></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td>   <span class="kw">case</span> <a id="536c9" class="tk">INTERRUPT_MANAGER_TARGET_CP0_CP1</a><a id="536c41" class="tk">:</a></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td>    <a id="537c5" class="tk">reg_val</a> <a id="537c13" class="tk">|=</a> (<a id="537c17" class="tk">MSCM_IRCPGIR_TLF</a>(0) <a id="537c37" class="tk">|</a> <a id="537c39" class="tk">MSCM_IRCPGIR_CPUTL</a>(<a id="537c58" class="tk">cpu_target</a>));</td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td>    <span class="kw">break</span>;</td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td>   <span class="kw">default</span><a id="540c11" class="tk">:</a></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <span class="ct">/* Not treated case ? */</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>    <span class="kw">break</span>;</td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>  <span class="br">}</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>  <span class="ct">/* Generate Directed CPU Interrupt */</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>  <a id="546c3" class="tk">MSCM</a>-&gt;<a id="546c9" class="tk">IRCPGIR</a> = <a id="546c19" class="tk">reg_val</a>;</td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="br">}</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER */</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td><span class="ct"> * EOF</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="ct"> ******************************************************************************/</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
