0.6
2019.1
Jun 29 2019
08:46:09
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/BitStreamProcessor.vhd,1567220609,vhdl,,,,bitstreamprocessor,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/BitTimeLogic.vhd,1567353281,vhdl,,,,bittimelogic,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanTypes.vhd,1567358148,vhdl,D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/BitTimeLogic.vhd,,,cantypes,,,,,,,,
