Info: Starting: Create simulation model
Info: qsys-generate C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader\simulation --family="Cyclone V" --part=5CGXFC5C6F27C6
Progress: Loading ASIC_V18_2019/SerialFlashLoader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 18.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SerialFlashLoader: Generating SerialFlashLoader "SerialFlashLoader" for SIM_VHDL
Info: serial_flash_loader_0: generating top-level entity altera_serial_flash_loader
Info: serial_flash_loader_0: "SerialFlashLoader" instantiated altera_serial_flash_loader "serial_flash_loader_0"
Info: SerialFlashLoader: Done "SerialFlashLoader" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader\SerialFlashLoader.spd --output-directory=C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader\SerialFlashLoader.spd --output-directory=C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/PhD_Cern/ASIC/ASIC_V18_2019/SerialFlashLoader/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader.qsys --block-symbol-file --output-directory=C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader --family="Cyclone V" --part=5CGXFC5C6F27C6
Progress: Loading ASIC_V18_2019/SerialFlashLoader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 18.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader.qsys --synthesis=VHDL --greybox --output-directory=C:\PhD_Cern\ASIC\ASIC_V18_2019\SerialFlashLoader\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C6
Progress: Loading ASIC_V18_2019/SerialFlashLoader.qsys
Progress: Reading input file
Progress: Adding serial_flash_loader_0 [altera_serial_flash_loader 18.1]
Progress: Parameterizing module serial_flash_loader_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SerialFlashLoader: Generating SerialFlashLoader "SerialFlashLoader" for QUARTUS_SYNTH
Info: serial_flash_loader_0: generating top-level entity altera_serial_flash_loader
Info: serial_flash_loader_0: "SerialFlashLoader" instantiated altera_serial_flash_loader "serial_flash_loader_0"
Info: SerialFlashLoader: Done "SerialFlashLoader" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
