<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_krnl_vadd">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="in1" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="out" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_krnl_vadd">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="in1" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="out" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="size" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_u250_gen3x16_xdma_4_1_202210_1" xd:componentRef="xilinx_u250_gen3x16_xdma_4_1_202210_1" xd:clockId="0"/>
  <cf:comp cf:name="krnl_vadd_1" xd:componentRef="krnl_vadd" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_krnl_vadd_1" cf:blockName="hwblk_krnl_vadd" cf:compName="krnl_vadd_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="in1" cf:compPort="m_axi_gmem0" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="out" cf:compPort="m_axi_gmem0" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="size" cf:compPort="s_axi_control" xd:register="0x28"/>
  </cf:instance>
  <cf:instance cf:name="swinst_krnl_vadd_1" cf:blockName="swblk_krnl_vadd" cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr1/interconnect_axilite_user_1_M01_AXI"/>
    <cf:portMap cf:blockPort="in1" cf:compPort="memory_subsystem" cf:ctrlPort="slr1/interconnect_axilite_user_1_M01_AXI" cf:sptag="DDR[1]"/>
    <cf:portMap cf:blockPort="out" cf:compPort="memory_subsystem" cf:ctrlPort="slr1/interconnect_axilite_user_1_M01_AXI" cf:sptag="DDR[1]"/>
    <cf:portMap cf:blockPort="size" cf:compPort="slr1/interconnect_axilite_user_1_M01_AXI"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="in1" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="in1">
    <cf:dataMover cf:compName="krnl_vadd_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="out" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="out">
    <cf:dataMover cf:compName="krnl_vadd_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="size" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="size">
    <cf:dataMover cf:compName="xilinx_u250_gen3x16_xdma_4_1_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
</cf:model>
