#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Aug  3 21:16:25 2024
# Process ID: 86988
# Current directory: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44000 C:\Users\Yicheng Zhou\OneDrive\Desktop\UIUC\ECE 496\FPGA_build\project_1\project_1.xpr
# Log file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/vivado.log
# Journal file: C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1\vivado.jou
# Running On: DESKTOP-AENBBM7, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17071 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.xpr}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property part xc7a200tlfbg676-2L [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/DC_prediction.v} w ]
add_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/DC_prediction.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Horizontal_prediction.v} w ]
add_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Horizontal_prediction.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Vertical_prediction.v} w ]
add_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Vertical_prediction.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Planer_prediction.v} w ]
add_files {{C:/Users/Yicheng Zhou/OneDrive/Desktop/UIUC/ECE 496/FPGA_build/project_1/project_1.srcs/sources_1/new/Planer_prediction.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
