

================================================================
== Vitis HLS Report for 'kernel_doitgen_Pipeline_merlinL4'
================================================================
* Date:           Thu Dec 12 11:03:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.106 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  28.000 ns|  28.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL4  |        5|        5|         3|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      331|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      300|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      820|    -|
|Register             |        -|     -|     1049|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1049|     1451|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U206  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U207  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U208  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U209  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U210  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U211  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U212  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U213  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U214  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U215  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U216  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U217  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U218  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U219  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U220  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0| 300|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_1140_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln205_10_fu_1200_p2            |         +|   0|  0|  13|           6|           2|
    |add_ln205_11_fu_1611_p2            |         +|   0|  0|  14|           7|           2|
    |add_ln205_12_fu_1616_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln205_13_fu_1678_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln205_14_fu_1220_p2            |         +|   0|  0|  21|          14|          14|
    |add_ln205_15_fu_1638_p2            |         +|   0|  0|  21|          14|          14|
    |add_ln205_16_fu_1665_p2            |         +|   0|  0|  21|          14|          14|
    |add_ln205_17_fu_1688_p2            |         +|   0|  0|  21|          14|          14|
    |add_ln205_1_fu_1596_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln205_2_fu_1601_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln205_3_fu_1606_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln205_4_fu_1801_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln205_5_fu_1806_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln205_6_fu_1176_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln205_7_fu_1182_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln205_8_fu_1188_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln205_9_fu_1194_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln205_fu_1591_p2               |         +|   0|  0|  13|           6|           4|
    |mul69_fu_1166_p2                   |         -|   0|  0|  14|           7|           7|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_1033                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_316                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_338                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_484                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_506                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op145_store_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op148_store_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op151_store_state1    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op154_store_state1    |       and|   0|  0|   2|           1|           1|
    |icmp_ln184_fu_1134_p2              |      icmp|   0|  0|  12|           3|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 331|         168|         125|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_buf_10_address0        |  26|          5|   14|         70|
    |A_buf_10_address1        |  26|          5|   14|         70|
    |A_buf_10_d0              |  26|          5|   32|        160|
    |A_buf_10_d1              |  26|          5|   32|        160|
    |A_buf_11_address0        |  20|          4|   14|         56|
    |A_buf_11_address1        |  26|          5|   14|         70|
    |A_buf_11_d0              |  20|          4|   32|        128|
    |A_buf_11_d1              |  26|          5|   32|        160|
    |A_buf_12_address0        |  20|          4|   14|         56|
    |A_buf_12_address1        |  26|          5|   14|         70|
    |A_buf_12_d0              |  20|          4|   32|        128|
    |A_buf_12_d1              |  26|          5|   32|        160|
    |A_buf_13_address0        |  20|          4|   14|         56|
    |A_buf_13_address1        |  26|          5|   14|         70|
    |A_buf_13_d0              |  20|          4|   32|        128|
    |A_buf_13_d1              |  26|          5|   32|        160|
    |A_buf_14_address0        |  20|          4|   14|         56|
    |A_buf_14_address1        |  26|          5|   14|         70|
    |A_buf_14_d0              |  20|          4|   32|        128|
    |A_buf_14_d1              |  26|          5|   32|        160|
    |A_buf_8_address0         |  26|          5|   14|         70|
    |A_buf_8_address1         |  26|          5|   14|         70|
    |A_buf_8_d0               |  26|          5|   32|        160|
    |A_buf_8_d1               |  26|          5|   32|        160|
    |A_buf_9_address0         |  26|          5|   14|         70|
    |A_buf_9_address1         |  26|          5|   14|         70|
    |A_buf_9_d0               |  26|          5|   32|        160|
    |A_buf_9_d1               |  26|          5|   32|        160|
    |A_buf_address0           |  26|          5|   14|         70|
    |A_buf_address1           |  26|          5|   14|         70|
    |A_buf_d0                 |  26|          5|   32|        160|
    |A_buf_d1                 |  26|          5|   32|        160|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    3|          6|
    |p_fu_220                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 820|        160|  744|       3512|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |A_buf_13_addr_2_reg_1966            |  14|   0|   14|          0|
    |A_buf_13_addr_3_reg_1971            |  14|   0|   14|          0|
    |A_buf_13_addr_4_reg_2087            |  14|   0|   14|          0|
    |A_buf_13_addr_6_reg_2127            |  14|   0|   14|          0|
    |A_buf_13_addr_reg_1919              |  14|   0|   14|          0|
    |A_buf_14_addr_3_reg_1976            |  14|   0|   14|          0|
    |A_buf_14_addr_4_reg_2092            |  14|   0|   14|          0|
    |A_buf_14_addr_reg_1924              |  14|   0|   14|          0|
    |A_buf_8_addr_2_reg_1941             |  14|   0|   14|          0|
    |A_buf_8_addr_3_reg_1951             |  14|   0|   14|          0|
    |A_buf_8_addr_6_reg_2102             |  14|   0|   14|          0|
    |A_buf_8_addr_7_reg_2112             |  14|   0|   14|          0|
    |A_buf_9_addr_1_reg_1946             |  14|   0|   14|          0|
    |A_buf_9_addr_2_reg_1956             |  14|   0|   14|          0|
    |A_buf_9_addr_3_reg_1961             |  14|   0|   14|          0|
    |A_buf_9_addr_5_reg_2107             |  14|   0|   14|          0|
    |A_buf_9_addr_6_reg_2117             |  14|   0|   14|          0|
    |A_buf_9_addr_7_reg_2122             |  14|   0|   14|          0|
    |A_buf_addr_3_reg_1936               |  14|   0|   14|          0|
    |A_buf_addr_4_reg_2082               |  14|   0|   14|          0|
    |A_buf_addr_7_reg_2097               |  14|   0|   14|          0|
    |A_buf_addr_reg_1914                 |  14|   0|   14|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |mul69_reg_1893                      |   7|   0|    7|          0|
    |p_1_reg_1885                        |   3|   0|    3|          0|
    |p_1_reg_1885_pp0_iter1_reg          |   3|   0|    3|          0|
    |p_fu_220                            |   3|   0|    3|          0|
    |tmp_13_reg_1989                     |  32|   0|   32|          0|
    |tmp_14_reg_1997                     |  32|   0|   32|          0|
    |tmp_15_reg_2004                     |  32|   0|   32|          0|
    |tmp_16_reg_2010                     |  32|   0|   32|          0|
    |tmp_17_reg_2015                     |  32|   0|   32|          0|
    |tmp_18_reg_2020                     |  32|   0|   32|          0|
    |tmp_19_reg_2026                     |  32|   0|   32|          0|
    |tmp_19_reg_2026_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_20_reg_2034                     |  32|   0|   32|          0|
    |tmp_20_reg_2034_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_21_reg_2042                     |  32|   0|   32|          0|
    |tmp_21_reg_2042_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_22_reg_2050                     |  32|   0|   32|          0|
    |tmp_22_reg_2050_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_23_reg_2058                     |  32|   0|   32|          0|
    |tmp_23_reg_2058_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_24_reg_2066                     |  32|   0|   32|          0|
    |tmp_24_reg_2066_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_25_reg_2074                     |  32|   0|   32|          0|
    |tmp_25_reg_2074_pp0_iter1_reg       |  32|   0|   32|          0|
    |tmp_2_reg_1981                      |  32|   0|   32|          0|
    |tmp_s_reg_1929                      |  32|   0|   32|          0|
    |trunc_ln205_2_reg_1909              |   4|   0|    4|          0|
    |trunc_ln205_reg_1899                |   6|   0|    6|          0|
    |trunc_ln205_reg_1899_pp0_iter1_reg  |   6|   0|    6|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1049|   0| 1049|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kernel_doitgen_Pipeline_merlinL4|  return value|
|A_buf_14_address0      |  out|   14|   ap_memory|                          A_buf_14|         array|
|A_buf_14_ce0           |  out|    1|   ap_memory|                          A_buf_14|         array|
|A_buf_14_we0           |  out|    1|   ap_memory|                          A_buf_14|         array|
|A_buf_14_d0            |  out|   32|   ap_memory|                          A_buf_14|         array|
|A_buf_14_address1      |  out|   14|   ap_memory|                          A_buf_14|         array|
|A_buf_14_ce1           |  out|    1|   ap_memory|                          A_buf_14|         array|
|A_buf_14_we1           |  out|    1|   ap_memory|                          A_buf_14|         array|
|A_buf_14_d1            |  out|   32|   ap_memory|                          A_buf_14|         array|
|A_buf_13_address0      |  out|   14|   ap_memory|                          A_buf_13|         array|
|A_buf_13_ce0           |  out|    1|   ap_memory|                          A_buf_13|         array|
|A_buf_13_we0           |  out|    1|   ap_memory|                          A_buf_13|         array|
|A_buf_13_d0            |  out|   32|   ap_memory|                          A_buf_13|         array|
|A_buf_13_address1      |  out|   14|   ap_memory|                          A_buf_13|         array|
|A_buf_13_ce1           |  out|    1|   ap_memory|                          A_buf_13|         array|
|A_buf_13_we1           |  out|    1|   ap_memory|                          A_buf_13|         array|
|A_buf_13_d1            |  out|   32|   ap_memory|                          A_buf_13|         array|
|A_buf_12_address0      |  out|   14|   ap_memory|                          A_buf_12|         array|
|A_buf_12_ce0           |  out|    1|   ap_memory|                          A_buf_12|         array|
|A_buf_12_we0           |  out|    1|   ap_memory|                          A_buf_12|         array|
|A_buf_12_d0            |  out|   32|   ap_memory|                          A_buf_12|         array|
|A_buf_12_address1      |  out|   14|   ap_memory|                          A_buf_12|         array|
|A_buf_12_ce1           |  out|    1|   ap_memory|                          A_buf_12|         array|
|A_buf_12_we1           |  out|    1|   ap_memory|                          A_buf_12|         array|
|A_buf_12_d1            |  out|   32|   ap_memory|                          A_buf_12|         array|
|A_buf_11_address0      |  out|   14|   ap_memory|                          A_buf_11|         array|
|A_buf_11_ce0           |  out|    1|   ap_memory|                          A_buf_11|         array|
|A_buf_11_we0           |  out|    1|   ap_memory|                          A_buf_11|         array|
|A_buf_11_d0            |  out|   32|   ap_memory|                          A_buf_11|         array|
|A_buf_11_address1      |  out|   14|   ap_memory|                          A_buf_11|         array|
|A_buf_11_ce1           |  out|    1|   ap_memory|                          A_buf_11|         array|
|A_buf_11_we1           |  out|    1|   ap_memory|                          A_buf_11|         array|
|A_buf_11_d1            |  out|   32|   ap_memory|                          A_buf_11|         array|
|A_buf_10_address0      |  out|   14|   ap_memory|                          A_buf_10|         array|
|A_buf_10_ce0           |  out|    1|   ap_memory|                          A_buf_10|         array|
|A_buf_10_we0           |  out|    1|   ap_memory|                          A_buf_10|         array|
|A_buf_10_d0            |  out|   32|   ap_memory|                          A_buf_10|         array|
|A_buf_10_address1      |  out|   14|   ap_memory|                          A_buf_10|         array|
|A_buf_10_ce1           |  out|    1|   ap_memory|                          A_buf_10|         array|
|A_buf_10_we1           |  out|    1|   ap_memory|                          A_buf_10|         array|
|A_buf_10_d1            |  out|   32|   ap_memory|                          A_buf_10|         array|
|A_buf_9_address0       |  out|   14|   ap_memory|                           A_buf_9|         array|
|A_buf_9_ce0            |  out|    1|   ap_memory|                           A_buf_9|         array|
|A_buf_9_we0            |  out|    1|   ap_memory|                           A_buf_9|         array|
|A_buf_9_d0             |  out|   32|   ap_memory|                           A_buf_9|         array|
|A_buf_9_address1       |  out|   14|   ap_memory|                           A_buf_9|         array|
|A_buf_9_ce1            |  out|    1|   ap_memory|                           A_buf_9|         array|
|A_buf_9_we1            |  out|    1|   ap_memory|                           A_buf_9|         array|
|A_buf_9_d1             |  out|   32|   ap_memory|                           A_buf_9|         array|
|A_buf_8_address0       |  out|   14|   ap_memory|                           A_buf_8|         array|
|A_buf_8_ce0            |  out|    1|   ap_memory|                           A_buf_8|         array|
|A_buf_8_we0            |  out|    1|   ap_memory|                           A_buf_8|         array|
|A_buf_8_d0             |  out|   32|   ap_memory|                           A_buf_8|         array|
|A_buf_8_address1       |  out|   14|   ap_memory|                           A_buf_8|         array|
|A_buf_8_ce1            |  out|    1|   ap_memory|                           A_buf_8|         array|
|A_buf_8_we1            |  out|    1|   ap_memory|                           A_buf_8|         array|
|A_buf_8_d1             |  out|   32|   ap_memory|                           A_buf_8|         array|
|A_buf_address0         |  out|   14|   ap_memory|                             A_buf|         array|
|A_buf_ce0              |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_we0              |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_d0               |  out|   32|   ap_memory|                             A_buf|         array|
|A_buf_address1         |  out|   14|   ap_memory|                             A_buf|         array|
|A_buf_ce1              |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_we1              |  out|    1|   ap_memory|                             A_buf|         array|
|A_buf_d1               |  out|   32|   ap_memory|                             A_buf|         array|
|empty                  |   in|   14|     ap_none|                             empty|        scalar|
|sum_7_0_buf_0_load     |   in|   32|     ap_none|                sum_7_0_buf_0_load|        scalar|
|sum_7_0_buf_1_load     |   in|   32|     ap_none|                sum_7_0_buf_1_load|        scalar|
|sum_7_0_buf_2_load     |   in|   32|     ap_none|                sum_7_0_buf_2_load|        scalar|
|sum_7_0_buf_3_load     |   in|   32|     ap_none|                sum_7_0_buf_3_load|        scalar|
|add_ln172_1            |   in|   11|     ap_none|                       add_ln172_1|        scalar|
|sum_7_0_buf_0_1_load   |   in|   32|     ap_none|              sum_7_0_buf_0_1_load|        scalar|
|sum_7_0_buf_1_1_load   |   in|   32|     ap_none|              sum_7_0_buf_1_1_load|        scalar|
|sum_7_0_buf_2_1_load   |   in|   32|     ap_none|              sum_7_0_buf_2_1_load|        scalar|
|sum_7_0_buf_3_1_load   |   in|   32|     ap_none|              sum_7_0_buf_3_1_load|        scalar|
|sum_7_0_buf_0_2_load   |   in|   32|     ap_none|              sum_7_0_buf_0_2_load|        scalar|
|sum_7_0_buf_1_2_load   |   in|   32|     ap_none|              sum_7_0_buf_1_2_load|        scalar|
|sum_7_0_buf_2_2_load   |   in|   32|     ap_none|              sum_7_0_buf_2_2_load|        scalar|
|sum_7_0_buf_3_2_load   |   in|   32|     ap_none|              sum_7_0_buf_3_2_load|        scalar|
|sum_7_0_buf_0_3_load   |   in|   32|     ap_none|              sum_7_0_buf_0_3_load|        scalar|
|sum_7_0_buf_1_3_load   |   in|   32|     ap_none|              sum_7_0_buf_1_3_load|        scalar|
|sum_7_0_buf_2_3_load   |   in|   32|     ap_none|              sum_7_0_buf_2_3_load|        scalar|
|sum_7_0_buf_3_3_load   |   in|   32|     ap_none|              sum_7_0_buf_3_3_load|        scalar|
|sum_7_0_buf_0_4_load   |   in|   32|     ap_none|              sum_7_0_buf_0_4_load|        scalar|
|sum_7_0_buf_1_4_load   |   in|   32|     ap_none|              sum_7_0_buf_1_4_load|        scalar|
|sum_7_0_buf_2_4_load   |   in|   32|     ap_none|              sum_7_0_buf_2_4_load|        scalar|
|sum_7_0_buf_3_4_load   |   in|   32|     ap_none|              sum_7_0_buf_3_4_load|        scalar|
|sum_7_0_buf_0_5_load   |   in|   32|     ap_none|              sum_7_0_buf_0_5_load|        scalar|
|sum_7_0_buf_1_5_load   |   in|   32|     ap_none|              sum_7_0_buf_1_5_load|        scalar|
|sum_7_0_buf_2_5_load   |   in|   32|     ap_none|              sum_7_0_buf_2_5_load|        scalar|
|sum_7_0_buf_3_5_load   |   in|   32|     ap_none|              sum_7_0_buf_3_5_load|        scalar|
|sum_7_0_buf_0_6_load   |   in|   32|     ap_none|              sum_7_0_buf_0_6_load|        scalar|
|sum_7_0_buf_1_6_load   |   in|   32|     ap_none|              sum_7_0_buf_1_6_load|        scalar|
|sum_7_0_buf_2_6_load   |   in|   32|     ap_none|              sum_7_0_buf_2_6_load|        scalar|
|sum_7_0_buf_3_6_load   |   in|   32|     ap_none|              sum_7_0_buf_3_6_load|        scalar|
|sum_7_0_buf_0_7_load   |   in|   32|     ap_none|              sum_7_0_buf_0_7_load|        scalar|
|sum_7_0_buf_1_7_load   |   in|   32|     ap_none|              sum_7_0_buf_1_7_load|        scalar|
|sum_7_0_buf_2_7_load   |   in|   32|     ap_none|              sum_7_0_buf_2_7_load|        scalar|
|sum_7_0_buf_3_7_load   |   in|   32|     ap_none|              sum_7_0_buf_3_7_load|        scalar|
|sum_7_0_buf_0_8_load   |   in|   32|     ap_none|              sum_7_0_buf_0_8_load|        scalar|
|sum_7_0_buf_1_8_load   |   in|   32|     ap_none|              sum_7_0_buf_1_8_load|        scalar|
|sum_7_0_buf_2_8_load   |   in|   32|     ap_none|              sum_7_0_buf_2_8_load|        scalar|
|sum_7_0_buf_3_8_load   |   in|   32|     ap_none|              sum_7_0_buf_3_8_load|        scalar|
|sum_7_0_buf_0_9_load   |   in|   32|     ap_none|              sum_7_0_buf_0_9_load|        scalar|
|sum_7_0_buf_1_9_load   |   in|   32|     ap_none|              sum_7_0_buf_1_9_load|        scalar|
|sum_7_0_buf_2_9_load   |   in|   32|     ap_none|              sum_7_0_buf_2_9_load|        scalar|
|sum_7_0_buf_3_9_load   |   in|   32|     ap_none|              sum_7_0_buf_3_9_load|        scalar|
|sum_7_0_buf_0_10_load  |   in|   32|     ap_none|             sum_7_0_buf_0_10_load|        scalar|
|sum_7_0_buf_1_10_load  |   in|   32|     ap_none|             sum_7_0_buf_1_10_load|        scalar|
|sum_7_0_buf_2_10_load  |   in|   32|     ap_none|             sum_7_0_buf_2_10_load|        scalar|
|sum_7_0_buf_3_10_load  |   in|   32|     ap_none|             sum_7_0_buf_3_10_load|        scalar|
|sum_7_0_buf_0_11_load  |   in|   32|     ap_none|             sum_7_0_buf_0_11_load|        scalar|
|sum_7_0_buf_1_11_load  |   in|   32|     ap_none|             sum_7_0_buf_1_11_load|        scalar|
|sum_7_0_buf_2_11_load  |   in|   32|     ap_none|             sum_7_0_buf_2_11_load|        scalar|
|sum_7_0_buf_3_11_load  |   in|   32|     ap_none|             sum_7_0_buf_3_11_load|        scalar|
|sum_7_0_buf_0_12_load  |   in|   32|     ap_none|             sum_7_0_buf_0_12_load|        scalar|
|sum_7_0_buf_1_12_load  |   in|   32|     ap_none|             sum_7_0_buf_1_12_load|        scalar|
|sum_7_0_buf_2_12_load  |   in|   32|     ap_none|             sum_7_0_buf_2_12_load|        scalar|
|sum_7_0_buf_3_12_load  |   in|   32|     ap_none|             sum_7_0_buf_3_12_load|        scalar|
|sum_7_0_buf_0_13_load  |   in|   32|     ap_none|             sum_7_0_buf_0_13_load|        scalar|
|sum_7_0_buf_1_13_load  |   in|   32|     ap_none|             sum_7_0_buf_1_13_load|        scalar|
|sum_7_0_buf_2_13_load  |   in|   32|     ap_none|             sum_7_0_buf_2_13_load|        scalar|
|sum_7_0_buf_3_13_load  |   in|   32|     ap_none|             sum_7_0_buf_3_13_load|        scalar|
|sum_7_0_buf_0_14_load  |   in|   32|     ap_none|             sum_7_0_buf_0_14_load|        scalar|
|sum_7_0_buf_1_14_load  |   in|   32|     ap_none|             sum_7_0_buf_1_14_load|        scalar|
|sum_7_0_buf_2_14_load  |   in|   32|     ap_none|             sum_7_0_buf_2_14_load|        scalar|
|sum_7_0_buf_3_14_load  |   in|   32|     ap_none|             sum_7_0_buf_3_14_load|        scalar|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

