$date
	Sat Oct 16 13:31:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_adder_1 $end
$scope module UUT $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c_in $end
$var reg 1 $ c_out $end
$var reg 1 % sum $end
$scope begin adder_gates $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
0!
$end
#1
1!
#2
0!
1"
#3
1!
#4
0!
0"
1#
#5
1!
#6
0!
1"
#7
1!
#8
