#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb 15 20:49:59 2018
# Process ID: 10212
# Current directory: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 209.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper_board.xdc]
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper_early.xdc]
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/.Xil/Vivado-10212-LAPTOP-GDRKMBCO/dcp3/System_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 536.816 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 536.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 536.816 ; gain = 328.648
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 546.953 ; gain = 9.035
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b4f8b149

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 75 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 97ba5b39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 341 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13f2b3939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 366 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13f2b3939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13f2b3939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1097.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13f2b3939

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1097.203 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18b6b5d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1097.203 ; gain = 0.000
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.203 ; gain = 560.227
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_opt.dcp' has been generated.
Command: report_drc -file System_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net SDIO_0_clk_fb_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): SDIO_0_clk_fb_IBUF_inst/O
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1097.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 121963a54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1097.203 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a163c0ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1358ab352

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1358ab352

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1097.203 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1358ab352

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d4effc68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4effc68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da6b6d4e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: db18bf8e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: db18bf8e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cee8a7d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e77d8bb6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 755f5c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 755f5c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.203 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 755f5c4b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1097.203 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104b40280

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 104b40280

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512
INFO: [Place 30-746] Post Placement Timing Summary WNS=187.930. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 110fdab95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512
Phase 4.1 Post Commit Optimization | Checksum: 110fdab95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 110fdab95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 110fdab95

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e34f4de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e34f4de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512
Ending Placer Task | Checksum: 8fc85567

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1097.715 ; gain = 0.512
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1097.715 ; gain = 0.512
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.681 . Memory (MB): peak = 1097.906 ; gain = 0.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1100.926 ; gain = 3.020
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1100.926 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1100.926 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 33f5b08 ConstDB: 0 ShapeSum: 8c88fa5f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 906b2f10

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 906b2f10

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 906b2f10

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 906b2f10

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1182.199 ; gain = 79.945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18634ff5d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.199 ; gain = 79.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=188.001| TNS=0.000  | WHS=-0.138 | THS=-20.370|

Phase 2 Router Initialization | Checksum: 19a363218

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17ecb0028

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=186.139| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 126e71cee

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=186.139| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 170ce1d70

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=186.139| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b630615c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945
Phase 4 Rip-up And Reroute | Checksum: 1b630615c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b630615c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b630615c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945
Phase 5 Delay and Skew Optimization | Checksum: 1b630615c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa4e9dc5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=186.289| TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1829f3552

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945
Phase 6 Post Hold Fix | Checksum: 1829f3552

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.993243 %
  Global Horizontal Routing Utilization  = 1.46209 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19d2f21c4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19d2f21c4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c2f6592f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1182.199 ; gain = 79.945

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=186.289| TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c2f6592f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1182.199 ; gain = 79.945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1182.199 ; gain = 79.945

Routing Is Done.
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1182.199 ; gain = 81.273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.928 . Memory (MB): peak = 1182.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_routed.dcp' has been generated.
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb 15 20:51:38 2018...
