\doxysection{stm32f4xx\+\_\+hal\+\_\+sdram.\+c}
\hypertarget{stm32f4xx__hal__sdram_8c_source}{}\label{stm32f4xx__hal__sdram_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_sdram.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_sdram.c}}
\mbox{\hyperlink{stm32f4xx__hal__sdram_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00114}00114\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00115}00115\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00117}00117\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00123}00123\ \textcolor{preprocessor}{\#ifdef\ HAL\_SDRAM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00130}00130\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00133}00133\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00134}00134\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00138}00138\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACplt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00139}00139\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACpltProt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00140}00140\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMAError(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00145}00145\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00172}00172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Init(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00173}00173\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00174}00174\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ handle\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00175}00175\ \ \ \textcolor{keywordflow}{if}\ (hsdram\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00176}00176\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00177}00177\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00178}00178\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00180}00180\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00181}00181\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00182}00182\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00183}00183\ \ \ \ \ hsdram-\/>Lock\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00184}00184\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00185}00185\ \ \ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>MspInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00186}00186\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00187}00187\ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ HAL\_SDRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00188}00188\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00189}00189\ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ HAL\_SDRAM\_RefreshErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00190}00190\ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ HAL\_SDRAM\_DMA\_XferCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00191}00191\ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ HAL\_SDRAM\_DMA\_XferErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00193}00193\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00194}00194\ \ \ \ \ hsdram-\/>MspInitCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00195}00195\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00196}00196\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00197}00197\ \ \ \ \ HAL\_SDRAM\_MspInit(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00198}00198\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00199}00199\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00201}00201\ \ \ \textcolor{comment}{/*\ Initialize\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00202}00202\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00203}00203\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00204}00204\ \ \ \textcolor{comment}{/*\ Initialize\ SDRAM\ control\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00205}00205\ \ \ (void)FMC\_SDRAM\_Init(hsdram-\/>Instance,\ \&(hsdram-\/>Init));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00207}00207\ \ \ \textcolor{comment}{/*\ Initialize\ SDRAM\ timing\ Interface\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00208}00208\ \ \ (void)FMC\_SDRAM\_Timing\_Init(hsdram-\/>Instance,\ Timing,\ hsdram-\/>Init.SDBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00209}00209\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00210}00210\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00212}00212\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00213}00213\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00221}00221\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_DeInit(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00222}00222\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00223}00223\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00224}00224\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>MspDeInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00225}00225\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00226}00226\ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ HAL\_SDRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00227}00227\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00228}00228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00229}00229\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00230}00230\ \ \ hsdram-\/>MspDeInitCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00231}00231\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00232}00232\ \ \ \textcolor{comment}{/*\ Initialize\ the\ low\ level\ hardware\ (MSP)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00233}00233\ \ \ HAL\_SDRAM\_MspDeInit(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00234}00234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00236}00236\ \ \ \textcolor{comment}{/*\ Configure\ the\ SDRAM\ registers\ with\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00237}00237\ \ \ (void)FMC\_SDRAM\_DeInit(hsdram-\/>Instance,\ hsdram-\/>Init.SDBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00238}00238\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00239}00239\ \ \ \textcolor{comment}{/*\ Reset\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00240}00240\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00241}00241\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00242}00242\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00243}00243\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00245}00245\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00246}00246\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00254}00254\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspInit(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00255}00255\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00256}00256\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00257}00257\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00259}00259\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00260}00260\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_MspInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00261}00261\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00262}00262\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00270}00270\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_MspDeInit(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00271}00271\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00272}00272\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00273}00273\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00275}00275\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00276}00276\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_MspDeInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00277}00277\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00278}00278\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00286}00286\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_IRQHandler(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00287}00287\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00288}00288\ \ \ \textcolor{comment}{/*\ Check\ SDRAM\ interrupt\ Rising\ edge\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00289}00289\ \ \ \textcolor{keywordflow}{if}\ (\_\_FMC\_SDRAM\_GET\_FLAG(hsdram-\/>Instance,\ FMC\_SDRAM\_FLAG\_REFRESH\_IT))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00290}00290\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00291}00291\ \ \ \ \ \textcolor{comment}{/*\ SDRAM\ refresh\ error\ interrupt\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00292}00292\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00293}00293\ \ \ \ \ hsdram-\/>RefreshErrorCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00294}00294\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00295}00295\ \ \ \ \ HAL\_SDRAM\_RefreshErrorCallback(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00296}00296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00298}00298\ \ \ \ \ \textcolor{comment}{/*\ Clear\ SDRAM\ refresh\ error\ interrupt\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00299}00299\ \ \ \ \ \_\_FMC\_SDRAM\_CLEAR\_FLAG(hsdram-\/>Instance,\ FMC\_SDRAM\_FLAG\_REFRESH\_ERROR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00300}00300\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00301}00301\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00309}00309\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_RefreshErrorCallback(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00310}00310\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00311}00311\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00312}00312\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00314}00314\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00315}00315\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_RefreshErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00316}00316\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00317}00317\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00325}00325\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferCpltCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00326}00326\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00327}00327\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00328}00328\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00330}00330\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00331}00331\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_DMA\_XferCpltCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00332}00332\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00333}00333\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00340}00340\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_SDRAM\_DMA\_XferErrorCallback(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00341}00341\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00342}00342\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00343}00343\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00345}00345\ \ \ \textcolor{comment}{/*\ NOTE:\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00346}00346\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SDRAM\_DMA\_XferErrorCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00347}00347\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00348}00348\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00377}00377\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00378}00378\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00379}00379\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00380}00380\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00381}00381\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *pSdramAddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00382}00382\ \ \ uint8\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00383}00383\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00384}00384\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00385}00385\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00386}00386\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00387}00387\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00388}00388\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00389}00389\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00390}00390\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00391}00391\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00392}00392\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00393}00393\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00395}00395\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00396}00396\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00398}00398\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00399}00399\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00400}00400\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00401}00401\ \ \ \ \ \ \ *pdestbuff\ =\ *(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)pSdramAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00402}00402\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00403}00403\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00404}00404\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00406}00406\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00407}00407\ \ \ \ \ hsdram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00409}00409\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00410}00410\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00411}00411\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00412}00412\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00413}00413\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00414}00414\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00415}00415\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00416}00416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00417}00417\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00418}00418\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00419}00419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00429}00429\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_8b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint8\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00430}00430\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00431}00431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00432}00432\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00433}00433\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *pSdramAddress\ =\ (uint8\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00434}00434\ \ \ uint8\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00435}00435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00436}00436\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00437}00437\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00438}00438\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00439}00439\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00440}00440\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00441}00441\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00442}00442\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00443}00443\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00444}00444\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00445}00445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00446}00446\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00447}00447\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00448}00448\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00449}00449\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00450}00450\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00451}00451\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00452}00452\ \ \ \ \ \ \ *(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ *)pSdramAddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00453}00453\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00454}00454\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00455}00455\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00457}00457\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00458}00458\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00460}00460\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00461}00461\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00462}00462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00463}00463\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00464}00464\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00465}00465\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00466}00466\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00468}00468\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00469}00469\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00470}00470\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00480}00480\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00481}00481\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00482}00482\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00483}00483\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00484}00484\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00485}00485\ \ \ uint16\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00486}00486\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00488}00488\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00489}00489\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00490}00490\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00491}00491\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00492}00492\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00493}00493\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00494}00494\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00495}00495\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00496}00496\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00497}00497\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00498}00498\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00499}00499\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00501}00501\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00502}00502\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ >=\ 2U\ ;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00503}00503\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00504}00504\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*pSdramAddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00505}00505\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00506}00506\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)(((*pSdramAddress)\ \&\ 0xFFFF0000U)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00507}00507\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00508}00508\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00509}00509\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00510}00510\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00511}00511\ \ \ \ \ \textcolor{comment}{/*\ Read\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00512}00512\ \ \ \ \ \textcolor{keywordflow}{if}\ ((BufferSize\ \%\ 2U)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00513}00513\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00514}00514\ \ \ \ \ \ \ *pdestbuff\ =\ (uint16\_t)((*pSdramAddress)\ \&\ 0x0000FFFFU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00515}00515\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00517}00517\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00518}00518\ \ \ \ \ hsdram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00520}00520\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00521}00521\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00522}00522\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00523}00523\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00524}00524\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00525}00525\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00526}00526\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00528}00528\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00529}00529\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00530}00530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00540}00540\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_16b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint16\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00541}00541\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00542}00542\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00543}00543\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00544}00544\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *psdramaddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00545}00545\ \ \ uint16\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00546}00546\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00547}00547\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00548}00548\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00549}00549\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00550}00550\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00551}00551\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00552}00552\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00553}00553\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00554}00554\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00555}00555\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00557}00557\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00558}00558\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00559}00559\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00560}00560\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00561}00561\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ >=\ 2U\ ;\ size\ -\/=\ 2U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00562}00562\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00563}00563\ \ \ \ \ \ \ *psdramaddress\ =\ (uint32\_t)(*psrcbuff);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00564}00564\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00565}00565\ \ \ \ \ \ \ *psdramaddress\ |=\ ((uint32\_t)(*psrcbuff)\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00566}00566\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00567}00567\ \ \ \ \ \ \ psdramaddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00568}00568\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00569}00569\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00570}00570\ \ \ \ \ \textcolor{comment}{/*\ Write\ last\ 16-\/bits\ if\ size\ is\ not\ 32-\/bits\ multiple\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00571}00571\ \ \ \ \ \textcolor{keywordflow}{if}\ ((BufferSize\ \%\ 2U)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00572}00572\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00573}00573\ \ \ \ \ \ \ *psdramaddress\ =\ ((uint32\_t)(*psrcbuff)\ \&\ 0x0000FFFFU)\ |\ ((*psdramaddress)\ \&\ 0xFFFF0000U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00574}00574\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00576}00576\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00577}00577\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00578}00578\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00579}00579\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00580}00580\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00581}00581\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00582}00582\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00583}00583\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00584}00584\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00585}00585\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00586}00586\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00587}00587\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00588}00588\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00599}00599\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00600}00600\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00601}00601\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00602}00602\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00603}00603\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ (uint32\_t\ *)pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00604}00604\ \ \ uint32\_t\ *pdestbuff\ =\ pDstBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00605}00605\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00606}00606\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00607}00607\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00608}00608\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00609}00609\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00610}00610\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00611}00611\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00612}00612\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00613}00613\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00614}00614\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00615}00615\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00617}00617\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00618}00618\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00620}00620\ \ \ \ \ \textcolor{comment}{/*\ Read\ data\ from\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00621}00621\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00622}00622\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00623}00623\ \ \ \ \ \ \ *pdestbuff\ =\ *(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)pSdramAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00624}00624\ \ \ \ \ \ \ pdestbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00625}00625\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00626}00626\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00627}00627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00628}00628\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00629}00629\ \ \ \ \ hsdram-\/>State\ =\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00630}00630\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00631}00631\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00632}00632\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00633}00633\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00634}00634\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00635}00635\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00636}00636\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00637}00637\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00638}00638\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00639}00639\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00640}00640\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00651}00651\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_32b(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00652}00652\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00653}00653\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00654}00654\ \ \ uint32\_t\ size;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00655}00655\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pSdramAddress\ =\ pAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00656}00656\ \ \ uint32\_t\ *psrcbuff\ =\ pSrcBuffer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00657}00657\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00658}00658\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00659}00659\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00660}00660\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00661}00661\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00662}00662\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00663}00663\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00664}00664\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00665}00665\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00666}00666\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00667}00667\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00668}00668\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00669}00669\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00670}00670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00671}00671\ \ \ \ \ \textcolor{comment}{/*\ Write\ data\ to\ memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00672}00672\ \ \ \ \ \textcolor{keywordflow}{for}\ (size\ =\ BufferSize;\ size\ !=\ 0U;\ size-\/-\/)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00673}00673\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00674}00674\ \ \ \ \ \ \ *pSdramAddress\ =\ *psrcbuff;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00675}00675\ \ \ \ \ \ \ psrcbuff++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00676}00676\ \ \ \ \ \ \ pSdramAddress++;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00677}00677\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00678}00678\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00679}00679\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00680}00680\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00681}00681\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00682}00682\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00683}00683\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00684}00684\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00685}00685\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00686}00686\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00687}00687\ \ \ \ \ \textcolor{keywordflow}{return}\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00688}00688\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00690}00690\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00691}00691\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00692}00692\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00702}00702\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Read\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pDstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00703}00703\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00704}00704\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00705}00705\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00706}00706\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00707}00707\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00708}00708\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00709}00709\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00710}00710\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00711}00711\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00712}00712\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00713}00713\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00714}00714\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00715}00715\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00716}00716\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00718}00718\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00719}00719\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00721}00721\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00722}00722\ \ \ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00723}00723\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00724}00724\ \ \ \ \ \ \ hsdram-\/>hdma-\/>XferCpltCallback\ =\ SDRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00725}00725\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00726}00726\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00727}00727\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00728}00728\ \ \ \ \ \ \ hsdram-\/>hdma-\/>XferCpltCallback\ =\ SDRAM\_DMACpltProt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00729}00729\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00730}00730\ \ \ \ \ hsdram-\/>hdma-\/>XferErrorCallback\ =\ SDRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00731}00731\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00732}00732\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00733}00733\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(hsdram-\/>hdma,\ (uint32\_t)pAddress,\ (uint32\_t)pDstBuffer,\ (uint32\_t)BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00734}00734\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00735}00735\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00736}00736\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00737}00737\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00738}00738\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00739}00739\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00740}00740\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00741}00741\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00742}00742\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00743}00743\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00744}00744\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00755}00755\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_Write\_DMA(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ *pAddress,\ uint32\_t\ *pSrcBuffer,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00756}00756\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BufferSize)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00757}00757\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00758}00758\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00759}00759\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00760}00760\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00761}00761\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00762}00762\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00763}00763\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00764}00764\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00765}00765\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00766}00766\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00767}00767\ \ \ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00768}00768\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00769}00769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00770}00770\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00771}00771\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00772}00772\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00773}00773\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ user\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00774}00774\ \ \ \ \ hsdram-\/>hdma-\/>XferCpltCallback\ =\ SDRAM\_DMACplt;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00775}00775\ \ \ \ \ hsdram-\/>hdma-\/>XferErrorCallback\ =\ SDRAM\_DMAError;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00776}00776\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00777}00777\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ Stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00778}00778\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(hsdram-\/>hdma,\ (uint32\_t)pSrcBuffer,\ (uint32\_t)pAddress,\ (uint32\_t)BufferSize);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00779}00779\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00780}00780\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00781}00781\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00782}00782\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00783}00783\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00784}00784\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00785}00785\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00786}00786\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00787}00787\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00788}00788\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00789}00789\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00790}00790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00791}00791\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00804}00804\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00805}00805\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_CallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00806}00806\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00807}00807\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00808}00808\ \ \ HAL\_SDRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00810}00810\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00811}00811\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00812}00812\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00813}00813\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00814}00814\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00815}00815\ \ \ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00816}00816\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00817}00817\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00818}00818\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00819}00819\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00820}00820\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00823}00823\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00824}00824\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00825}00825\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00826}00826\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00827}00827\ \ \ \ \ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00828}00828\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00829}00829\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00830}00830\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00832}00832\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00833}00833\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00834}00834\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00835}00835\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00836}00836\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00837}00837\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00838}00838\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00839}00839\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00840}00840\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00841}00841\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00842}00842\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00843}00843\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00844}00844\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00845}00845\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00846}00846\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00847}00847\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00848}00848\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00849}00849\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00850}00850\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00851}00851\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00852}00852\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00853}00853\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00854}00854\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00855}00855\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00857}00857\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00858}00858\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00859}00859\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00873}00873\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_UnRegisterCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00874}00874\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00875}00875\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00876}00876\ \ \ HAL\_SDRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00877}00877\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00878}00878\ \ \ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00879}00879\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00880}00880\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00881}00881\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00882}00882\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00883}00883\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00884}00884\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ HAL\_SDRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00885}00885\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00886}00886\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00887}00887\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ HAL\_SDRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00888}00888\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00889}00889\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_REFRESH\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00890}00890\ \ \ \ \ \ \ \ \ hsdram-\/>RefreshErrorCallback\ =\ HAL\_SDRAM\_RefreshErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00891}00891\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00892}00892\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00893}00893\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ HAL\_SDRAM\_DMA\_XferCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00894}00894\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00895}00895\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00896}00896\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ HAL\_SDRAM\_DMA\_XferErrorCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00897}00897\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00898}00898\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00899}00899\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00900}00900\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00901}00901\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00902}00902\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00903}00903\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00904}00904\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00905}00905\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00906}00906\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00907}00907\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00908}00908\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_INIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00909}00909\ \ \ \ \ \ \ \ \ hsdram-\/>MspInitCallback\ =\ HAL\_SDRAM\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00910}00910\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00911}00911\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_MSP\_DEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00912}00912\ \ \ \ \ \ \ \ \ hsdram-\/>MspDeInitCallback\ =\ HAL\_SDRAM\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00913}00913\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00914}00914\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00915}00915\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00916}00916\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00917}00917\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00918}00918\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00919}00919\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00920}00920\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00921}00921\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00922}00922\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00923}00923\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00924}00924\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00926}00926\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00927}00927\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00928}00928\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00940}00940\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_RegisterDmaCallback(SDRAM\_HandleTypeDef\ *hsdram,\ HAL\_SDRAM\_CallbackIDTypeDef\ CallbackId,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00941}00941\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSDRAM\_DmaCallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00942}00942\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00943}00943\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00944}00944\ \ \ HAL\_SDRAM\_StateTypeDef\ state;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00945}00945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00946}00946\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00947}00947\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00948}00948\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00949}00949\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00950}00950\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00951}00951\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00952}00952\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00953}00953\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00954}00954\ \ \ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00955}00955\ \ \ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00956}00956\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00957}00957\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackId)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00958}00958\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00959}00959\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_CPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00960}00960\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00961}00961\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00962}00962\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_SDRAM\_DMA\_XFER\_ERR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00963}00963\ \ \ \ \ \ \ \ \ hsdram-\/>DmaXferErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00964}00964\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00965}00965\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00966}00966\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00967}00967\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00968}00968\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00969}00969\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00970}00970\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00971}00971\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00972}00972\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00973}00973\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00974}00974\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00975}00975\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00976}00976\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00977}00977\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00978}00978\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hsdram);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00979}00979\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00980}00980\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00981}00981\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00982}00982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01001}01001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01008}01008\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Enable(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01009}01009\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01010}01010\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01011}01011\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01012}01012\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01013}01013\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01014}01014\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01015}01015\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01016}01016\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01017}01017\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01018}01018\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01019}01019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01020}01020\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01021}01021\ \ \ \ \ (void)FMC\_SDRAM\_WriteProtection\_Enable(hsdram-\/>Instance,\ hsdram-\/>Init.SDBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01023}01023\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01024}01024\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01025}01025\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01026}01026\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01027}01027\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01028}01028\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01029}01029\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01031}01031\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01032}01032\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01040}01040\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_WriteProtection\_Disable(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01041}01041\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01042}01042\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01043}01043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01044}01044\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01045}01045\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01046}01046\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01047}01047\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01048}01048\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01049}01049\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01050}01050\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01051}01051\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01052}01052\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01053}01053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01054}01054\ \ \ \ \ \textcolor{comment}{/*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01055}01055\ \ \ \ \ (void)FMC\_SDRAM\_WriteProtection\_Disable(hsdram-\/>Instance,\ hsdram-\/>Init.SDBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01056}01056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01057}01057\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01058}01058\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01059}01059\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01060}01060\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01061}01061\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01062}01062\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01063}01063\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01064}01064\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01065}01065\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01066}01066\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01076}01076\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SendCommand(SDRAM\_HandleTypeDef\ *hsdram,\ FMC\_SDRAM\_CommandTypeDef\ *Command,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01077}01077\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01078}01078\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01079}01079\ \ \ HAL\_SDRAM\_StateTypeDef\ state\ =\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01080}01080\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01081}01081\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01082}01082\ \ \ \textcolor{keywordflow}{if}\ (state\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01083}01083\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01084}01084\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01085}01085\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01086}01086\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((state\ ==\ HAL\_SDRAM\_STATE\_READY)\ ||\ (state\ ==\ HAL\_SDRAM\_STATE\_PRECHARGED))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01087}01087\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01088}01088\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01089}01089\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01090}01090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01091}01091\ \ \ \ \ \textcolor{comment}{/*\ Send\ SDRAM\ command\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01092}01092\ \ \ \ \ (void)FMC\_SDRAM\_SendCommand(hsdram-\/>Instance,\ Command,\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01093}01093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01094}01094\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01095}01095\ \ \ \ \ \textcolor{keywordflow}{if}\ (Command-\/>CommandMode\ ==\ FMC\_SDRAM\_CMD\_PALL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01096}01096\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01097}01097\ \ \ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_PRECHARGED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01098}01098\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01099}01099\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01100}01100\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01101}01101\ \ \ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01102}01102\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01103}01103\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01104}01104\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01105}01105\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01106}01106\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01107}01107\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01108}01108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01109}01109\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01110}01110\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01119}01119\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_ProgramRefreshRate(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ RefreshRate)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01120}01120\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01121}01121\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01122}01122\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01123}01123\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01124}01124\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01125}01125\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01126}01126\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01127}01127\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01128}01128\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01129}01129\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01130}01130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01131}01131\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ refresh\ rate\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01132}01132\ \ \ \ \ (void)FMC\_SDRAM\_ProgramRefreshRate(hsdram-\/>Instance,\ RefreshRate);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01133}01133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01134}01134\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01135}01135\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01136}01136\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01137}01137\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01138}01138\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01139}01139\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01140}01140\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01141}01141\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01142}01142\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01143}01143\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01144}01144\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01152}01152\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_SDRAM\_SetAutoRefreshNumber(SDRAM\_HandleTypeDef\ *hsdram,\ uint32\_t\ AutoRefreshNumber)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01153}01153\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01154}01154\ \ \ \textcolor{comment}{/*\ Check\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01155}01155\ \ \ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_BUSY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01156}01156\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01157}01157\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01158}01158\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01159}01159\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hsdram-\/>State\ ==\ HAL\_SDRAM\_STATE\_READY)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01160}01160\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01161}01161\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01162}01162\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01163}01163\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01164}01164\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Auto-\/Refresh\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01165}01165\ \ \ \ \ (void)FMC\_SDRAM\_SetAutoRefreshNumber(hsdram-\/>Instance,\ AutoRefreshNumber);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01166}01166\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01167}01167\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01168}01168\ \ \ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01169}01169\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01170}01170\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01171}01171\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01172}01172\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01173}01173\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01174}01174\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01175}01175\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01176}01176\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01177}01177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01184}01184\ uint32\_t\ HAL\_SDRAM\_GetModeStatus(SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01185}01185\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01186}01186\ \ \ \textcolor{comment}{/*\ Return\ the\ SDRAM\ memory\ current\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01187}01187\ \ \ \textcolor{keywordflow}{return}\ (FMC\_SDRAM\_GetModeStatus(hsdram-\/>Instance,\ hsdram-\/>Init.SDBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01188}01188\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01189}01189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01215}01215\ HAL\_SDRAM\_StateTypeDef\ HAL\_SDRAM\_GetState(\textcolor{keyword}{const}\ SDRAM\_HandleTypeDef\ *hsdram)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01216}01216\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01217}01217\ \ \ \textcolor{keywordflow}{return}\ hsdram-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01218}01218\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01219}01219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01223}01223\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01227}01227\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01236}01236\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACplt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01237}01237\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01238}01238\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01239}01239\ \ \ SDRAM\_HandleTypeDef\ *hsdram\ =\ (SDRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01240}01240\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01241}01241\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01242}01242\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01243}01243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01244}01244\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01245}01245\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01247}01247\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01248}01248\ \ \ hsdram-\/>DmaXferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01249}01249\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01250}01250\ \ \ HAL\_SDRAM\_DMA\_XferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01251}01251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01252}01252\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01253}01253\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01259}01259\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMACpltProt(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01260}01260\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01261}01261\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01262}01262\ \ \ SDRAM\_HandleTypeDef\ *hsdram\ =\ (SDRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01263}01263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01264}01264\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01265}01265\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01266}01266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01267}01267\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01268}01268\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_WRITE\_PROTECTED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01269}01269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01270}01270\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01271}01271\ \ \ hsdram-\/>DmaXferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01272}01272\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01273}01273\ \ \ HAL\_SDRAM\_DMA\_XferCpltCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01274}01274\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01275}01275\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01276}01276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01282}01282\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SDRAM\_DMAError(\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01283}01283\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01284}01284\ \ \ \textcolor{comment}{/*\ Derogation\ MISRAC2012-\/Rule-\/11.5\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01285}01285\ \ \ SDRAM\_HandleTypeDef\ *hsdram\ =\ (SDRAM\_HandleTypeDef\ *)(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01286}01286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01287}01287\ \ \ \textcolor{comment}{/*\ Disable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01288}01288\ \ \ \mbox{\hyperlink{group___d_m_a_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01290}01290\ \ \ \textcolor{comment}{/*\ Update\ the\ SDRAM\ controller\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01291}01291\ \ \ hsdram-\/>State\ =\ HAL\_SDRAM\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01292}01292\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01293}01293\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01294}01294\ \ \ hsdram-\/>DmaXferErrorCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01295}01295\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01296}01296\ \ \ HAL\_SDRAM\_DMA\_XferErrorCallback(hdma);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01297}01297\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01298}01298\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01299}01299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01306}01306\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01307}01307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_SDRAM\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01308}01308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01312}01312\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__sdram_8c_source_l01313}01313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
