Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: SchemeModel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SchemeModel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SchemeModel"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : SchemeModel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/SchemeModel is now defined in a different file.  It was defined in "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/scheme.vhd", and is now defined in "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
WARNING:HDLParsers:3607 - Unit work/SchemeModel/SchemeArch is now defined in a different file.  It was defined in "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/scheme.vhd", and is now defined in "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Compiling vhdl file "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd" in Library work.
Entity <add1> compiled.
Entity <add1> (Architecture <struct_1>) compiled.
Entity <add2> compiled.
Entity <add2> (Architecture <struct_1>) compiled.
Entity <adder_2> compiled.
Entity <adder_2> (Architecture <structure>) compiled.
Entity <adder_2s> compiled.
Entity <adder_2s> (Architecture <structure>) compiled.
Entity <SchemeModel> compiled.
Entity <SchemeModel> (Architecture <SchemeArch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SchemeModel> in library <work> (architecture <SchemeArch>).

Analyzing hierarchy for entity <adder_2> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <adder_2s> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <add1> in library <work> (architecture <struct_1>).

Analyzing hierarchy for entity <add2> in library <work> (architecture <struct_1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SchemeModel> in library <work> (Architecture <SchemeArch>).
Entity <SchemeModel> analyzed. Unit <SchemeModel> generated.

Analyzing Entity <adder_2> in library <work> (Architecture <structure>).
Entity <adder_2> analyzed. Unit <adder_2> generated.

Analyzing Entity <add1> in library <work> (Architecture <struct_1>).
Entity <add1> analyzed. Unit <add1> generated.

Analyzing Entity <add2> in library <work> (Architecture <struct_1>).
Entity <add2> analyzed. Unit <add2> generated.

Analyzing Entity <adder_2s> in library <work> (Architecture <structure>).
Entity <adder_2s> analyzed. Unit <adder_2s> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <add1>.
    Related source file is "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Unit <add1> synthesized.


Synthesizing Unit <add2>.
    Related source file is "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Unit <add2> synthesized.


Synthesizing Unit <adder_2>.
    Related source file is "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Unit <adder_2> synthesized.


Synthesizing Unit <adder_2s>.
    Related source file is "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Unit <adder_2s> synthesized.


Synthesizing Unit <SchemeModel>.
    Related source file is "C:/Users/vadim/Documents/University/pcsyaoa/lab3/lib/one_file.vhd".
Unit <SchemeModel> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SchemeModel> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SchemeModel, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SchemeModel.ngr
Top Level Output File Name         : SchemeModel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 12
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 4
# IO Buffers                       : 30
#      IBUF                        : 16
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                        6  out of    768     0%  
 Number of 4 input LUTs:                 11  out of   1536     0%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    124    24%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 12.184ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 60 / 13
-------------------------------------------------------------------------
Delay:               12.184ns (Levels of Logic = 6)
  Source:            x2<3> (PAD)
  Destination:       y4<2> (PAD)

  Data Path: x2<3> to y4<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  x2_3_IBUF (x2_3_IBUF)
     LUT3:I0->O            3   0.479   0.941  adder1_2/circ1/c11 (adder1_2/c1)
     LUT4:I1->O            3   0.479   0.941  adder1_3/circ1/c11 (adder1_3/c1)
     LUT4:I1->O            2   0.479   1.040  adder1_4/circ1/c11 (adder1_4/c1)
     LUT3:I0->O            1   0.479   0.681  adder1_4/circ2/p21 (y4_2_OBUF)
     OBUF:I->O                 4.909          y4_2_OBUF (y4<2>)
    ----------------------------------------
    Total                     12.184ns (7.540ns logic, 4.644ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.34 secs
 
--> 

Total memory usage is 4521932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

