Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 29 16:38:31 2020
| Host         : Doc-lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file z1top_counter_control_sets_placed.rpt
| Design       : z1top_counter
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------+------------------+------------------+----------------+
|        Clock Signal        |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+----------------+------------------+------------------+----------------+
|  CLK_125MHZ_FPGA_IBUF_BUFG | count_add/E[0] |                  |                2 |              8 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                | count_add/E[0]   |                7 |             54 |
+----------------------------+----------------+------------------+------------------+----------------+


