// Seed: 2024283481
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_8,
    input tri1 id_5,
    output uwire id_6
);
  assign id_4 = 1;
  wire id_9;
  assign id_8 = 1;
  if (1) begin : LABEL_0
    tri id_10;
    assign id_10 = 1;
    genvar id_11, id_12;
    wire id_13;
  end else begin : LABEL_0
    wire id_14;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12
  );
  wire id_15;
  nor primCall (id_4, id_11, id_3, id_13, id_2, id_10, id_9, id_8, id_14);
endmodule
