vendor_name = ModelSim
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/arquitetura.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sevenSegDecoder.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/saida.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/sistema.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mux.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Mod8Counter.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/entrada.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/DataRegister.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/clockdivider.vhdl
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform1.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/final.bdf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform2.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform3.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform4.vwf
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/Waveform5.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/welly/Documents/GitHub/LT39A/pratica00/Quartus/db/atv00.cbx.xml
design_name = hard_block
design_name = sevenSegDecoder
instance = comp, \ss[0]~output\, ss[0]~output, sevenSegDecoder, 1
instance = comp, \ss[1]~output\, ss[1]~output, sevenSegDecoder, 1
instance = comp, \ss[2]~output\, ss[2]~output, sevenSegDecoder, 1
instance = comp, \ss[3]~output\, ss[3]~output, sevenSegDecoder, 1
instance = comp, \ss[4]~output\, ss[4]~output, sevenSegDecoder, 1
instance = comp, \ss[5]~output\, ss[5]~output, sevenSegDecoder, 1
instance = comp, \ss[6]~output\, ss[6]~output, sevenSegDecoder, 1
instance = comp, \data[2]~input\, data[2]~input, sevenSegDecoder, 1
instance = comp, \data[3]~input\, data[3]~input, sevenSegDecoder, 1
instance = comp, \data[0]~input\, data[0]~input, sevenSegDecoder, 1
instance = comp, \data[1]~input\, data[1]~input, sevenSegDecoder, 1
instance = comp, \ss~0\, ss~0, sevenSegDecoder, 1
instance = comp, \ss~1\, ss~1, sevenSegDecoder, 1
instance = comp, \Equal14~0\, Equal14~0, sevenSegDecoder, 1
instance = comp, \ss~2\, ss~2, sevenSegDecoder, 1
instance = comp, \ss~3\, ss~3, sevenSegDecoder, 1
instance = comp, \ss~4\, ss~4, sevenSegDecoder, 1
instance = comp, \ss~5\, ss~5, sevenSegDecoder, 1
