{
    "code": "module TopModule (\n    input logic clk,                  // Clock signal, positive edge triggered\n    input logic in,                   // Serial input bit stream\n    input logic reset,                // Active-high synchronous reset\n    output logic [7:0] out_byte,      // 8-bit output data byte\n    output logic done                 // Output signal indicating a valid byte\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        RECEIVING = 2'b01,\n        VERIFY = 2'b10,\n        COMPLETE = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_counter;\n    logic [7:0] shift_reg;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            out_byte <= 8'b0;\n            done <= 1'b0;\n            bit_counter <= 3'b0;\n            shift_reg <= 8'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == RECEIVING) begin\n                shift_reg <= {in, shift_reg[7:1]};\n                bit_counter <= bit_counter + 1;\n            end\n            if (current_state == COMPLETE) begin\n                out_byte <= shift_reg;\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        next_state = current_state;\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin\n                    next_state = RECEIVING;\n                end\n            end\n            RECEIVING: begin\n                if (bit_counter == 3'b111) begin\n                    next_state = VERIFY;\n                end\n            end\n            VERIFY: begin\n                if (in == 1'b1) begin\n                    next_state = COMPLETE;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            COMPLETE: begin\n                next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 80,
        "passfail": "R"
    }
}