Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 16:59:05 2025
| Host         : Lenovo-T14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     87          
LUTAR-1    Warning           LUT drives async reset alert    42          
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (183)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (198)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (183)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (198)
--------------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.273        0.000                      0                   52        0.178        0.000                      0                   52       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.273        0.000                      0                   52        0.178        0.000                      0                   52       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.273ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.090ns (29.015%)  route 2.667ns (70.985%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.635     5.179    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDCE (Prop_fdce_C_Q)         0.456     5.635 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.848     6.483    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.149     6.632 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.655     7.287    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I4_O)        0.332     7.619 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.640     8.259    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.153     8.412 r  clk_div_u4/cnter[1]_i_1__0/O
                         net (fo=1, routed)           0.524     8.936    clk_div_u4/cnter[1]
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.516    88.211    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
                         clock pessimism              0.298    88.509    
                         clock uncertainty           -0.035    88.474    
    SLICE_X58Y40         FDCE (Setup_fdce_C_D)       -0.265    88.209    clk_div_u4/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.209    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 79.273    

Slack (MET) :             79.404ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.766ns (19.737%)  route 3.115ns (80.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.104    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.518     5.622 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.986     6.608    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.732 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          2.129     8.861    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  clk_div_u5/cnter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     8.985    clk_div_u5/cnter[5]
    SLICE_X55Y30         FDCE                                         r  clk_div_u5/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441    88.136    clk_div_u5/CLK
    SLICE_X55Y30         FDCE                                         r  clk_div_u5/cnter_reg[5]/C
                         clock pessimism              0.259    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X55Y30         FDCE (Setup_fdce_C_D)        0.029    88.389    clk_div_u5/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         88.389    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 79.404    

Slack (MET) :             79.470ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 2.095ns (54.609%)  route 1.741ns (45.390%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 88.140 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558     5.102    clk_div_u5/CLK
    SLICE_X55Y29         FDCE                                         r  clk_div_u5/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  clk_div_u5/cnter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.299    clk_div_u5/cnter_reg_n_0_[2]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.956 r  clk_div_u5/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clk_div_u5/cnter0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  clk_div_u5/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.073    clk_div_u5/cnter0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  clk_div_u5/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.190    clk_div_u5/cnter0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  clk_div_u5/cnter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.307    clk_div_u5/cnter0_carry__2_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.424 r  clk_div_u5/cnter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.424    clk_div_u5/cnter0_carry__3_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.643 r  clk_div_u5/cnter0_carry__4/O[0]
                         net (fo=1, routed)           1.000     8.643    clk_div_u5/cnter0_carry__4_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.295     8.938 r  clk_div_u5/cnter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.938    clk_div_u5/cnter[21]
    SLICE_X55Y33         FDCE                                         r  clk_div_u5/cnter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.445    88.140    clk_div_u5/CLK
    SLICE_X55Y33         FDCE                                         r  clk_div_u5/cnter_reg[21]/C
                         clock pessimism              0.273    88.413    
                         clock uncertainty           -0.035    88.378    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)        0.031    88.409    clk_div_u5/cnter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.409    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 79.470    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.766ns (20.245%)  route 3.018ns (79.755%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.104    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.518     5.622 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.986     6.608    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.732 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          2.031     8.764    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.888 r  clk_div_u5/cnter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.888    clk_div_u5/cnter[15]
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    88.139    clk_div_u5/CLK
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[15]/C
                         clock pessimism              0.259    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X55Y32         FDCE (Setup_fdce_C_D)        0.031    88.394    clk_div_u5/cnter_reg[15]
  -------------------------------------------------------------------
                         required time                         88.394    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.595ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.750%)  route 2.926ns (79.250%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.104    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.518     5.622 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.986     6.608    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.732 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.939     8.671    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.795 r  clk_div_u5/cnter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     8.795    clk_div_u5/cnter[8]
    SLICE_X55Y30         FDCE                                         r  clk_div_u5/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441    88.136    clk_div_u5/CLK
    SLICE_X55Y30         FDCE                                         r  clk_div_u5/cnter_reg[8]/C
                         clock pessimism              0.259    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X55Y30         FDCE (Setup_fdce_C_D)        0.031    88.391    clk_div_u5/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         88.391    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                 79.595    

Slack (MET) :             79.644ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.766ns (20.688%)  route 2.937ns (79.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.104    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.518     5.622 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.986     6.608    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.732 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.951     8.683    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  clk_div_u5/cnter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     8.807    clk_div_u5/cnter[4]
    SLICE_X56Y29         FDCE                                         r  clk_div_u5/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442    88.137    clk_div_u5/CLK
    SLICE_X56Y29         FDCE                                         r  clk_div_u5/cnter_reg[4]/C
                         clock pessimism              0.272    88.409    
                         clock uncertainty           -0.035    88.374    
    SLICE_X56Y29         FDCE (Setup_fdce_C_D)        0.077    88.451    clk_div_u5/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 79.644    

Slack (MET) :             79.731ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.884ns (52.758%)  route 1.687ns (47.242%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.174    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y33         FDCE                                         r  clk_div_u1/cnter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.419     5.593 r  clk_div_u1/cnter_reg[5]/Q
                         net (fo=2, routed)           0.834     6.427    clk_div_u1/cnter_reg_n_0_[5]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.255 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.255    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.589 r  clk_div_u1/cnter0_carry__1/O[1]
                         net (fo=1, routed)           0.853     8.442    clk_div_u1/data0[10]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.303     8.745 r  clk_div_u1/cnter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.745    clk_div_u1/cnter[10]
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    88.209    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[10]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X63Y35         FDCE (Setup_fdce_C_D)        0.029    88.476    clk_div_u1/cnter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                 79.731    

Slack (MET) :             79.737ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.969ns (55.168%)  route 1.600ns (44.832%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 88.139 - 83.330 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.558     5.102    clk_div_u5/CLK
    SLICE_X55Y29         FDCE                                         r  clk_div_u5/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  clk_div_u5/cnter_reg[2]/Q
                         net (fo=2, routed)           0.741     6.299    clk_div_u5/cnter_reg_n_0_[2]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.956 r  clk_div_u5/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clk_div_u5/cnter0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  clk_div_u5/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.073    clk_div_u5/cnter0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  clk_div_u5/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.190    clk_div_u5/cnter0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.505 r  clk_div_u5/cnter0_carry__2/O[3]
                         net (fo=1, routed)           0.859     8.364    clk_div_u5/cnter0_carry__2_n_4
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.307     8.671 r  clk_div_u5/cnter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.671    clk_div_u5/cnter[16]
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    88.139    clk_div_u5/CLK
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[16]/C
                         clock pessimism              0.273    88.412    
                         clock uncertainty           -0.035    88.377    
    SLICE_X55Y32         FDCE (Setup_fdce_C_D)        0.031    88.408    clk_div_u5/cnter_reg[16]
  -------------------------------------------------------------------
                         required time                         88.408    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 79.737    

Slack (MET) :             79.738ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.964ns (27.038%)  route 2.601ns (72.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.174    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y33         FDCE                                         r  clk_div_u1/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.419     5.593 r  clk_div_u1/cnter_reg[8]/Q
                         net (fo=2, routed)           0.950     6.543    clk_div_u1/cnter_reg_n_0_[8]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.297     6.840 r  clk_div_u1/cnter[13]_i_3/O
                         net (fo=1, routed)           0.799     7.640    clk_div_u1/cnter[13]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.852     8.615    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.124     8.739 r  clk_div_u1/cnter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.739    clk_div_u1/cnter[11]
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    88.209    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[11]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X63Y35         FDCE (Setup_fdce_C_D)        0.031    88.478    clk_div_u1/cnter_reg[11]
  -------------------------------------------------------------------
                         required time                         88.478    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 79.738    

Slack (MET) :             79.754ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.992ns (27.606%)  route 2.601ns (72.394%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.630     5.174    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y33         FDCE                                         r  clk_div_u1/cnter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.419     5.593 r  clk_div_u1/cnter_reg[8]/Q
                         net (fo=2, routed)           0.950     6.543    clk_div_u1/cnter_reg_n_0_[8]
    SLICE_X63Y34         LUT4 (Prop_lut4_I3_O)        0.297     6.840 r  clk_div_u1/cnter[13]_i_3/O
                         net (fo=1, routed)           0.799     7.640    clk_div_u1/cnter[13]_i_3_n_0
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  clk_div_u1/cnter[13]_i_2/O
                         net (fo=14, routed)          0.852     8.615    clk_div_u1/cnter[13]_i_2_n_0
    SLICE_X63Y35         LUT2 (Prop_lut2_I0_O)        0.152     8.767 r  clk_div_u1/cnter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.767    clk_div_u1/cnter[12]
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    88.209    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[12]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X63Y35         FDCE (Setup_fdce_C_D)        0.075    88.522    clk_div_u1/cnter_reg[12]
  -------------------------------------------------------------------
                         required time                         88.522    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 79.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.496    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.097     1.734    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X59Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  clk_div_u4/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    clk_div_u4/cnter[0]
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X59Y39         FDCE (Hold_fdce_C_D)         0.092     1.601    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.496    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.098     1.735    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.780    clk_div_u4/cnter[9]
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X59Y39         FDCE (Hold_fdce_C_D)         0.091     1.600    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.465    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.660    clk_div_u3/cnter[1]
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.099     1.759 r  clk_div_u3/cnter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.759    clk_div_u3/cnter[0]_i_1__3_n_0
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.977    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.092     1.557    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.940%)  route 0.147ns (44.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.497    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.147     1.784    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X58Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk_div_u4/cnter[7]
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X58Y39         FDCE (Hold_fdce_C_D)         0.092     1.604    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.592     1.496    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.183     1.820    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X59Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  clk_div_u4/cnter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.865    clk_div_u4/cnter[8]
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[8]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X59Y39         FDCE (Hold_fdce_C_D)         0.092     1.601    clk_div_u4/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_u5/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.465    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  clk_div_u5/cnter_reg[0]/Q
                         net (fo=3, routed)           0.187     1.816    clk_div_u5/cnter_reg_n_0_[0]
    SLICE_X56Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  clk_div_u5/cnter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.861    clk_div_u5/cnter[0]
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.977    clk_div_u5/CLK
    SLICE_X56Y31         FDCE                                         r  clk_div_u5/cnter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X56Y31         FDCE (Hold_fdce_C_D)         0.120     1.585    clk_div_u5/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.174%)  route 0.185ns (49.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.497    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.185     1.822    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clk_div_u4/cnter[4]
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.863     2.012    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.515     1.497    
    SLICE_X58Y40         FDCE (Hold_fdce_C_D)         0.092     1.589    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.465    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.160     1.753    clk_div_u3/cnter[1]
    SLICE_X57Y31         LUT2 (Prop_lut2_I0_O)        0.102     1.855 r  clk_div_u3/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_div_u3/cnter[1]_i_1_n_0
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.977    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.107     1.572    clk_div_u3/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.242%)  route 0.225ns (54.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.593     1.497    clk_div_u4/CLK
    SLICE_X58Y40         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.225     1.863    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.908 r  clk_div_u4/cnter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    clk_div_u4/cnter[6]
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/cnter_reg[6]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X58Y39         FDCE (Hold_fdce_C_D)         0.107     1.619    clk_div_u4/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.836%)  route 0.195ns (51.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.465    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.195     1.801    clk_div_u3/CLK_ADC
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  clk_div_u3/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.846    clk_div_u3/clkout_r_i_1_n_0
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.828     1.977    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/clkout_r_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X57Y31         FDCE (Hold_fdce_C_D)         0.091     1.556    clk_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y33   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y33   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y35   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y35   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y35   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y35   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y33   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y33   clk_div_u1/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X63Y33   clk_div_u1/cnter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y33   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y33   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y33   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y33   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X63Y35   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y33   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y33   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y33   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y33   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X63Y35   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio43
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 4.762ns (48.234%)  route 5.111ns (51.766%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         LDCE                         0.000     0.000 r  Segment_data_reg[7]_LDC/G
    SLICE_X64Y34         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Segment_data_reg[7]_LDC/Q
                         net (fo=3, routed)           0.826     1.451    segment_u0/Segment_data_reg[7]_C_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.575 r  segment_u0/Segment_data[7]_C_i_1/O
                         net (fo=3, routed)           0.939     2.514    segment_u0/Segment_data_reg[7]_P[3]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.278     3.916    segment_u0/cur_num_r__23[3]
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.152     4.068 r  segment_u0/pio43_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.068     6.136    pio43_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737     9.873 r  pio43_OBUF_inst/O
                         net (fo=0)                   0.000     9.873    pio43
    W6                                                                r  pio43 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.951ns (50.752%)  route 4.804ns (49.248%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  Segment_data_reg[0]_LDC/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Segment_data_reg[0]_LDC/Q
                         net (fo=1, routed)           0.734     1.563    drv_uart_u0/Segment_data_reg[0]_C_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.687 r  drv_uart_u0/Segment_data[0]_C_i_1/O
                         net (fo=5, routed)           0.804     2.491    segment_u0/Segment_data[0]
    SLICE_X61Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.969     3.584    segment_u0/cur_num_r__23[0]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.152     3.736 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.297     6.033    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722     9.755 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000     9.755    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.507ns (47.802%)  route 4.922ns (52.198%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         LDCE                         0.000     0.000 r  Segment_data_reg[7]_LDC/G
    SLICE_X64Y34         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Segment_data_reg[7]_LDC/Q
                         net (fo=3, routed)           0.826     1.451    segment_u0/Segment_data_reg[7]_C_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.575 r  segment_u0/Segment_data[7]_C_i_1/O
                         net (fo=3, routed)           0.939     2.514    segment_u0/Segment_data_reg[7]_P[3]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.278     3.916    segment_u0/cur_num_r__23[3]
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     4.040 r  segment_u0/pio40_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.879     5.919    pio40_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510     9.429 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     9.429    pio40
    W4                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 4.740ns (50.444%)  route 4.656ns (49.556%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         LDCE                         0.000     0.000 r  Segment_data_reg[7]_LDC/G
    SLICE_X64Y34         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Segment_data_reg[7]_LDC/Q
                         net (fo=3, routed)           0.826     1.451    segment_u0/Segment_data_reg[7]_C_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.575 r  segment_u0/Segment_data[7]_C_i_1/O
                         net (fo=3, routed)           0.939     2.514    segment_u0/Segment_data_reg[7]_P[3]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.801     3.440    segment_u0/cur_num_r__23[3]
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.153     3.593 r  segment_u0/pio46_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.090     5.682    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.714     9.396 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     9.396    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.363ns (46.991%)  route 4.922ns (53.009%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE                         0.000     0.000 r  Segment_data_reg[6]_C/C
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Segment_data_reg[6]_C/Q
                         net (fo=3, routed)           1.134     1.590    segment_u0/Segment_data_reg[6]_C_1
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     1.714 r  segment_u0/Segment_data[6]_C_i_1/O
                         net (fo=3, routed)           0.731     2.445    segment_u0/Segment_data_reg[7]_P[2]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.569 r  segment_u0/pio37_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.968     3.537    segment_u0/cur_num_r__23[2]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.661 r  segment_u0/pio47_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.089     5.750    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.285 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     9.285    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio37
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.724ns (51.979%)  route 4.364ns (48.021%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  Segment_data_reg[0]_LDC/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Segment_data_reg[0]_LDC/Q
                         net (fo=1, routed)           0.734     1.563    drv_uart_u0/Segment_data_reg[0]_C_0
    SLICE_X60Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.687 r  drv_uart_u0/Segment_data[0]_C_i_1/O
                         net (fo=5, routed)           0.804     2.491    segment_u0/Segment_data[0]
    SLICE_X61Y34         LUT6 (Prop_lut6_I4_O)        0.124     2.615 r  segment_u0/pio37_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.969     3.584    segment_u0/cur_num_r__23[0]
    SLICE_X61Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.708 r  segment_u0/pio37_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.857     5.565    pio37_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.088 r  pio37_OBUF_inst/O
                         net (fo=0)                   0.000     9.088    pio37
    V4                                                                r  pio37 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 4.501ns (50.607%)  route 4.393ns (49.393%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         LDCE                         0.000     0.000 r  Segment_data_reg[7]_LDC/G
    SLICE_X64Y34         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Segment_data_reg[7]_LDC/Q
                         net (fo=3, routed)           0.826     1.451    segment_u0/Segment_data_reg[7]_C_0
    SLICE_X65Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.575 r  segment_u0/Segment_data[7]_C_i_1/O
                         net (fo=3, routed)           0.939     2.514    segment_u0/Segment_data_reg[7]_P[3]
    SLICE_X61Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  segment_u0/pio37_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.801     3.440    segment_u0/cur_num_r__23[3]
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.564 r  segment_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826     5.390    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.894 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000     8.894    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[6]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 1.609ns (18.533%)  route 7.073ns (81.467%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.244     7.700    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.153     7.853 f  drv_mcp3202_u0/Segment_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.829     8.683    drv_mcp3202_u0_n_7
    SLICE_X58Y34         FDCE                                         f  Segment_data_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 1.580ns (18.336%)  route 7.038ns (81.664%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.281     7.737    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.124     7.861 f  drv_mcp3202_u0/Segment_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.757     8.618    drv_mcp3202_u0_n_13
    SLICE_X60Y29         LDCE                                         f  Segment_data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 1.608ns (18.709%)  route 6.988ns (81.291%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.271     7.727    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.152     7.879 f  drv_mcp3202_u0/Segment_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.717     8.596    drv_mcp3202_u0_n_12
    SLICE_X62Y31         FDCE                                         f  Segment_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDPE                         0.000     0.000 r  Segment_data_reg[0]_P/C
    SLICE_X61Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[0]_P/Q
                         net (fo=1, routed)           0.087     0.228    drv_uart_u0/Segment_data_reg[0]_C
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  drv_uart_u0/Segment_data[0]_C_i_1/O
                         net (fo=5, routed)           0.000     0.273    Segment_data[0]
    SLICE_X60Y30         FDCE                                         r  Segment_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[10]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[10]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDPE                         0.000     0.000 r  Segment_data_reg[10]_P/C
    SLICE_X61Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[10]_P/Q
                         net (fo=1, routed)           0.087     0.228    drv_uart_u0/Segment_data_reg[10]_C
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  drv_uart_u0/Segment_data[10]_C_i_1/O
                         net (fo=5, routed)           0.000     0.273    Segment_data[10]
    SLICE_X60Y34         FDCE                                         r  Segment_data_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segment_data_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE                         0.000     0.000 r  Segment_data_reg[8]_C/C
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Segment_data_reg[8]_C/Q
                         net (fo=1, routed)           0.087     0.228    drv_uart_u0/Segment_data_reg[8]_C_1
    SLICE_X64Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           0.000     0.273    Segment_data[8]
    SLICE_X64Y32         FDPE                                         r  Segment_data_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_data_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE                         0.000     0.000 r  uart_data_reg[0]_C/C
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uart_data_reg[0]_C/Q
                         net (fo=1, routed)           0.086     0.232    drv_uart_u0/uart_data_reg[0]_C_1
    SLICE_X63Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  drv_uart_u0/uart_data[0]_C_i_1/O
                         net (fo=4, routed)           0.000     0.277    uart_data[0]
    SLICE_X63Y36         FDPE                                         r  uart_data_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE                         0.000     0.000 r  Segment_data_reg[1]_P/C
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[1]_P/Q
                         net (fo=1, routed)           0.097     0.238    drv_uart_u0/Segment_data_reg[1]_C
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  drv_uart_u0/Segment_data[1]_C_i_1/O
                         net (fo=5, routed)           0.000     0.283    Segment_data[1]
    SLICE_X62Y31         FDCE                                         r  Segment_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         LDCE                         0.000     0.000 r  uart_data_reg[1]_LDC/G
    SLICE_X59Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.097     0.255    drv_uart_u0/uart_data_reg[1]_C_0
    SLICE_X58Y38         LUT3 (Prop_lut3_I1_O)        0.045     0.300 r  drv_uart_u0/uart_data[1]_C_i_1/O
                         net (fo=4, routed)           0.000     0.300    uart_data[1]
    SLICE_X58Y38         FDPE                                         r  uart_data_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/cnter_writ_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/port_dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.191ns (63.370%)  route 0.110ns (36.630%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE                         0.000     0.000 r  drv_mcp3202_u0/cnter_writ_reg[0]/C
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.146     0.146 f  drv_mcp3202_u0/cnter_writ_reg[0]/Q
                         net (fo=5, routed)           0.110     0.256    drv_mcp3202_u0/cnter_writ_reg_n_0_[0]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.301 r  drv_mcp3202_u0/port_dout_i_2/O
                         net (fo=1, routed)           0.000     0.301    drv_mcp3202_u0/port_dout_i_2_n_0
    SLICE_X56Y32         FDPE                                         r  drv_mcp3202_u0/port_dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.223ns (73.090%)  route 0.082ns (26.910%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         LDCE                         0.000     0.000 r  uart_data_reg[2]_LDC/G
    SLICE_X54Y35         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_data_reg[2]_LDC/Q
                         net (fo=1, routed)           0.082     0.260    drv_uart_u0/uart_data_reg[2]_C_0
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.305 r  drv_uart_u0/uart_data[2]_C_i_1/O
                         net (fo=4, routed)           0.000     0.305    uart_data[2]
    SLICE_X55Y35         FDPE                                         r  uart_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/Data_Receive_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/Data_Receive_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE                         0.000     0.000 r  drv_mcp3202_u0/Data_Receive_reg[4]/C
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_mcp3202_u0/Data_Receive_reg[4]/Q
                         net (fo=3, routed)           0.123     0.264    drv_mcp3202_u0/Data_Receive_reg_n_0_[4]
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  drv_mcp3202_u0/Data_Receive[4]_i_1/O
                         net (fo=1, routed)           0.000     0.309    drv_mcp3202_u0/Data_Receive[4]_i_1_n_0
    SLICE_X59Y33         FDCE                                         r  drv_mcp3202_u0/Data_Receive_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/cnter_read_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/cnter_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDPE                         0.000     0.000 r  drv_mcp3202_u0/cnter_read_reg[0]/C
    SLICE_X58Y30         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  drv_mcp3202_u0/cnter_read_reg[0]/Q
                         net (fo=9, routed)           0.132     0.273    drv_mcp3202_u0/cnter_read_reg_n_0_[0]
    SLICE_X59Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  drv_mcp3202_u0/cnter_read[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    drv_mcp3202_u0/cnter_read[2]_i_1_n_0
    SLICE_X59Y30         FDPE                                         r  drv_mcp3202_u0/cnter_read_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.104ns (48.015%)  route 4.443ns (51.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.560     5.104    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          1.035     6.595    clk_div_u3/CLK_ADC
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.719 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.409    10.127    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.651 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.651    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.411ns (46.669%)  route 1.612ns (53.331%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.465    clk_div_u3/CLK
    SLICE_X57Y31         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.413     2.018    clk_div_u3/CLK_ADC
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.063 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.200     3.263    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.488 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.488    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 1.456ns (18.277%)  route 6.511ns (81.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.511     7.968    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y29         FDCE                                         f  clk_div_u5/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.806    clk_div_u5/CLK
    SLICE_X55Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 1.456ns (18.277%)  route 6.511ns (81.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.511     7.968    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y29         FDCE                                         f  clk_div_u5/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.806    clk_div_u5/CLK
    SLICE_X55Y29         FDCE                                         r  clk_div_u5/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.968ns  (logic 1.456ns (18.277%)  route 6.511ns (81.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.511     7.968    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y29         FDCE                                         f  clk_div_u5/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.441     4.806    clk_div_u5/CLK
    SLICE_X55Y29         FDCE                                         r  clk_div_u5/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/clkout_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.456ns (18.606%)  route 6.370ns (81.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.370     7.827    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y31         FDCE                                         f  clk_div_u5/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.807    clk_div_u5/CLK
    SLICE_X55Y31         FDCE                                         r  clk_div_u5/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.456ns (18.606%)  route 6.370ns (81.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.370     7.827    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y31         FDCE                                         f  clk_div_u5/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.807    clk_div_u5/CLK
    SLICE_X55Y31         FDCE                                         r  clk_div_u5/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.456ns (18.606%)  route 6.370ns (81.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.370     7.827    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y31         FDCE                                         f  clk_div_u5/cnter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.807    clk_div_u5/CLK
    SLICE_X55Y31         FDCE                                         r  clk_div_u5/cnter_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 1.456ns (18.606%)  route 6.370ns (81.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.370     7.827    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y31         FDCE                                         f  clk_div_u5/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.442     4.807    clk_div_u5/CLK
    SLICE_X55Y31         FDCE                                         r  clk_div_u5/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.822ns  (logic 1.456ns (18.618%)  route 6.365ns (81.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.365     7.822    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y32         FDCE                                         f  clk_div_u5/cnter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.809    clk_div_u5/CLK
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.822ns  (logic 1.456ns (18.618%)  route 6.365ns (81.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.365     7.822    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y32         FDCE                                         f  clk_div_u5/cnter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.809    clk_div_u5/CLK
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.822ns  (logic 1.456ns (18.618%)  route 6.365ns (81.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.365     7.822    clk_div_u5/btn_IBUF[0]
    SLICE_X55Y32         FDCE                                         f  clk_div_u5/cnter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444     4.809    clk_div_u5/CLK
    SLICE_X55Y32         FDCE                                         r  clk_div_u5/cnter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.224ns (8.482%)  route 2.420ns (91.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.420     2.644    clk_div_u1/btn_IBUF[0]
    SLICE_X63Y35         FDCE                                         f  clk_div_u1/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X63Y35         FDCE                                         r  clk_div_u1/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.224ns (8.131%)  route 2.534ns (91.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.534     2.758    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y39         FDCE                                         f  clk_div_u4/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.224ns (8.131%)  route 2.534ns (91.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.534     2.758    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y39         FDCE                                         f  clk_div_u4/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.758ns  (logic 0.224ns (8.131%)  route 2.534ns (91.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.534     2.758    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y39         FDCE                                         f  clk_div_u4/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X59Y39         FDCE                                         r  clk_div_u4/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.763ns  (logic 0.224ns (8.118%)  route 2.538ns (91.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.538     2.763    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y39         FDCE                                         f  clk_div_u4/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.862     2.011    clk_div_u4/CLK
    SLICE_X58Y39         FDCE                                         r  clk_div_u4/clkout_r_reg/C





