#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 14 14:59:41 2025
# Process ID: 1652986
# Current directory: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1
# Command line: vivado -log D_and_gate_and_gate_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source D_and_gate_and_gate_0_2.tcl
# Log file: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/D_and_gate_and_gate_0_2.vds
# Journal file: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/vivado.jou
# Running On: cadmicro-inf-el8-623207, OS: Linux, CPU Frequency: 3776.444 MHz, CPU Physical cores: 6, Host memory: 33457 MB
#-----------------------------------------------------------
source D_and_gate_and_gate_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gme/guilherme.manske/logic-gates-hls/vivado/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: D_and_gate_and_gate_0_2
Command: synth_design -top D_and_gate_and_gate_0_2 -part xczu7ev-ffvf1517-3-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1653017
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.094 ; gain = 290.777 ; free physical = 2279 ; free virtual = 54618
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'D_and_gate_and_gate_0_2' [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/synth/D_and_gate_and_gate_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ipshared/d54a/hdl/verilog/and_gate.v:9]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (0#1) [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ipshared/d54a/hdl/verilog/and_gate.v:9]
INFO: [Synth 8-6155] done synthesizing module 'D_and_gate_and_gate_0_2' (0#1) [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/synth/D_and_gate_and_gate_0_2.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2988.062 ; gain = 364.746 ; free physical = 2194 ; free virtual = 54533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2994.000 ; gain = 370.684 ; free physical = 2192 ; free virtual = 54530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2994.000 ; gain = 370.684 ; free physical = 2192 ; free virtual = 54530
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.000 ; gain = 0.000 ; free physical = 2192 ; free virtual = 54530
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/constraints/and_gate_ooc.xdc'.
Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.938 ; gain = 0.000 ; free physical = 2173 ; free virtual = 54520
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.973 ; gain = 0.000 ; free physical = 2173 ; free virtual = 54519
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.973 ; gain = 443.656 ; free physical = 2172 ; free virtual = 54519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.973 ; gain = 443.656 ; free physical = 2172 ; free virtual = 54519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.973 ; gain = 443.656 ; free physical = 2172 ; free virtual = 54519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.973 ; gain = 443.656 ; free physical = 2171 ; free virtual = 54518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3066.973 ; gain = 443.656 ; free physical = 2171 ; free virtual = 54519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.367 ; gain = 934.051 ; free physical = 1634 ; free virtual = 54065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3557.367 ; gain = 934.051 ; free physical = 1634 ; free virtual = 54065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3567.383 ; gain = 944.066 ; free physical = 1625 ; free virtual = 54056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.258 ; gain = 884.969 ; free physical = 1611 ; free virtual = 54044
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.266 ; gain = 957.941 ; free physical = 1611 ; free virtual = 54044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3588.195 ; gain = 0.000 ; free physical = 1894 ; free virtual = 54327
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3621.852 ; gain = 0.000 ; free physical = 1864 ; free virtual = 54297
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7dec5dd9
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3621.887 ; gain = 2051.469 ; free physical = 1864 ; free virtual = 54297
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2656.914; main = 2653.694; forked = 386.858
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4856.766; main = 3621.855; forked = 1626.488
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/D_and_gate_and_gate_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP D_and_gate_and_gate_0_2, cache-ID = 5a9649f155244f32
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/D_and_gate_and_gate_0_2_synth_1/D_and_gate_and_gate_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file D_and_gate_and_gate_0_2_utilization_synth.rpt -pb D_and_gate_and_gate_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 15:00:05 2025...
