#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 28 19:58:08 2025
# Process ID: 1083861
# Current directory: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1
# Command line: vivado -log multiplier_16_bit_lut_mult_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiplier_16_bit_lut_mult_gen_0_0.tcl
# Log file: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/multiplier_16_bit_lut_mult_gen_0_0.vds
# Journal file: /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/vivado.jou
# Running On: aq-21me000tge, OS: Linux, CPU Frequency: 2357.268 MHz, CPU Physical cores: 16, Host memory: 62822 MB
#-----------------------------------------------------------
source multiplier_16_bit_lut_mult_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: multiplier_16_bit_lut_mult_gen_0_0
Command: synth_design -top multiplier_16_bit_lut_mult_gen_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1083906
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/aq/installations/xilinx_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.258 ; gain = 378.629 ; free physical = 15595 ; free virtual = 34681
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3700.617; parent = 2726.262; children = 974.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multiplier_16_bit_lut_mult_gen_0_0' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/synth/multiplier_16_bit_lut_mult_gen_0_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/synth/multiplier_16_bit_lut_mult_gen_0_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/synth/multiplier_16_bit_lut_mult_gen_0_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/synth/multiplier_16_bit_lut_mult_gen_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'multiplier_16_bit_lut_mult_gen_0_0' (0#1) [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/synth/multiplier_16_bit_lut_mult_gen_0_0.vhd:68]
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2813.227 ; gain = 465.598 ; free physical = 15493 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3787.586; parent = 2813.230; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.070 ; gain = 480.441 ; free physical = 15493 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3802.430; parent = 2828.074; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.070 ; gain = 480.441 ; free physical = 15493 ; free virtual = 34580
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3802.430; parent = 2828.074; children = 974.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.008 ; gain = 0.000 ; free physical = 15497 ; free virtual = 34584
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.gen/sources_1/bd/multiplier_16_bit_lut/ip/multiplier_16_bit_lut_mult_gen_0_0/multiplier_16_bit_lut_mult_gen_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.820 ; gain = 0.000 ; free physical = 15431 ; free virtual = 34518
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  MULT_AND => LUT2: 136 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2980.820 ; gain = 0.000 ; free physical = 15431 ; free virtual = 34518
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/aq/installations/xilinx_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 15373 ; free virtual = 34460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 15373 ; free virtual = 34460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 15369 ; free virtual = 34457
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 15373 ; free virtual = 34461
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 15386 ; free virtual = 34478
Synthesis current peak Physical Memory [PSS] (MB): peak = 2032.484; parent = 1863.935; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14574 ; free virtual = 33666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.580; parent = 1929.128; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14572 ; free virtual = 33666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14567 ; free virtual = 33662
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14450 ; free virtual = 33553
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14449 ; free virtual = 33552
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14447 ; free virtual = 33550
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14444 ; free virtual = 33547
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14440 ; free virtual = 33543
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14440 ; free virtual = 33543
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    37|
|2     |LUT1     |     7|
|3     |LUT2     |   143|
|4     |LUT3     |    16|
|5     |LUT4     |   120|
|6     |MULT_AND |   136|
|7     |MUXCY    |   136|
|8     |XORCY    |   144|
|9     |FDRE     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14440 ; free virtual = 33543
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.912; parent = 1929.460; children = 168.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3923.164; parent = 2948.809; children = 974.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.820 ; gain = 480.441 ; free physical = 14457 ; free virtual = 33560
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2980.820 ; gain = 633.191 ; free physical = 14449 ; free virtual = 33552
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.820 ; gain = 0.000 ; free physical = 14449 ; free virtual = 33552
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.820 ; gain = 0.000 ; free physical = 14503 ; free virtual = 33603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  MULT_AND => LUT2: 136 instances

Synth Design complete, checksum: c20bbd57
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2980.820 ; gain = 943.520 ; free physical = 14666 ; free virtual = 33766
INFO: [Common 17-1381] The checkpoint '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/multiplier_16_bit_lut_mult_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP multiplier_16_bit_lut_mult_gen_0_0, cache-ID = f0f124dc5ab7bf52
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/aq/git/courses/digital-design-toolbox/lab4/lab45/check_251228_193806/testing_project.runs/multiplier_16_bit_lut_mult_gen_0_0_synth_1/multiplier_16_bit_lut_mult_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiplier_16_bit_lut_mult_gen_0_0_utilization_synth.rpt -pb multiplier_16_bit_lut_mult_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 28 19:58:31 2025...
