/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  reg [27:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_3z & celloutsig_1_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[3] & celloutsig_0_6z[5]);
  assign celloutsig_0_25z = ~celloutsig_0_24z[0];
  assign celloutsig_1_4z = ~celloutsig_1_0z[5];
  assign celloutsig_0_9z = ~((celloutsig_0_6z[3] | celloutsig_0_7z[3]) & celloutsig_0_3z[0]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_7z[4]) & (in_data[56] | celloutsig_0_9z));
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[35];
  assign celloutsig_1_3z = ~(in_data[153] ^ celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_10z[7:3] > celloutsig_1_2z[5:1];
  assign celloutsig_0_5z = { celloutsig_0_0z[12:10], 5'h1f } > { celloutsig_0_0z[12], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_10z[22:13] > { in_data[80:75], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_7z[3:0], celloutsig_0_9z, celloutsig_0_8z } > { celloutsig_0_7z[4], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_1z = celloutsig_1_0z[5] & ~(in_data[149]);
  assign celloutsig_0_7z = { celloutsig_0_3z[0], 5'h1f } % { 1'h1, celloutsig_0_0z[11:7] };
  assign celloutsig_0_1z = in_data[60:50] != in_data[69:59];
  assign celloutsig_1_18z = celloutsig_1_17z[5:2] | celloutsig_1_6z[16:13];
  assign celloutsig_1_0z = in_data[161:150] | in_data[177:166];
  assign celloutsig_1_2z = celloutsig_1_0z[9:2] | { celloutsig_1_0z[5:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:1], celloutsig_0_2z } << in_data[13:9];
  assign celloutsig_1_6z = { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } << in_data[119:103];
  assign celloutsig_0_6z = { celloutsig_0_0z[11:7], celloutsig_0_5z, celloutsig_0_5z } >> { in_data[13], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_8z = in_data[128:119] >>> in_data[160:151];
  assign celloutsig_0_24z = { celloutsig_0_7z[2], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_12z } >>> { celloutsig_0_10z[21:6], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_1_10z = { celloutsig_1_6z[7:0], celloutsig_1_3z } ~^ { celloutsig_1_8z[7:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_8z[9:3] ~^ { celloutsig_1_6z[11:6], celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } ~^ celloutsig_0_7z[4:2];
  assign celloutsig_0_0z = in_data[37:25] ^ in_data[85:73];
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 28'h0000000;
    else if (celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_0z[9:1], celloutsig_0_5z, 5'h1f, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign { out_data[7], out_data[13:8], out_data[6] } = { celloutsig_0_25z, celloutsig_0_24z[17:12], celloutsig_0_13z } ~^ { celloutsig_0_0z[6], celloutsig_0_0z[12:7], celloutsig_0_0z[5] };
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, 7'h7f };
endmodule
