zff_chu.v,verilog,xil_defaultlib,../../../bd/design_2/ipshared/c58b/Assignment_9/VIVADO/project_1/project_1.srcs/sources_1/new/zff_chu.v,
design_2_zadoff_chu_0_2.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_zadoff_chu_0_2/sim/design_2_zadoff_chu_0_2.v,
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
