m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHub/Peripheral/MPSoC-UART/sim/verilog/tests/core/wb/msim
vperipheral_raminfr_wb
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1657176104
!i10b 1
!s100 oBimEBddTPCF<5UC03Be71
IDHZ`7LZlH9[WBhPZQYK^M3
VDg1SIo80bB@j0V0VzS_@n1
!s105 peripheral_raminfr_wb_sv_unit
S1
R0
w1657100484
8../../../../../../rtl/verilog/wb/core/peripheral_raminfr_wb.sv
F../../../../../../rtl/verilog/wb/core/peripheral_raminfr_wb.sv
L0 45
OP;L;10.5a;63
r1
!s85 0
31
!s108 1657176104.000000
!s107 ../../../../../../bench/verilog/tests/core/wb/main/peripheral_uart_testbench.sv|../../../../../../bench/verilog/tests/core/wb/main/peripheral_testbench_utils.sv|../../../../../../bench/verilog/tests/core/wb/main/peripheral_tap_generator.sv|../../../../../../bench/verilog/tests/core/wb/bus/peripheral_msi_bfm_transactor_wb.sv|../../../../../../bench/verilog/tests/core/wb/bus/peripheral_msi_bfm_slave_wb.sv|../../../../../../bench/verilog/tests/core/wb/bus/peripheral_msi_bfm_memory_wb.sv|../../../../../../bench/verilog/tests/core/wb/bus/peripheral_msi_bfm_master_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_transmitter_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_tfifo_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_sync_flops_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_rfifo_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_regs_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_receiver_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_peripheral_bridge_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_uart_wb.sv|../../../../../../rtl/verilog/wb/core/peripheral_raminfr_wb.sv|
!s90 -sv|-f|system.vc|
!i113 1
o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -sv +incdir+../../../../../../rtl/verilog/ahb3/pkg -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
