\hypertarget{union__hw__enet__rcr}{}\section{\+\_\+hw\+\_\+enet\+\_\+rcr Union Reference}
\label{union__hw__enet__rcr}\index{\+\_\+hw\+\_\+enet\+\_\+rcr@{\+\_\+hw\+\_\+enet\+\_\+rcr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+R\+CR -\/ Receive Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+rcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__rcr_a9c96e6a6a224358d93c72aa0000f9494}{}\label{union__hw__enet__rcr_a9c96e6a6a224358d93c72aa0000f9494}

\item 
struct \hyperlink{struct__hw__enet__rcr_1_1__hw__enet__rcr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+rcr\+::\+\_\+hw\+\_\+enet\+\_\+rcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__rcr_a4ca92d555668bd4ca7534f27f2739e72}{}\label{union__hw__enet__rcr_a4ca92d555668bd4ca7534f27f2739e72}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+R\+CR -\/ Receive Control Register (RW) 

Reset value\+: 0x05\+E\+E0001U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
