set a(0-1) {NAME asn(acc#6(1))#1 TYPE ASSIGN PAR 0-0 XREFS 30055 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-6 {}}} SUCCS {{258 0 0-6 {}}} CYCLES {}}
set a(0-2) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-0 XREFS 30056 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-6 {}}} SUCCS {{258 0 0-6 {}}} CYCLES {}}
set a(0-3) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-0 XREFS 30057 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-6 {}}} SUCCS {{258 0 0-6 {}}} CYCLES {}}
set a(0-4) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-0 XREFS 30058 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-6 {}}} SUCCS {{258 0 0-6 {}}} CYCLES {}}
set a(0-5) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-0 XREFS 30059 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-6 {}}} SUCCS {{259 0 0-6 {}}} CYCLES {}}
set a(0-7) {NAME if#6:if:asn(if#6:land#1.lpi#1.dfm) TYPE ASSIGN PAR 0-6 XREFS 30060 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.5205681489715925} PREDS {} SUCCS {{258 0 0-157 {}} {258 0 0-161 {}}} CYCLES {}}
set a(0-8) {NAME else#12:aif#1:aif:aif:asn(else#12:aif#1:land.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30061 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 5 0.9999999250000037} PREDS {} SUCCS {{258 0 0-496 {}}} CYCLES {}}
set a(0-9) {NAME else#12:aif:aif:asn(else#12:land#1.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30062 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 5 0.3275465836226708} PREDS {} SUCCS {{258 0 0-477 {}}} CYCLES {}}
set a(0-10) {NAME aif#35:aif:aif:asn(aif#35:land.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30063 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 4 0.502907299854635} PREDS {} SUCCS {{258 0 0-461 {}}} CYCLES {}}
set a(0-11) {NAME aif#33:aif:asn(land#9.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30064 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 4 0.0996945700152715} PREDS {} SUCCS {{258 0 0-448 {}}} CYCLES {}}
set a(0-12) {NAME aif#31:aif:asn(land#7.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30065 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 4 0.4337255033137249} PREDS {} SUCCS {{258 0 0-432 {}}} CYCLES {}}
set a(0-13) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-6 XREFS 30066 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 4 0.4513863524306824} PREDS {} SUCCS {{258 0 0-396 {}}} CYCLES {}}
set a(0-14) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-6 XREFS 30067 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.8616363319181835} PREDS {} SUCCS {{258 0 0-390 {}}} CYCLES {}}
set a(0-15) {NAME acc:asn(acc#6(1).sva#4) TYPE ASSIGN PAR 0-6 XREFS 30068 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.7924545353772733} PREDS {} SUCCS {{258 0 0-356 {}}} CYCLES {}}
set a(0-16) {NAME else#2:aif#2:aif#1:asn(else#2:land.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30069 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.6471206676439666} PREDS {} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-17) {NAME else#2:aif#1:aif#1:asn(else#2:land#1.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30070 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.4561698521915074} PREDS {} SUCCS {{258 0 0-346 {}}} CYCLES {}}
set a(0-18) {NAME else#12:aif#1:aif:aif:asn(else#12:aif#1:land#1.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30071 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 5 0.9999999250000037} PREDS {} SUCCS {{258 0 0-275 {}}} CYCLES {}}
set a(0-19) {NAME else#12:aif:aif:asn(else#12:land#3.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30072 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 5 0.3275465836226708} PREDS {} SUCCS {{258 0 0-256 {}}} CYCLES {}}
set a(0-20) {NAME aif#35:aif:aif:asn(aif#35:land#1.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30073 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 1 0.9999999250000037} PREDS {} SUCCS {{258 0 0-240 {}}} CYCLES {}}
set a(0-21) {NAME aif#33:aif:asn(land#16.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30074 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 1 0.5967871951606403} PREDS {} SUCCS {{258 0 0-227 {}}} CYCLES {}}
set a(0-22) {NAME aif#31:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30075 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.8616363319181835} PREDS {} SUCCS {{258 0 0-209 {}}} CYCLES {}}
set a(0-23) {NAME blue_xy:asn(blue_xy(1).sva#1) TYPE ASSIGN PAR 0-6 XREFS 30076 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.7924545353772733} PREDS {} SUCCS {{258 0 0-162 {}}} CYCLES {}}
set a(0-24) {NAME blue_xy:asn(blue_xy(0).sva#1) TYPE ASSIGN PAR 0-6 XREFS 30077 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.5205681489715925} PREDS {} SUCCS {{258 0 0-158 {}}} CYCLES {}}
set a(0-25) {NAME acc:asn(acc#6(1).sva#2) TYPE ASSIGN PAR 0-6 XREFS 30078 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.4513863524306824} PREDS {} SUCCS {{258 0 0-106 {}}} CYCLES {}}
set a(0-26) {NAME else#2:aif#2:aif#1:asn(else#2:land#3.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30079 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 3 0.3060524846973758} PREDS {} SUCCS {{258 0 0-103 {}}} CYCLES {}}
set a(0-27) {NAME else#2:aif#1:aif#1:asn(else#2:land#4.sva#1) TYPE ASSIGN PAR 0-6 XREFS 30080 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 1 0.9999999250000037} PREDS {} SUCCS {{258 0 0-96 {}}} CYCLES {}}
set a(0-28) {NAME asn#178 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30081 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-29 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-29) {NAME main-1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-6 XREFS 30082 LOC {1 0.0 1 0.0 1 0.0 2 0.4186644540667773} PREDS {{259 0 0-28 {}}} SUCCS {{259 0 0-30 {}}} CYCLES {}}
set a(0-30) {NAME if:conc TYPE CONCATENATE PAR 0-6 XREFS 30083 LOC {1 0.0 1 0.0 1 0.0 2 0.4186644540667773} PREDS {{259 0 0-29 {}}} SUCCS {{258 0 0-41 {}}} CYCLES {}}
set a(0-31) {NAME asn#179 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30084 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-32 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-32) {NAME main-1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-6 XREFS 30085 LOC {1 0.0 1 0.0 1 0.0 2 0.27333058633347074} PREDS {{259 0 0-31 {}}} SUCCS {{259 0 0-33 {}}} CYCLES {}}
set a(0-33) {NAME if:conc#3 TYPE CONCATENATE PAR 0-6 XREFS 30086 LOC {1 0.0 1 0.0 1 0.0 2 0.27333058633347074} PREDS {{259 0 0-32 {}}} SUCCS {{258 0 0-39 {}}} CYCLES {}}
set a(0-34) {NAME asn#180 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30087 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-35 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-35) {NAME main-1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6 XREFS 30088 LOC {1 0.0 1 0.0 1 0.0 2 0.27333058633347074} PREDS {{259 0 0-34 {}}} SUCCS {{258 0 0-38 {}}} CYCLES {}}
set a(0-36) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30089 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-37 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-37) {NAME main-1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6 XREFS 30090 LOC {1 0.0 1 0.0 1 0.0 2 0.27333058633347074} PREDS {{259 0 0-36 {}}} SUCCS {{259 0 0-38 {}}} CYCLES {}}
set a(0-38) {NAME if:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30091 LOC {1 0.0 1 0.0 1 0.0 2 0.27333058633347074} PREDS {{258 0 0-35 {}} {259 0 0-37 {}}} SUCCS {{259 0 0-39 {}}} CYCLES {}}
set a(0-39) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30092 LOC {1 0.0 1 0.0 1 0.0 1 0.14533374622412087 2 0.4186643325575916} PREDS {{258 0 0-33 {}} {259 0 0-38 {}}} SUCCS {{259 0 0-40 {}}} CYCLES {}}
set a(0-40) {NAME if:slc TYPE READSLICE PAR 0-6 XREFS 30093 LOC {1 0.14533386773330662 1 0.14533386773330662 1 0.14533386773330662 2 0.4186644540667773} PREDS {{259 0 0-39 {}}} SUCCS {{259 0 0-41 {}}} CYCLES {}}
set a(0-41) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30094 LOC {1 0.14533386773330662 1 0.14533386773330662 1 0.14533386773330662 1 0.29066761395742746 2 0.5639982002908982} PREDS {{258 0 0-30 {}} {259 0 0-40 {}}} SUCCS {{258 0 0-56 {}}} CYCLES {}}
set a(0-42) {NAME asn#182 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30095 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-43 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-43) {NAME main-1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6 XREFS 30096 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-42 {}}} SUCCS {{259 0 0-44 {}}} CYCLES {}}
set a(0-44) {NAME main-1:if:not#1 TYPE NOT PAR 0-6 XREFS 30097 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-43 {}}} SUCCS {{259 0 0-45 {}}} CYCLES {}}
set a(0-45) {NAME main-1:if:conc TYPE CONCATENATE PAR 0-6 XREFS 30098 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-44 {}}} SUCCS {{259 0 0-46 {}}} CYCLES {}}
set a(0-46) {NAME if:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30099 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-45 {}}} SUCCS {{258 0 0-54 {}}} CYCLES {}}
set a(0-47) {NAME asn#183 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30100 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-48 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-48) {NAME main-1:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6 XREFS 30101 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-47 {}}} SUCCS {{259 0 0-49 {}}} CYCLES {}}
set a(0-49) {NAME main-1:if:not#2 TYPE NOT PAR 0-6 XREFS 30102 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-48 {}}} SUCCS {{259 0 0-50 {}}} CYCLES {}}
set a(0-50) {NAME main-1:if:conc#1 TYPE CONCATENATE PAR 0-6 XREFS 30103 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-49 {}}} SUCCS {{258 0 0-53 {}}} CYCLES {}}
set a(0-51) {NAME asn#184 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30104 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {} SUCCS {{259 0 0-52 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-52) {NAME main-1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-6 XREFS 30105 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{259 0 0-51 {}}} SUCCS {{259 0 0-53 {}}} CYCLES {}}
set a(0-53) {NAME if:conc#6 TYPE CONCATENATE PAR 0-6 XREFS 30106 LOC {1 0.0 1 0.0 1 0.0 2 0.38819908059004604} PREDS {{258 0 0-50 {}} {259 0 0-52 {}}} SUCCS {{259 0 0-54 {}}} CYCLES {}}
set a(0-54) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 0 NAME if:acc#2 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30107 LOC {1 0.0 1 0.0 1 0.0 1 0.1757991197008522 2 0.5639982002908983} PREDS {{258 0 0-46 {}} {259 0 0-53 {}}} SUCCS {{259 0 0-55 {}}} CYCLES {}}
set a(0-55) {NAME if:slc#1 TYPE READSLICE PAR 0-6 XREFS 30108 LOC {1 0.17579924121003795 1 0.17579924121003795 1 0.17579924121003795 2 0.5639983218000839} PREDS {{259 0 0-54 {}}} SUCCS {{259 0 0-56 {}}} CYCLES {}}
set a(0-56) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-1:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30109 LOC {1 0.29066773546661323 1 0.29066773546661323 1 0.29066773546661323 1 0.4360014816907341 2 0.7093320680242048} PREDS {{258 0 0-41 {}} {259 0 0-55 {}}} SUCCS {{259 0 0-57 {}} {258 0 0-61 {}} {258 0 0-62 {}} {258 0 0-66 {}}} CYCLES {}}
set a(0-57) {NAME main-1:if:slc(acc.imod)#3 TYPE READSLICE PAR 0-6 XREFS 30110 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{259 0 0-56 {}}} SUCCS {{259 0 0-58 {}}} CYCLES {}}
set a(0-58) {NAME main-1:if:not#3 TYPE NOT PAR 0-6 XREFS 30111 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{259 0 0-57 {}}} SUCCS {{259 0 0-59 {}}} CYCLES {}}
set a(0-59) {NAME main-1:if:conc#2 TYPE CONCATENATE PAR 0-6 XREFS 30112 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{259 0 0-58 {}}} SUCCS {{259 0 0-60 {}}} CYCLES {}}
set a(0-60) {NAME if:conc#8 TYPE CONCATENATE PAR 0-6 XREFS 30113 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{259 0 0-59 {}}} SUCCS {{258 0 0-64 {}}} CYCLES {}}
set a(0-61) {NAME main-1:if:slc(acc.imod)#1 TYPE READSLICE PAR 0-6 XREFS 30114 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{258 0 0-56 {}}} SUCCS {{258 0 0-63 {}}} CYCLES {}}
set a(0-62) {NAME main-1:if:slc(acc.imod) TYPE READSLICE PAR 0-6 XREFS 30115 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{258 0 0-56 {}}} SUCCS {{259 0 0-63 {}}} CYCLES {}}
set a(0-63) {NAME if:conc#9 TYPE CONCATENATE PAR 0-6 XREFS 30116 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.7093321895333905} PREDS {{258 0 0-61 {}} {259 0 0-62 {}}} SUCCS {{259 0 0-64 {}}} CYCLES {}}
set a(0-64) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30117 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 1 0.5813353494240407 2 0.8546659357575114} PREDS {{258 0 0-60 {}} {259 0 0-63 {}}} SUCCS {{259 0 0-65 {}}} CYCLES {}}
set a(0-65) {NAME if:slc#2 TYPE READSLICE PAR 0-6 XREFS 30118 LOC {1 0.5813354709332265 1 0.5813354709332265 1 0.5813354709332265 2 0.8546660572666972} PREDS {{259 0 0-64 {}}} SUCCS {{258 0 0-68 {}}} CYCLES {}}
set a(0-66) {NAME main-1:if:slc(acc.imod)#2 TYPE READSLICE PAR 0-6 XREFS 30119 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.8546660572666972} PREDS {{258 0 0-56 {}}} SUCCS {{259 0 0-67 {}}} CYCLES {}}
set a(0-67) {NAME if:conc#7 TYPE CONCATENATE PAR 0-6 XREFS 30120 LOC {1 0.4360016031999199 1 0.4360016031999199 1 0.4360016031999199 2 0.8546660572666972} PREDS {{259 0 0-66 {}}} SUCCS {{259 0 0-68 {}}} CYCLES {}}
set a(0-68) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-1:if:acc#1 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30121 LOC {1 0.5813354709332265 1 0.5813354709332265 1 0.5813354709332265 1 0.7266692171573473 2 0.9999998034908181} PREDS {{258 0 0-65 {}} {259 0 0-67 {}}} SUCCS {{259 0 0-69 {}} {258 0 0-72 {}}} CYCLES {}}
set a(0-69) {NAME main-1:slc(exs.imod) TYPE READSLICE PAR 0-6 XREFS 30122 LOC {1 0.726669338666533 1 0.726669338666533 1 0.726669338666533 3 0.11149829442508528} PREDS {{259 0 0-68 {}}} SUCCS {{259 0 0-70 {}}} CYCLES {}}
set a(0-70) {NAME main-1:if:not TYPE NOT PAR 0-6 XREFS 30123 LOC {1 0.726669338666533 1 0.726669338666533 1 0.726669338666533 3 0.11149829442508528} PREDS {{259 0 0-69 {}}} SUCCS {{259 0 0-71 {}}} CYCLES {}}
set a(0-71) {NAME if:xor TYPE XOR PAR 0-6 XREFS 30124 LOC {1 0.726669338666533 1 0.726669338666533 1 0.726669338666533 3 0.11149829442508528} PREDS {{259 0 0-70 {}}} SUCCS {{259 0 0-72 {}}} CYCLES {}}
set a(0-72) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-1:if:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30125 LOC {1 0.726669338666533 1 0.726669338666533 1 0.726669338666533 1 0.8720030848906539 3 0.2568320406492062} PREDS {{258 0 0-68 {}} {259 0 0-71 {}}} SUCCS {{258 0 0-74 {}} {258 0 0-75 {}} {258 0 0-76 {}} {258 0 0-77 {}}} CYCLES {}}
set a(0-73) {NAME asn#185 TYPE ASSIGN PAR 0-6 XREFS 30126 LOC {2 0.21451566427421678 2 0.21451566427421678 2 0.21451566427421678 3 0.2568321621583919} PREDS {{262 0 0-500 {}}} SUCCS {{258 0 0-80 {}} {256 0 0-500 {}}} CYCLES {}}
set a(0-74) {NAME slc(main-1:if:acc.svs) TYPE READSLICE PAR 0-6 XREFS 30127 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{258 0 0-72 {}}} SUCCS {{258 0 0-78 {}}} CYCLES {}}
set a(0-75) {NAME slc(main-1:if:acc.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30128 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{258 0 0-72 {}}} SUCCS {{258 0 0-78 {}}} CYCLES {}}
set a(0-76) {NAME slc(main-1:if:acc.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30129 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{258 0 0-72 {}}} SUCCS {{258 0 0-78 {}}} CYCLES {}}
set a(0-77) {NAME slc(main-1:if:acc.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30130 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{258 0 0-72 {}}} SUCCS {{259 0 0-78 {}}} CYCLES {}}
set a(0-78) {NAME or TYPE OR PAR 0-6 XREFS 30131 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{258 0 0-76 {}} {258 0 0-75 {}} {258 0 0-74 {}} {259 0 0-77 {}}} SUCCS {{259 0 0-79 {}}} CYCLES {}}
set a(0-79) {NAME exs TYPE SIGNEXTEND PAR 0-6 XREFS 30132 LOC {1 0.8720032063998397 1 0.8720032063998397 1 0.8720032063998397 3 0.2568321621583919} PREDS {{259 0 0-78 {}}} SUCCS {{259 0 0-80 {}}} CYCLES {}}
set a(0-80) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 0 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6 XREFS 30133 LOC {2 0.21451566427421678 2 0.21451566427421678 2 0.21451566427421678 2 0.263735855604769 3 0.30605235348894405} PREDS {{258 0 0-73 {}} {259 0 0-79 {}}} SUCCS {{258 0 0-105 {}} {258 0 0-106 {}}} CYCLES {}}
set a(0-81) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30134 LOC {1 0.0 1 0.0 1 0.0 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-82 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-82) {NAME main-1:slc(vin) TYPE READSLICE PAR 0-6 XREFS 30135 LOC {1 0.0 1 0.0 1 0.0 1 0.53689879815506} PREDS {{259 0 0-81 {}}} SUCCS {{259 0 0-83 {}}} CYCLES {}}
set a(0-83) {NAME main-1:else#2:aif:not#1 TYPE NOT PAR 0-6 XREFS 30136 LOC {1 0.0 1 0.0 1 0.0 1 0.53689879815506} PREDS {{259 0 0-82 {}}} SUCCS {{259 0 0-84 {}}} CYCLES {}}
set a(0-84) {NAME main-1:else#2:aif:conc TYPE CONCATENATE PAR 0-6 XREFS 30137 LOC {1 0.0 1 0.0 1 0.0 1 0.53689879815506} PREDS {{259 0 0-83 {}}} SUCCS {{259 0 0-85 {}}} CYCLES {}}
set a(0-85) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 0 NAME main-1:else#2:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-6 XREFS 30138 LOC {1 0.0 1 0.0 1 0.0 1 0.23155043401753828 1 0.7684492321725983} PREDS {{259 0 0-84 {}}} SUCCS {{259 0 0-86 {}}} CYCLES {}}
set a(0-86) {NAME main-1:else#2:aif:slc TYPE READSLICE PAR 0-6 XREFS 30139 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{259 0 0-85 {}}} SUCCS {{259 0 0-87 {}} {258 0 0-95 {}}} CYCLES {}}
set a(0-87) {NAME main-1:else#2:asel#1 TYPE SELECT PAR 0-6 XREFS 30140 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{259 0 0-86 {}}} SUCCS {{146 0 0-88 {}} {146 0 0-89 {}} {146 0 0-90 {}} {146 0 0-91 {}} {146 0 0-92 {}} {146 0 0-93 {}} {146 0 0-94 {}}} CYCLES {}}
set a(0-88) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30141 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{146 0 0-87 {}}} SUCCS {{259 0 0-89 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-89) {NAME main-1:slc(vin)#1 TYPE READSLICE PAR 0-6 XREFS 30142 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{146 0 0-87 {}} {259 0 0-88 {}}} SUCCS {{259 0 0-90 {}}} CYCLES {}}
set a(0-90) {NAME main-1:else#2:aif#1:aif:not#1 TYPE NOT PAR 0-6 XREFS 30143 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{146 0 0-87 {}} {259 0 0-89 {}}} SUCCS {{259 0 0-91 {}}} CYCLES {}}
set a(0-91) {NAME main-1:else#2:aif#1:aif:conc TYPE CONCATENATE PAR 0-6 XREFS 30144 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.768449361577532} PREDS {{146 0 0-87 {}} {259 0 0-90 {}}} SUCCS {{259 0 0-92 {}}} CYCLES {}}
set a(0-92) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 0 NAME main-1:else#2:aif#1:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-6 XREFS 30145 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.4631009974400101 1 0.9999997955950702} PREDS {{146 0 0-87 {}} {259 0 0-91 {}}} SUCCS {{259 0 0-93 {}}} CYCLES {}}
set a(0-93) {NAME main-1:else#2:aif#1:aif:slc TYPE READSLICE PAR 0-6 XREFS 30146 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.9999999250000037} PREDS {{146 0 0-87 {}} {259 0 0-92 {}}} SUCCS {{259 0 0-94 {}}} CYCLES {}}
set a(0-94) {NAME main-1:else#2:if:not#1 TYPE NOT PAR 0-6 XREFS 30147 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.9999999250000037} PREDS {{146 0 0-87 {}} {259 0 0-93 {}}} SUCCS {{258 0 0-96 {}}} CYCLES {}}
set a(0-95) {NAME else#2:if:not TYPE NOT PAR 0-6 XREFS 30148 LOC {1 0.23155056342247185 1 0.23155056342247185 1 0.23155056342247185 1 0.9999999250000037} PREDS {{258 0 0-86 {}}} SUCCS {{259 0 0-96 {}}} CYCLES {}}
set a(0-96) {NAME else#2:if:and TYPE AND PAR 0-6 XREFS 30149 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.9999999250000037} PREDS {{258 0 0-94 {}} {258 0 0-27 {}} {259 0 0-95 {}}} SUCCS {{259 0 0-97 {}} {258 0 0-103 {}}} CYCLES {}}
set a(0-97) {NAME main-1:else#2:asel#2 TYPE SELECT PAR 0-6 XREFS 30150 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.9999999250000037} PREDS {{259 0 0-96 {}}} SUCCS {{146 0 0-98 {}} {146 0 0-99 {}} {146 0 0-100 {}} {146 0 0-101 {}} {146 0 0-102 {}}} CYCLES {}}
set a(0-98) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30151 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.9999999250000037} PREDS {{146 0 0-97 {}}} SUCCS {{259 0 0-99 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-99) {NAME main-1:slc(vin)#2 TYPE READSLICE PAR 0-6 XREFS 30152 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 3 0.11510166924491654} PREDS {{146 0 0-97 {}} {259 0 0-98 {}}} SUCCS {{259 0 0-100 {}}} CYCLES {}}
set a(0-100) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 0 NAME main-1:else#2:if:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6 XREFS 30153 LOC {1 0.4631011268449437 1 0.4631011268449437 1 0.4631011268449437 1 0.6540517645380561 3 0.30605230693802904} PREDS {{146 0 0-97 {}} {259 0 0-99 {}}} SUCCS {{259 0 0-101 {}}} CYCLES {}}
set a(0-101) {NAME main-1:else#2:aif#2:slc TYPE READSLICE PAR 0-6 XREFS 30154 LOC {1 0.6540519422974029 1 0.6540519422974029 1 0.6540519422974029 3 0.3060524846973758} PREDS {{146 0 0-97 {}} {259 0 0-100 {}}} SUCCS {{259 0 0-102 {}}} CYCLES {}}
set a(0-102) {NAME main-1:else#2:if:not#2 TYPE NOT PAR 0-6 XREFS 30155 LOC {1 0.6540519422974029 1 0.6540519422974029 1 0.6540519422974029 3 0.3060524846973758} PREDS {{146 0 0-97 {}} {259 0 0-101 {}}} SUCCS {{259 0 0-103 {}}} CYCLES {}}
set a(0-103) {NAME else#2:if:and#1 TYPE AND PAR 0-6 XREFS 30156 LOC {1 0.6540519422974029 1 0.6540519422974029 1 0.6540519422974029 3 0.3060524846973758} PREDS {{258 0 0-96 {}} {258 0 0-26 {}} {259 0 0-102 {}}} SUCCS {{259 0 0-104 {}} {258 0 0-106 {}}} CYCLES {}}
set a(0-104) {NAME main-1:else#2:sel TYPE SELECT PAR 0-6 XREFS 30157 LOC {1 0.6540519422974029 1 0.6540519422974029 1 0.6540519422974029 3 0.3060524846973758} PREDS {{259 0 0-103 {}}} SUCCS {{146 0 0-105 {}}} CYCLES {}}
set a(0-105) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-1:else#2:if:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30158 LOC {2 0.26373598681320065 2 0.26373598681320065 2 0.26373598681320065 2 0.4090697330373215 3 0.45138623092149666} PREDS {{146 0 0-104 {}} {258 0 0-80 {}}} SUCCS {{259 0 0-106 {}}} CYCLES {}}
set a(0-106) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 999999 NAME else#2:mux TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30159 LOC {2 0.40906985454650724 2 0.40906985454650724 2 0.40906985454650724 2 0.47825153858742303 3 0.5205680364715982} PREDS {{258 0 0-103 {}} {258 0 0-80 {}} {258 0 0-25 {}} {259 0 0-105 {}}} SUCCS {{259 0 0-107 {}} {258 0 0-156 {}} {258 0 0-160 {}} {258 0 0-330 {}}} CYCLES {}}
set a(0-107) {NAME acc:slc(acc#6(1)) TYPE READSLICE PAR 0-6 XREFS 30160 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{259 0 0-106 {}}} SUCCS {{259 0 0-108 {}}} CYCLES {}}
set a(0-108) {NAME main-1:sel#6 TYPE SELECT PAR 0-6 XREFS 30161 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{259 0 0-107 {}}} SUCCS {{146 0 0-109 {}} {146 0 0-110 {}} {146 0 0-111 {}} {146 0 0-112 {}} {146 0 0-113 {}} {146 0 0-114 {}} {146 0 0-115 {}} {146 0 0-116 {}} {146 0 0-117 {}} {146 0 0-118 {}} {146 0 0-119 {}} {146 0 0-120 {}} {146 0 0-121 {}} {146 0 0-122 {}} {146 0 0-123 {}} {146 0 0-124 {}} {146 0 0-125 {}} {146 0 0-126 {}} {146 0 0-127 {}} {146 0 0-128 {}} {146 0 0-129 {}} {146 0 0-130 {}} {146 0 0-131 {}} {146 0 0-132 {}} {146 0 0-133 {}} {146 0 0-134 {}} {146 0 0-135 {}} {146 0 0-136 {}} {146 0 0-137 {}} {146 0 0-138 {}} {146 0 0-139 {}} {146 0 0-140 {}} {146 0 0-141 {}} {146 0 0-142 {}} {146 0 0-143 {}} {146 0 0-144 {}} {146 0 0-145 {}} {146 0 0-146 {}} {146 0 0-147 {}} {146 0 0-148 {}} {146 0 0-149 {}} {130 0 0-150 {}}} CYCLES {}}
set a(0-109) {NAME blue_xy:asn TYPE ASSIGN PAR 0-6 XREFS 30162 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-110 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-110) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-6 XREFS 30163 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-109 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-111) {NAME blue_xy:asn#1 TYPE ASSIGN PAR 0-6 XREFS 30164 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-112 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-112) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-6 XREFS 30165 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-111 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-113) {NAME blue_xy:asn#2 TYPE ASSIGN PAR 0-6 XREFS 30166 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-114 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-114) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-6 XREFS 30167 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-113 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-115) {NAME blue_xy:asn#3 TYPE ASSIGN PAR 0-6 XREFS 30168 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-116 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-116) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-6 XREFS 30169 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-115 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-117) {NAME blue_xy:asn#4 TYPE ASSIGN PAR 0-6 XREFS 30170 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-118 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-118) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-6 XREFS 30171 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-117 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-119) {NAME blue_xy:asn#5 TYPE ASSIGN PAR 0-6 XREFS 30172 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-120 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-120) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-6 XREFS 30173 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-119 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-121) {NAME blue_xy:asn#6 TYPE ASSIGN PAR 0-6 XREFS 30174 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-122 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-122) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-6 XREFS 30175 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-121 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-123) {NAME blue_xy:asn#7 TYPE ASSIGN PAR 0-6 XREFS 30176 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-124 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-124) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-6 XREFS 30177 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-123 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-125) {NAME blue_xy:asn#8 TYPE ASSIGN PAR 0-6 XREFS 30178 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-126 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-126) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-6 XREFS 30179 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-125 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-127) {NAME blue_xy:asn#9 TYPE ASSIGN PAR 0-6 XREFS 30180 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-502 {}}} SUCCS {{259 0 0-128 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-128) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-6 XREFS 30181 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-127 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-129) {NAME if#6:if:asn TYPE ASSIGN PAR 0-6 XREFS 30182 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-130 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-130) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs) TYPE READSLICE PAR 0-6 XREFS 30183 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-129 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-131) {NAME if#6:if:asn#1 TYPE ASSIGN PAR 0-6 XREFS 30184 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-132 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-132) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30185 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-131 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-133) {NAME if#6:if:asn#2 TYPE ASSIGN PAR 0-6 XREFS 30186 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-134 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-134) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30187 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-133 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-135) {NAME if#6:if:asn#3 TYPE ASSIGN PAR 0-6 XREFS 30188 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-136 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-136) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30189 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-135 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-137) {NAME if#6:if:asn#4 TYPE ASSIGN PAR 0-6 XREFS 30190 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-138 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-138) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-6 XREFS 30191 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-137 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-139) {NAME if#6:if:asn#5 TYPE ASSIGN PAR 0-6 XREFS 30192 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-140 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-140) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-6 XREFS 30193 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-139 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-141) {NAME if#6:if:asn#6 TYPE ASSIGN PAR 0-6 XREFS 30194 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-142 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-142) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-6 XREFS 30195 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-141 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-143) {NAME if#6:if:asn#7 TYPE ASSIGN PAR 0-6 XREFS 30196 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-144 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-144) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-6 XREFS 30197 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-143 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-145) {NAME if#6:if:asn#8 TYPE ASSIGN PAR 0-6 XREFS 30198 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-146 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-146) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-6 XREFS 30199 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-145 {}}} SUCCS {{258 0 0-149 {}}} CYCLES {}}
set a(0-147) {NAME if#6:if:asn#9 TYPE ASSIGN PAR 0-6 XREFS 30200 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {262 0 0-501 {}}} SUCCS {{259 0 0-148 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-148) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-6 XREFS 30201 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {259 0 0-147 {}}} SUCCS {{259 0 0-149 {}}} CYCLES {}}
set a(0-149) {NAME if#6:if:nor#1 TYPE NOR PAR 0-6 XREFS 30202 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-108 {}} {258 0 0-146 {}} {258 0 0-144 {}} {258 0 0-142 {}} {258 0 0-140 {}} {258 0 0-138 {}} {258 0 0-136 {}} {258 0 0-134 {}} {258 0 0-132 {}} {258 0 0-130 {}} {258 0 0-128 {}} {258 0 0-126 {}} {258 0 0-124 {}} {258 0 0-122 {}} {258 0 0-120 {}} {258 0 0-118 {}} {258 0 0-116 {}} {258 0 0-114 {}} {258 0 0-112 {}} {258 0 0-110 {}} {259 0 0-148 {}}} SUCCS {{259 0 0-150 {}} {258 0 0-157 {}} {258 0 0-161 {}}} CYCLES {}}
set a(0-150) {NAME main-1:if#6:sel TYPE SELECT PAR 0-6 XREFS 30203 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{130 0 0-108 {}} {259 0 0-149 {}}} SUCCS {{658 0 0-151 {}} {146 0 0-152 {}} {658 0 0-153 {}} {146 0 0-154 {}}} CYCLES {}}
set a(0-151) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30204 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {{658 0 0-150 {}}} SUCCS {{259 0 0-152 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-152) {NAME main-1:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6 XREFS 30205 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{146 0 0-150 {}} {259 0 0-151 {}}} SUCCS {{258 0 0-158 {}}} CYCLES {}}
set a(0-153) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30206 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {{658 0 0-150 {}}} SUCCS {{259 0 0-154 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-154) {NAME main-1:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6 XREFS 30207 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.7924545353772733} PREDS {{146 0 0-150 {}} {259 0 0-153 {}}} SUCCS {{258 0 0-162 {}}} CYCLES {}}
set a(0-155) {NAME asn#191 TYPE ASSIGN PAR 0-6 XREFS 30208 LOC {2 0.283697460815127 2 0.283697460815127 2 0.283697460815127 3 0.5205681489715925} PREDS {{262 0 0-501 {}}} SUCCS {{258 0 0-158 {}} {256 0 0-501 {}}} CYCLES {}}
set a(0-156) {NAME acc:slc(acc#6(1))#4 TYPE READSLICE PAR 0-6 XREFS 30209 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{258 0 0-106 {}}} SUCCS {{259 0 0-157 {}}} CYCLES {}}
set a(0-157) {NAME and#6 TYPE AND PAR 0-6 XREFS 30210 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.5205681489715925} PREDS {{258 0 0-149 {}} {258 0 0-7 {}} {259 0 0-156 {}}} SUCCS {{259 0 0-158 {}}} CYCLES {}}
set a(0-158) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30211 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 2 0.5474333351283333 3 0.5897498330125084} PREDS {{258 0 0-155 {}} {258 0 0-152 {}} {258 0 0-24 {}} {259 0 0-157 {}}} SUCCS {{258 0 0-163 {}} {258 0 0-164 {}} {258 0 0-165 {}} {258 0 0-166 {}} {258 0 0-167 {}} {258 0 0-168 {}} {258 0 0-169 {}} {258 0 0-170 {}} {258 0 0-171 {}} {258 0 0-172 {}} {258 0 0-195 {}} {258 0 0-197 {}} {258 0 0-212 {}} {258 0 0-369 {}} {258 0 0-370 {}} {258 0 0-371 {}} {258 0 0-372 {}} {258 0 0-373 {}} {258 0 0-374 {}} {258 0 0-375 {}} {258 0 0-376 {}} {258 0 0-377 {}} {258 0 0-378 {}} {258 0 0-390 {}}} CYCLES {}}
set a(0-159) {NAME asn#192 TYPE ASSIGN PAR 0-6 XREFS 30212 LOC {2 0.283697460815127 2 0.283697460815127 2 0.283697460815127 3 0.7924545353772733} PREDS {{262 0 0-502 {}}} SUCCS {{258 0 0-162 {}} {256 0 0-502 {}}} CYCLES {}}
set a(0-160) {NAME acc:slc(acc#6(1))#2 TYPE READSLICE PAR 0-6 XREFS 30213 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.7924545353772733} PREDS {{258 0 0-106 {}}} SUCCS {{259 0 0-161 {}}} CYCLES {}}
set a(0-161) {NAME and#7 TYPE AND PAR 0-6 XREFS 30214 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 3 0.7924545353772733} PREDS {{258 0 0-149 {}} {258 0 0-7 {}} {259 0 0-160 {}}} SUCCS {{259 0 0-162 {}}} CYCLES {}}
set a(0-162) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30215 LOC {2 0.47825165108741746 2 0.47825165108741746 2 0.47825165108741746 2 0.5474333351283333 3 0.8616362194181891} PREDS {{258 0 0-159 {}} {258 0 0-154 {}} {258 0 0-23 {}} {259 0 0-161 {}}} SUCCS {{258 0 0-215 {}} {258 0 0-359 {}} {258 0 0-360 {}} {258 0 0-361 {}} {258 0 0-362 {}} {258 0 0-363 {}} {258 0 0-364 {}} {258 0 0-365 {}} {258 0 0-366 {}} {258 0 0-367 {}} {258 0 0-368 {}} {258 0 0-396 {}}} CYCLES {}}
set a(0-163) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-6 XREFS 30216 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-164) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-6 XREFS 30217 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-165) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-6 XREFS 30218 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-166) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-6 XREFS 30219 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-167) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-6 XREFS 30220 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-168) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-6 XREFS 30221 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-169) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-6 XREFS 30222 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-170) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-6 XREFS 30223 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-171) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-6 XREFS 30224 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-173 {}}} CYCLES {}}
set a(0-172) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-6 XREFS 30225 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-158 {}}} SUCCS {{259 0 0-173 {}}} CYCLES {}}
set a(0-173) {NAME if#10:nor#1 TYPE NOR PAR 0-6 XREFS 30226 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.5897499455125028} PREDS {{258 0 0-171 {}} {258 0 0-170 {}} {258 0 0-169 {}} {258 0 0-168 {}} {258 0 0-167 {}} {258 0 0-166 {}} {258 0 0-165 {}} {258 0 0-164 {}} {258 0 0-163 {}} {259 0 0-172 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-174) {NAME if#10:asn TYPE ASSIGN PAR 0-6 XREFS 30227 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-175 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-175) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-6 XREFS 30228 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-174 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-176) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-6 XREFS 30229 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-177 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-177) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30230 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-176 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-178) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-6 XREFS 30231 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-179 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-179) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30232 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-178 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-180) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-6 XREFS 30233 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-181 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-181) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30234 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-180 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-182) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-6 XREFS 30235 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-183 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-183) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-6 XREFS 30236 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-182 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-184) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-6 XREFS 30237 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-185 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-185) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-6 XREFS 30238 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-184 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-186) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-6 XREFS 30239 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-187 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-187) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-6 XREFS 30240 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-186 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-188) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-6 XREFS 30241 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-189 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-189) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-6 XREFS 30242 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-188 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-190) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-6 XREFS 30243 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-191 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-191) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-6 XREFS 30244 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-190 {}}} SUCCS {{258 0 0-194 {}}} CYCLES {}}
set a(0-192) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-6 XREFS 30245 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {}}} SUCCS {{259 0 0-193 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-193) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-6 XREFS 30246 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{259 0 0-192 {}}} SUCCS {{259 0 0-194 {}}} CYCLES {}}
set a(0-194) {NAME if#10:nor TYPE NOR PAR 0-6 XREFS 30247 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{258 0 0-191 {}} {258 0 0-189 {}} {258 0 0-187 {}} {258 0 0-185 {}} {258 0 0-183 {}} {258 0 0-181 {}} {258 0 0-179 {}} {258 0 0-177 {}} {258 0 0-175 {}} {258 0 0-173 {}} {259 0 0-193 {}}} SUCCS {{258 0 0-197 {}} {258 0 0-211 {}} {258 0 0-214 {}}} CYCLES {}}
set a(0-195) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-6 XREFS 30248 LOC {2 0.5474334476283276 2 0.5474334476283276 2 0.5474334476283276 3 0.6589317420534129} PREDS {{258 0 0-158 {}}} SUCCS {{258 0 0-200 {}}} CYCLES {}}
set a(0-196) {NAME asn#193 TYPE ASSIGN PAR 0-6 XREFS 30249 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.5897499455125028} PREDS {{262 0 0-503 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-197 {0-6-0 0-6-1 0-6-2}} {256 0 0-503 {}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-197) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30250 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 2 0.9217993414100331 3 0.6589316295534187} PREDS {{258 0 0-194 {}} {258 0 0-158 {}} {259 0 0-196 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-198 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-198) {NAME main-1:deltax_blue:not TYPE NOT PAR 0-6 XREFS 30251 LOC {2 0.9217994539100274 2 0.9217994539100274 2 0.9217994539100274 3 0.6589317420534129} PREDS {{259 0 0-197 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-199 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-199) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-6 XREFS 30252 LOC {2 0.9217994539100274 2 0.9217994539100274 2 0.9217994539100274 3 0.6589317420534129} PREDS {{259 0 0-198 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-200 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-200) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltax_blue:acc TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30253 LOC {2 1.191040065447997 2 1.191040065447997 2 1.191040065447997 2 1.4602805469236784 3 1.4602805469236784} PREDS {{258 0 0-195 {}} {259 0 0-199 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-201 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-201) {NAME deltax_blue:slc TYPE READSLICE PAR 0-6 XREFS 30254 LOC {2 0.9217994539100274 2 0.9217994539100274 2 0.9217994539100274 3 0.6589317420534129} PREDS {{259 0 0-200 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-202 0-6-2} {258 0 0-206 {0-6-0 0-6-1}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-2 0-6-0 0-6-1}}
set a(0-202) {NAME main-1:if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-6 XREFS 30255 LOC {2 0.9217994539100274 2 0.9217994539100274 2 0.9217994539100274 3 0.6589317420534129} PREDS {{259 0 0-201 0-6-2}} SUCCS {{259 0 0-203 0-6-2}} CYCLES {0-6-2 0-6-2}}
set a(0-203) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 0 NAME main-1:if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-6 XREFS 30256 LOC {3 0.0 3 0.0 3 0.0 3 0.2027044520098075 3 0.8616361940632203} PREDS {{259 0 0-202 0-6-2}} SUCCS {{259 0 0-204 0-6-2}} CYCLES {0-6-2 0-6-2}}
set a(0-204) {NAME main-1:slc#4 TYPE READSLICE PAR 0-6 XREFS 30257 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{259 0 0-203 0-6-2}} SUCCS {{259 0 0-205 0-6-2} {258 0 0-209 {}}} CYCLES {0-6-2 0-6-2}}
set a(0-205) {NAME main-1:asel#31 TYPE SELECT PAR 0-6 XREFS 30258 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{259 0 0-204 0-6-2}} SUCCS {{146 0 0-206 0-6-2} {658 0 0-207 {}} {146 0 0-208 {}}} CYCLES {0-6-2 0-6-2}}
set a(0-206) {NAME main-1:deltax_blue:not#1 TYPE NOT PAR 0-6 XREFS 30259 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{146 0 0-205 0-6-2} {258 0 0-201 {0-6-0 0-6-1}}} SUCCS {{259 0 0-207 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-2 0-6-0 0-6-1 0-6-0 0-6-1 0-6-2}}
set a(0-207) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-1:aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30260 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.43055646220405963 3 1.0894882042574725} PREDS {{658 0 0-205 {}} {259 0 0-206 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-208 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-208) {NAME main-1:aif#31:slc TYPE READSLICE PAR 0-6 XREFS 30261 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{146 0 0-205 {}} {259 0 0-207 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-209 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-209) {NAME if#11:and TYPE AND PAR 0-6 XREFS 30262 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{258 0 0-204 {}} {258 0 0-22 {}} {259 0 0-208 {0-6-0 0-6-1 0-6-2}}} SUCCS {{258 0 0-211 {0-6-0 0-6-1 0-6-2}} {258 0 0-214 {}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-210) {NAME asn#194 TYPE ASSIGN PAR 0-6 XREFS 30263 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 3 0.8616363319181835} PREDS {{262 0 0-503 {}}} SUCCS {{258 0 0-212 {}} {256 0 0-503 {}}} CYCLES {}}
set a(0-211) {NAME or#6 TYPE OR PAR 0-6 XREFS 30264 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.8616363319181835} PREDS {{258 0 0-209 {0-6-0 0-6-1 0-6-2}} {258 0 0-194 {}}} SUCCS {{259 0 0-212 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-212) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30265 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.2718862739056863 3 0.9308180159590993} PREDS {{258 0 0-210 {}} {258 0 0-158 {}} {259 0 0-211 {0-6-0 0-6-1 0-6-2}}} SUCCS {{258 0 0-245 {}} {258 0 0-408 {}} {258 0 0-409 {}} {258 0 0-410 {}} {258 0 0-411 {}} {258 0 0-412 {}} {258 0 0-413 {}} {258 0 0-414 {}} {258 0 0-415 {}} {258 0 0-416 {}} {258 0 0-417 {}} {258 0 0-420 {0-6-0 0-6-1 0-6-2}} {258 0 0-434 {}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-213) {NAME asn#195 TYPE ASSIGN PAR 0-6 XREFS 30266 LOC {2 0.8526176573691172 2 0.8526176573691172 2 0.8526176573691172 5 0.18918299054085047} PREDS {{262 0 0-504 {}}} SUCCS {{258 0 0-215 {}} {256 0 0-504 {}}} CYCLES {}}
set a(0-214) {NAME or#7 TYPE OR PAR 0-6 XREFS 30267 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 5 0.18918299054085047} PREDS {{258 0 0-209 {}} {258 0 0-194 {}}} SUCCS {{259 0 0-215 {}}} CYCLES {}}
set a(0-215) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30268 LOC {3 0.2027045898647705 3 0.2027045898647705 3 0.2027045898647705 3 0.2718862739056863 5 0.25836467458176626} PREDS {{258 0 0-213 {}} {258 0 0-162 {}} {259 0 0-214 {}}} SUCCS {{258 0 0-261 {}} {258 0 0-436 {}}} CYCLES {}}
set a(0-216) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30269 LOC {1 0.0 1 0.0 1 0.0 1 0.19357446532127673} PREDS {} SUCCS {{259 0 0-217 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-217) {NAME main-1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6 XREFS 30270 LOC {1 0.0 1 0.0 1 0.0 1 0.19357446532127673} PREDS {{259 0 0-216 {}}} SUCCS {{259 0 0-218 {}}} CYCLES {}}
set a(0-218) {NAME main-1:deltax_square_red:not#1 TYPE NOT PAR 0-6 XREFS 30271 LOC {1 0.0 1 0.0 1 0.0 1 0.19357446532127673} PREDS {{259 0 0-217 {}}} SUCCS {{259 0 0-219 {}}} CYCLES {}}
set a(0-219) {NAME deltax_square_red:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30272 LOC {1 0.0 1 0.0 1 0.0 1 0.19357446532127673} PREDS {{259 0 0-218 {}}} SUCCS {{259 0 0-220 {}}} CYCLES {}}
set a(0-220) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-1:acc#5 TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30273 LOC {1 0.0 1 0.0 1 0.0 1 0.2278518723392891 1 0.4214263376605658} PREDS {{259 0 0-219 {}}} SUCCS {{259 0 0-221 {}}} CYCLES {}}
set a(0-221) {NAME main-1:slc#5 TYPE READSLICE PAR 0-6 XREFS 30274 LOC {1 0.22785201360739932 1 0.22785201360739932 1 0.22785201360739932 1 0.4214264789286761} PREDS {{259 0 0-220 {}}} SUCCS {{259 0 0-222 {}} {258 0 0-227 {}}} CYCLES {}}
set a(0-222) {NAME main-1:asel#33 TYPE SELECT PAR 0-6 XREFS 30275 LOC {1 0.22785201360739932 1 0.22785201360739932 1 0.22785201360739932 1 0.4214264789286761} PREDS {{259 0 0-221 {}}} SUCCS {{146 0 0-223 {}} {146 0 0-224 {}} {146 0 0-225 {}} {146 0 0-226 {}}} CYCLES {}}
set a(0-223) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30276 LOC {1 0.22785201360739932 1 0.22785201360739932 1 0.22785201360739932 1 0.4214264789286761} PREDS {{146 0 0-222 {}}} SUCCS {{259 0 0-224 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-224) {NAME main-1:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6 XREFS 30277 LOC {1 0.22785201360739932 1 0.22785201360739932 1 0.22785201360739932 1 0.4214264789286761} PREDS {{146 0 0-222 {}} {259 0 0-223 {}}} SUCCS {{259 0 0-225 {}}} CYCLES {}}
set a(0-225) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-1:if#12:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30278 LOC {1 0.22785201360739932 1 0.22785201360739932 1 0.22785201360739932 1 0.4032125831189511 1 0.5967870484402278} PREDS {{146 0 0-222 {}} {259 0 0-224 {}}} SUCCS {{259 0 0-226 {}}} CYCLES {}}
set a(0-226) {NAME main-1:aif#33:slc TYPE READSLICE PAR 0-6 XREFS 30279 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{146 0 0-222 {}} {259 0 0-225 {}}} SUCCS {{259 0 0-227 {}}} CYCLES {}}
set a(0-227) {NAME if#12:and TYPE AND PAR 0-6 XREFS 30280 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{258 0 0-221 {}} {258 0 0-21 {}} {259 0 0-226 {}}} SUCCS {{259 0 0-228 {}} {258 0 0-240 {}}} CYCLES {}}
set a(0-228) {NAME main-1:asel#35 TYPE SELECT PAR 0-6 XREFS 30281 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{259 0 0-227 {}}} SUCCS {{146 0 0-229 {}} {146 0 0-230 {}} {146 0 0-231 {}} {146 0 0-232 {}} {146 0 0-233 {}} {130 0 0-234 {}} {130 0 0-235 {}}} CYCLES {}}
set a(0-229) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30282 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{146 0 0-228 {}}} SUCCS {{259 0 0-230 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-230) {NAME main-1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6 XREFS 30283 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{146 0 0-228 {}} {259 0 0-229 {}}} SUCCS {{259 0 0-231 {}}} CYCLES {}}
set a(0-231) {NAME main-1:deltay_square_red:not#1 TYPE NOT PAR 0-6 XREFS 30284 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{146 0 0-228 {}} {259 0 0-230 {}}} SUCCS {{259 0 0-232 {}}} CYCLES {}}
set a(0-232) {NAME deltay_square_red:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30285 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.5967871951606403} PREDS {{146 0 0-228 {}} {259 0 0-231 {}}} SUCCS {{259 0 0-233 {}}} CYCLES {}}
set a(0-233) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-1:aif#35:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30286 LOC {1 0.40321272983936357 1 0.40321272983936357 1 0.40321272983936357 1 0.6310646021786527 1 0.8246390674999293} PREDS {{146 0 0-228 {}} {259 0 0-232 {}}} SUCCS {{259 0 0-234 {}}} CYCLES {}}
set a(0-234) {NAME main-1:aif#35:slc TYPE READSLICE PAR 0-6 XREFS 30287 LOC {1 0.6310647434467629 1 0.6310647434467629 1 0.6310647434467629 1 0.8246392087680395} PREDS {{130 0 0-228 {}} {259 0 0-233 {}}} SUCCS {{259 0 0-235 {}} {258 0 0-240 {}}} CYCLES {}}
set a(0-235) {NAME main-1:aif#35:asel TYPE SELECT PAR 0-6 XREFS 30288 LOC {1 0.6310647434467629 1 0.6310647434467629 1 0.6310647434467629 1 0.8246392087680395} PREDS {{130 0 0-228 {}} {259 0 0-234 {}}} SUCCS {{146 0 0-236 {}} {146 0 0-237 {}} {146 0 0-238 {}} {146 0 0-239 {}}} CYCLES {}}
set a(0-236) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30289 LOC {1 0.6310647434467629 1 0.6310647434467629 1 0.6310647434467629 1 0.8246392087680395} PREDS {{146 0 0-235 {}}} SUCCS {{259 0 0-237 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-237) {NAME main-1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6 XREFS 30290 LOC {1 0.6310647434467629 1 0.6310647434467629 1 0.6310647434467629 1 0.8246392087680395} PREDS {{146 0 0-235 {}} {259 0 0-236 {}}} SUCCS {{259 0 0-238 {}}} CYCLES {}}
set a(0-238) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-1:if#12:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30291 LOC {1 0.6310647434467629 1 0.6310647434467629 1 0.6310647434467629 1 0.8064253129583147 1 0.9999997782795913} PREDS {{146 0 0-235 {}} {259 0 0-237 {}}} SUCCS {{259 0 0-239 {}}} CYCLES {}}
set a(0-239) {NAME main-1:aif#35:aif:slc TYPE READSLICE PAR 0-6 XREFS 30292 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 1 0.9999999250000037} PREDS {{146 0 0-235 {}} {259 0 0-238 {}}} SUCCS {{259 0 0-240 {}}} CYCLES {}}
set a(0-240) {NAME if#12:and#2 TYPE AND PAR 0-6 XREFS 30293 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 1 0.9999999250000037} PREDS {{258 0 0-227 {}} {258 0 0-234 {}} {258 0 0-20 {}} {259 0 0-239 {}}} SUCCS {{259 0 0-241 {}} {258 0 0-273 {}} {258 0 0-274 {}}} CYCLES {}}
set a(0-241) {NAME main-1:sel#12 TYPE SELECT PAR 0-6 XREFS 30294 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 1 0.9999999250000037} PREDS {{259 0 0-240 {}}} SUCCS {{146 0 0-242 {}} {146 0 0-243 {}} {146 0 0-244 {}} {146 0 0-245 {}} {146 0 0-246 {}} {146 0 0-247 {}} {146 0 0-248 {}} {146 0 0-249 {}} {146 0 0-250 {}} {146 0 0-251 {}} {130 0 0-252 {}} {130 0 0-256 {}} {130 0 0-257 {}}} CYCLES {}}
set a(0-242) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30295 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 1 0.9999999250000037} PREDS {{146 0 0-241 {}}} SUCCS {{259 0 0-243 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-243) {NAME main-1:slc(vga_xy#1) TYPE READSLICE PAR 0-6 XREFS 30296 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-241 {}} {259 0 0-242 {}}} SUCCS {{259 0 0-244 {}}} CYCLES {}}
set a(0-244) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-6 XREFS 30297 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-241 {}} {259 0 0-243 {}}} SUCCS {{258 0 0-247 {}}} CYCLES {}}
set a(0-245) {NAME main-1:deltax_square_blue:not TYPE NOT PAR 0-6 XREFS 30298 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 4 0.502907299854635} PREDS {{146 0 0-241 {}} {258 0 0-212 {}}} SUCCS {{259 0 0-246 {}}} CYCLES {}}
set a(0-246) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-6 XREFS 30299 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 4 0.502907299854635} PREDS {{146 0 0-241 {}} {259 0 0-245 {}}} SUCCS {{259 0 0-247 {}}} CYCLES {}}
set a(0-247) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltax_square_blue:acc TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30300 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.5411268678813622 4 0.7721477813303166} PREDS {{146 0 0-241 {}} {258 0 0-244 {}} {259 0 0-246 {}}} SUCCS {{259 0 0-248 {}}} CYCLES {}}
set a(0-248) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-6 XREFS 30301 LOC {3 0.5411269979436502 3 0.5411269979436502 3 0.5411269979436502 4 0.7721479113926044} PREDS {{146 0 0-241 {}} {259 0 0-247 {}}} SUCCS {{259 0 0-249 {}} {258 0 0-253 {}}} CYCLES {}}
set a(0-249) {NAME main-1:deltax_square_blue:not#1 TYPE NOT PAR 0-6 XREFS 30302 LOC {3 0.5411269979436502 3 0.5411269979436502 3 0.5411269979436502 4 0.7721479113926044} PREDS {{146 0 0-241 {}} {259 0 0-248 {}}} SUCCS {{259 0 0-250 {}}} CYCLES {}}
set a(0-250) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-1:else#12:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30303 LOC {3 0.5411269979436502 3 0.5411269979436502 3 0.5411269979436502 3 0.7689788702829392 4 0.9999997837318935} PREDS {{146 0 0-241 {}} {259 0 0-249 {}}} SUCCS {{259 0 0-251 {}}} CYCLES {}}
set a(0-251) {NAME main-1:else#12:slc TYPE READSLICE PAR 0-6 XREFS 30304 LOC {3 0.7689790115510494 3 0.7689790115510494 3 0.7689790115510494 5 0.15218586739070664} PREDS {{146 0 0-241 {}} {259 0 0-250 {}}} SUCCS {{259 0 0-252 {}} {258 0 0-256 {}}} CYCLES {}}
set a(0-252) {NAME main-1:else#12:asel TYPE SELECT PAR 0-6 XREFS 30305 LOC {3 0.7689790115510494 3 0.7689790115510494 3 0.7689790115510494 5 0.15218586739070664} PREDS {{130 0 0-241 {}} {259 0 0-251 {}}} SUCCS {{146 0 0-253 {}} {146 0 0-254 {}} {146 0 0-255 {}}} CYCLES {}}
set a(0-253) {NAME main-1:else#12:if:slc(deltax_square_blue) TYPE READSLICE PAR 0-6 XREFS 30306 LOC {3 0.7689790115510494 3 0.7689790115510494 3 0.7689790115510494 5 0.15218586739070664} PREDS {{146 0 0-252 {}} {258 0 0-248 {}}} SUCCS {{259 0 0-254 {}}} CYCLES {}}
set a(0-254) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-1:else#12:if:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30307 LOC {3 0.7689790115510494 3 0.7689790115510494 3 0.7689790115510494 3 0.9443395810626012 5 0.3275464369022584} PREDS {{146 0 0-252 {}} {259 0 0-253 {}}} SUCCS {{259 0 0-255 {}}} CYCLES {}}
set a(0-255) {NAME main-1:else#12:aif:slc TYPE READSLICE PAR 0-6 XREFS 30308 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{146 0 0-252 {}} {259 0 0-254 {}}} SUCCS {{259 0 0-256 {}}} CYCLES {}}
set a(0-256) {NAME else#12:if:and TYPE AND PAR 0-6 XREFS 30309 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{130 0 0-241 {}} {258 0 0-251 {}} {258 0 0-19 {}} {259 0 0-255 {}}} SUCCS {{259 0 0-257 {}} {258 0 0-275 {}}} CYCLES {}}
set a(0-257) {NAME main-1:else#12:asel#1 TYPE SELECT PAR 0-6 XREFS 30310 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{130 0 0-241 {}} {259 0 0-256 {}}} SUCCS {{658 0 0-258 {}} {146 0 0-259 {}} {146 0 0-260 {}} {146 0 0-261 {}} {146 0 0-262 {}} {146 0 0-263 {}} {146 0 0-264 {}} {146 0 0-265 {}} {146 0 0-266 {}} {130 0 0-267 {}} {130 0 0-268 {}}} CYCLES {}}
set a(0-258) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30311 LOC {1 0.0 1 0.0 1 0.0 1 0.9999999250000037} PREDS {{658 0 0-257 {}}} SUCCS {{259 0 0-259 {}} {64 1 0-279 {}} {64 1 0-282 {}} {64 1 0-285 {}} {64 1 0-287 {}} {64 1 0-293 {}} {64 1 0-298 {}} {64 1 0-302 {}} {64 1 0-331 {}} {64 1 0-338 {}} {64 1 0-348 {}} {64 1 0-381 {}} {64 1 0-383 {}} {64 1 0-437 {}} {64 1 0-444 {}} {64 1 0-450 {}} {64 1 0-457 {}} {64 1 0-463 {}} {64 1 0-479 {}}} CYCLES {}}
set a(0-259) {NAME main-1:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6 XREFS 30312 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{146 0 0-257 {}} {259 0 0-258 {}}} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-6 XREFS 30313 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{146 0 0-257 {}} {259 0 0-259 {}}} SUCCS {{258 0 0-263 {}}} CYCLES {}}
set a(0-261) {NAME main-1:deltay_square_blue:not TYPE NOT PAR 0-6 XREFS 30314 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{146 0 0-257 {}} {258 0 0-215 {}}} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-6 XREFS 30315 LOC {3 0.9443397277830136 3 0.9443397277830136 3 0.9443397277830136 5 0.3275465836226708} PREDS {{146 0 0-257 {}} {259 0 0-261 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltay_square_blue:acc TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30316 LOC {4 0.0 4 0.0 4 0.0 4 0.2692404814756815 5 0.5967870650983523} PREDS {{146 0 0-257 {}} {258 0 0-260 {}} {259 0 0-262 {}}} SUCCS {{259 0 0-264 {}}} CYCLES {}}
set a(0-264) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-6 XREFS 30317 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 5 0.5967871951606403} PREDS {{146 0 0-257 {}} {259 0 0-263 {}}} SUCCS {{259 0 0-265 {}} {258 0 0-269 {}}} CYCLES {}}
set a(0-265) {NAME main-1:deltay_square_blue:not#1 TYPE NOT PAR 0-6 XREFS 30318 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 5 0.5967871951606403} PREDS {{146 0 0-257 {}} {259 0 0-264 {}}} SUCCS {{259 0 0-266 {}}} CYCLES {}}
set a(0-266) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-1:else#12:aif#1:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30319 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 4 0.4970924838772585 5 0.8246390674999293} PREDS {{146 0 0-257 {}} {259 0 0-265 {}}} SUCCS {{259 0 0-267 {}}} CYCLES {}}
set a(0-267) {NAME main-1:else#12:aif#1:slc TYPE READSLICE PAR 0-6 XREFS 30320 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.8246392087680395} PREDS {{130 0 0-257 {}} {259 0 0-266 {}}} SUCCS {{259 0 0-268 {}} {258 0 0-275 {}}} CYCLES {}}
set a(0-268) {NAME main-1:else#12:aif#1:asel TYPE SELECT PAR 0-6 XREFS 30321 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.8246392087680395} PREDS {{130 0 0-257 {}} {259 0 0-267 {}}} SUCCS {{146 0 0-269 {}} {146 0 0-270 {}} {146 0 0-271 {}}} CYCLES {}}
set a(0-269) {NAME main-1:else#12:if:slc(deltay_square_blue) TYPE READSLICE PAR 0-6 XREFS 30322 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.8246392087680395} PREDS {{146 0 0-268 {}} {258 0 0-264 {}}} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-1:else#12:if:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30323 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 4 0.6724531946569205 5 0.9999997782795913} PREDS {{146 0 0-268 {}} {259 0 0-269 {}}} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {NAME main-1:else#12:aif#1:aif:slc TYPE READSLICE PAR 0-6 XREFS 30324 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.9999999250000037} PREDS {{146 0 0-268 {}} {259 0 0-270 {}}} SUCCS {{258 0 0-275 {}}} CYCLES {}}
set a(0-272) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6 XREFS 30325 LOC {5 1.0 5 1.0 5 1.0 6 0.0 5 0.9999} PREDS {{260 0 0-493 {}} {80 0 0-499 {}} {80 0 0-493 {}} {64 0 0-493 {}} {80 0 0-278 {}}} SUCCS {{80 0 0-278 {}} {80 0 0-493 {}} {64 0 0-493 {}} {80 0 0-499 {}}} CYCLES {}}
set a(0-273) {NAME main-1:exs#4 TYPE SIGNEXTEND PAR 0-6 XREFS 30326 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 5 0.9999999250000037} PREDS {{258 0 0-240 {}}} SUCCS {{258 0 0-277 {}}} CYCLES {}}
set a(0-274) {NAME not#13 TYPE NOT PAR 0-6 XREFS 30327 LOC {1 0.8064254596787271 1 0.8064254596787271 1 0.8064254596787271 5 0.9999999250000037} PREDS {{258 0 0-240 {}}} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {NAME and#1 TYPE AND PAR 0-6 XREFS 30328 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.9999999250000037} PREDS {{258 0 0-256 {}} {258 0 0-267 {}} {258 0 0-271 {}} {258 0 0-18 {}} {259 0 0-274 {}}} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {NAME main-1:exs#2 TYPE SIGNEXTEND PAR 0-6 XREFS 30329 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.9999999250000037} PREDS {{259 0 0-275 {}}} SUCCS {{259 0 0-277 {}}} CYCLES {}}
set a(0-277) {NAME main-1:conc#15 TYPE CONCATENATE PAR 0-6 XREFS 30330 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.9999999250000037} PREDS {{258 0 0-273 {}} {259 0 0-276 {}}} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6 XREFS 30331 LOC {5 1.0 5 1.0 5 1.0 6 0.0 5 0.9999} PREDS {{260 0 0-499 {}} {64 0 0-499 {}} {80 0 0-272 {}} {259 0 0-277 {}}} SUCCS {{80 0 0-272 {}} {64 0 0-499 {}}} CYCLES {}}
set a(0-279) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30332 LOC {2 0.0 2 0.0 2 0.0 2 0.8546660572666972} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-280 {}}} CYCLES {}}
set a(0-280) {NAME main-2:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-6 XREFS 30333 LOC {2 0.0 2 0.0 2 0.0 2 0.8546660572666972} PREDS {{259 0 0-279 {}}} SUCCS {{259 0 0-281 {}}} CYCLES {}}
set a(0-281) {NAME if:conc#10 TYPE CONCATENATE PAR 0-6 XREFS 30334 LOC {2 0.0 2 0.0 2 0.0 2 0.8546660572666972} PREDS {{259 0 0-280 {}}} SUCCS {{258 0 0-292 {}}} CYCLES {}}
set a(0-282) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30335 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-283 {}}} CYCLES {}}
set a(0-283) {NAME main-2:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-6 XREFS 30336 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{259 0 0-282 {}}} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {NAME if:conc#11 TYPE CONCATENATE PAR 0-6 XREFS 30337 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{259 0 0-283 {}}} SUCCS {{258 0 0-290 {}}} CYCLES {}}
set a(0-285) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30338 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {NAME main-2:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-6 XREFS 30339 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{259 0 0-285 {}}} SUCCS {{258 0 0-289 {}}} CYCLES {}}
set a(0-287) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30340 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-288 {}}} CYCLES {}}
set a(0-288) {NAME main-2:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-6 XREFS 30341 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{259 0 0-287 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME if:conc#12 TYPE CONCATENATE PAR 0-6 XREFS 30342 LOC {2 0.0 2 0.0 2 0.0 2 0.7093321895333905} PREDS {{258 0 0-286 {}} {259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30343 LOC {2 0.0 2 0.0 2 0.0 2 0.14533374622412087 2 0.8546659357575114} PREDS {{258 0 0-284 {}} {259 0 0-289 {}}} SUCCS {{259 0 0-291 {}}} CYCLES {}}
set a(0-291) {NAME if:slc#3 TYPE READSLICE PAR 0-6 XREFS 30344 LOC {2 0.14533386773330662 2 0.14533386773330662 2 0.14533386773330662 2 0.8546660572666972} PREDS {{259 0 0-290 {}}} SUCCS {{259 0 0-292 {}}} CYCLES {}}
set a(0-292) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30345 LOC {2 0.14533386773330662 2 0.14533386773330662 2 0.14533386773330662 2 0.29066761395742746 2 0.9999998034908181} PREDS {{258 0 0-281 {}} {259 0 0-291 {}}} SUCCS {{258 0 0-307 {}}} CYCLES {}}
set a(0-293) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30346 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {NAME main-2:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-6 XREFS 30347 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-293 {}}} SUCCS {{259 0 0-295 {}}} CYCLES {}}
set a(0-295) {NAME main-2:if:not#1 TYPE NOT PAR 0-6 XREFS 30348 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-294 {}}} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME main-2:if:conc TYPE CONCATENATE PAR 0-6 XREFS 30349 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-295 {}}} SUCCS {{259 0 0-297 {}}} CYCLES {}}
set a(0-297) {NAME if:conc#13 TYPE CONCATENATE PAR 0-6 XREFS 30350 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-296 {}}} SUCCS {{258 0 0-305 {}}} CYCLES {}}
set a(0-298) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30351 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-299 {}}} CYCLES {}}
set a(0-299) {NAME main-2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-6 XREFS 30352 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-298 {}}} SUCCS {{259 0 0-300 {}}} CYCLES {}}
set a(0-300) {NAME main-2:if:not#2 TYPE NOT PAR 0-6 XREFS 30353 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-299 {}}} SUCCS {{259 0 0-301 {}}} CYCLES {}}
set a(0-301) {NAME main-2:if:conc#1 TYPE CONCATENATE PAR 0-6 XREFS 30354 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-300 {}}} SUCCS {{258 0 0-304 {}}} CYCLES {}}
set a(0-302) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30355 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-303 {}}} CYCLES {}}
set a(0-303) {NAME main-2:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-6 XREFS 30356 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{259 0 0-302 {}}} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {NAME if:conc#14 TYPE CONCATENATE PAR 0-6 XREFS 30357 LOC {2 0.0 2 0.0 2 0.0 2 0.8242006837899659} PREDS {{258 0 0-301 {}} {259 0 0-303 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 0 NAME if:acc#6 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30358 LOC {2 0.0 2 0.0 2 0.0 2 0.1757991197008522 2 0.9999998034908182} PREDS {{258 0 0-297 {}} {259 0 0-304 {}}} SUCCS {{259 0 0-306 {}}} CYCLES {}}
set a(0-306) {NAME if:slc#4 TYPE READSLICE PAR 0-6 XREFS 30359 LOC {2 0.17579924121003795 2 0.17579924121003795 2 0.17579924121003795 3 0.01656487417175629} PREDS {{259 0 0-305 {}}} SUCCS {{259 0 0-307 {}}} CYCLES {}}
set a(0-307) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-2:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30360 LOC {2 0.29066773546661323 2 0.29066773546661323 2 0.29066773546661323 2 0.4360014816907341 3 0.16189862039587716} PREDS {{258 0 0-292 {}} {259 0 0-306 {}}} SUCCS {{259 0 0-308 {}} {258 0 0-312 {}} {258 0 0-313 {}} {258 0 0-317 {}}} CYCLES {}}
set a(0-308) {NAME main-2:if:slc(acc.imod)#3 TYPE READSLICE PAR 0-6 XREFS 30361 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{259 0 0-307 {}}} SUCCS {{259 0 0-309 {}}} CYCLES {}}
set a(0-309) {NAME main-2:if:not#3 TYPE NOT PAR 0-6 XREFS 30362 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{259 0 0-308 {}}} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {NAME main-2:if:conc#2 TYPE CONCATENATE PAR 0-6 XREFS 30363 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{259 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME if:conc#16 TYPE CONCATENATE PAR 0-6 XREFS 30364 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{259 0 0-310 {}}} SUCCS {{258 0 0-315 {}}} CYCLES {}}
set a(0-312) {NAME main-2:if:slc(acc.imod)#1 TYPE READSLICE PAR 0-6 XREFS 30365 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{258 0 0-307 {}}} SUCCS {{258 0 0-314 {}}} CYCLES {}}
set a(0-313) {NAME main-2:if:slc(acc.imod) TYPE READSLICE PAR 0-6 XREFS 30366 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{258 0 0-307 {}}} SUCCS {{259 0 0-314 {}}} CYCLES {}}
set a(0-314) {NAME if:conc#17 TYPE CONCATENATE PAR 0-6 XREFS 30367 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.16189874190506293} PREDS {{258 0 0-312 {}} {259 0 0-313 {}}} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME if:acc#8 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30368 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 2 0.5813353494240407 3 0.3072324881291838} PREDS {{258 0 0-311 {}} {259 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {NAME if:slc#5 TYPE READSLICE PAR 0-6 XREFS 30369 LOC {2 0.5813354709332265 2 0.5813354709332265 2 0.5813354709332265 3 0.3072326096383695} PREDS {{259 0 0-315 {}}} SUCCS {{258 0 0-319 {}}} CYCLES {}}
set a(0-317) {NAME main-2:if:slc(acc.imod)#2 TYPE READSLICE PAR 0-6 XREFS 30370 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.3072326096383695} PREDS {{258 0 0-307 {}}} SUCCS {{259 0 0-318 {}}} CYCLES {}}
set a(0-318) {NAME if:conc#15 TYPE CONCATENATE PAR 0-6 XREFS 30371 LOC {2 0.4360016031999199 2 0.4360016031999199 2 0.4360016031999199 3 0.3072326096383695} PREDS {{259 0 0-317 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-2:if:acc#1 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30372 LOC {2 0.5813354709332265 2 0.5813354709332265 2 0.5813354709332265 2 0.7266692171573473 3 0.4525663558624904} PREDS {{258 0 0-316 {}} {259 0 0-318 {}}} SUCCS {{259 0 0-320 {}} {258 0 0-323 {}}} CYCLES {}}
set a(0-320) {NAME main-2:slc(exs.imod) TYPE READSLICE PAR 0-6 XREFS 30373 LOC {2 0.726669338666533 2 0.726669338666533 2 0.726669338666533 3 0.45256647737167616} PREDS {{259 0 0-319 {}}} SUCCS {{259 0 0-321 {}}} CYCLES {}}
set a(0-321) {NAME main-2:if:not TYPE NOT PAR 0-6 XREFS 30374 LOC {2 0.726669338666533 2 0.726669338666533 2 0.726669338666533 3 0.45256647737167616} PREDS {{259 0 0-320 {}}} SUCCS {{259 0 0-322 {}}} CYCLES {}}
set a(0-322) {NAME if:xor#1 TYPE XOR PAR 0-6 XREFS 30375 LOC {2 0.726669338666533 2 0.726669338666533 2 0.726669338666533 3 0.45256647737167616} PREDS {{259 0 0-321 {}}} SUCCS {{259 0 0-323 {}}} CYCLES {}}
set a(0-323) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-2:if:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30376 LOC {2 0.726669338666533 2 0.726669338666533 2 0.726669338666533 2 0.8720030848906539 3 0.5979002235957971} PREDS {{258 0 0-319 {}} {259 0 0-322 {}}} SUCCS {{259 0 0-324 {}} {258 0 0-325 {}} {258 0 0-326 {}} {258 0 0-327 {}}} CYCLES {}}
set a(0-324) {NAME slc(main-2:if:acc.svs) TYPE READSLICE PAR 0-6 XREFS 30377 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{259 0 0-323 {}}} SUCCS {{258 0 0-328 {}}} CYCLES {}}
set a(0-325) {NAME slc(main-2:if:acc.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30378 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{258 0 0-323 {}}} SUCCS {{258 0 0-328 {}}} CYCLES {}}
set a(0-326) {NAME slc(main-2:if:acc.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30379 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{258 0 0-323 {}}} SUCCS {{258 0 0-328 {}}} CYCLES {}}
set a(0-327) {NAME slc(main-2:if:acc.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30380 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{258 0 0-323 {}}} SUCCS {{259 0 0-328 {}}} CYCLES {}}
set a(0-328) {NAME or#3 TYPE OR PAR 0-6 XREFS 30381 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{258 0 0-326 {}} {258 0 0-325 {}} {258 0 0-324 {}} {259 0 0-327 {}}} SUCCS {{259 0 0-329 {}}} CYCLES {}}
set a(0-329) {NAME exs#6 TYPE SIGNEXTEND PAR 0-6 XREFS 30382 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 3 0.5979003451049828} PREDS {{259 0 0-328 {}}} SUCCS {{259 0 0-330 {}}} CYCLES {}}
set a(0-330) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 0 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-6 XREFS 30383 LOC {2 0.8720032063998397 2 0.8720032063998397 2 0.8720032063998397 2 0.9212233977303919 3 0.647120536435535} PREDS {{258 0 0-106 {}} {259 0 0-329 {}}} SUCCS {{258 0 0-355 {}} {258 0 0-356 {}}} CYCLES {}}
set a(0-331) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30384 LOC {2 0.0 2 0.0 2 0.0 2 0.768449361577532} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME main-2:slc(vin) TYPE READSLICE PAR 0-6 XREFS 30385 LOC {2 0.0 2 0.0 2 0.0 2 0.768449361577532} PREDS {{259 0 0-331 {}}} SUCCS {{259 0 0-333 {}}} CYCLES {}}
set a(0-333) {NAME main-2:else#2:aif:not#1 TYPE NOT PAR 0-6 XREFS 30386 LOC {2 0.0 2 0.0 2 0.0 2 0.768449361577532} PREDS {{259 0 0-332 {}}} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME main-2:else#2:aif:conc TYPE CONCATENATE PAR 0-6 XREFS 30387 LOC {2 0.0 2 0.0 2 0.0 2 0.768449361577532} PREDS {{259 0 0-333 {}}} SUCCS {{259 0 0-335 {}}} CYCLES {}}
set a(0-335) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 0 NAME main-2:else#2:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-6 XREFS 30388 LOC {2 0.0 2 0.0 2 0.0 2 0.23155043401753828 2 0.9999997955950702} PREDS {{259 0 0-334 {}}} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME main-2:else#2:aif:slc TYPE READSLICE PAR 0-6 XREFS 30389 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{259 0 0-335 {}}} SUCCS {{259 0 0-337 {}} {258 0 0-345 {}}} CYCLES {}}
set a(0-337) {NAME main-2:else#2:asel#1 TYPE SELECT PAR 0-6 XREFS 30390 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{259 0 0-336 {}}} SUCCS {{146 0 0-338 {}} {146 0 0-339 {}} {146 0 0-340 {}} {146 0 0-341 {}} {658 0 0-342 {}} {146 0 0-343 {}} {146 0 0-344 {}}} CYCLES {}}
set a(0-338) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30391 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{146 0 0-337 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-339 {}}} CYCLES {}}
set a(0-339) {NAME main-2:slc(vin)#1 TYPE READSLICE PAR 0-6 XREFS 30392 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{146 0 0-337 {}} {259 0 0-338 {}}} SUCCS {{259 0 0-340 {}}} CYCLES {}}
set a(0-340) {NAME main-2:else#2:aif#1:aif:not#1 TYPE NOT PAR 0-6 XREFS 30393 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{146 0 0-337 {}} {259 0 0-339 {}}} SUCCS {{259 0 0-341 {}}} CYCLES {}}
set a(0-341) {NAME main-2:else#2:aif#1:aif:conc TYPE CONCATENATE PAR 0-6 XREFS 30394 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.22461928876903559} PREDS {{146 0 0-337 {}} {259 0 0-340 {}}} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 0 NAME main-2:else#2:aif#1:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-6 XREFS 30395 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 2 0.4631009974400101 3 0.45616972278657386} PREDS {{658 0 0-337 {}} {259 0 0-341 {}}} SUCCS {{259 0 0-343 {}}} CYCLES {}}
set a(0-343) {NAME main-2:else#2:aif#1:aif:slc TYPE READSLICE PAR 0-6 XREFS 30396 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{146 0 0-337 {}} {259 0 0-342 {}}} SUCCS {{259 0 0-344 {}}} CYCLES {}}
set a(0-344) {NAME main-2:else#2:if:not#1 TYPE NOT PAR 0-6 XREFS 30397 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{146 0 0-337 {}} {259 0 0-343 {}}} SUCCS {{258 0 0-346 {}}} CYCLES {}}
set a(0-345) {NAME else#2:if:not#5 TYPE NOT PAR 0-6 XREFS 30398 LOC {2 0.23155056342247185 2 0.23155056342247185 2 0.23155056342247185 3 0.4561698521915074} PREDS {{258 0 0-336 {}}} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME else#2:if:and#2 TYPE AND PAR 0-6 XREFS 30399 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{258 0 0-344 {}} {258 0 0-17 {}} {259 0 0-345 {}}} SUCCS {{259 0 0-347 {}} {258 0 0-353 {}}} CYCLES {}}
set a(0-347) {NAME main-2:else#2:asel#2 TYPE SELECT PAR 0-6 XREFS 30400 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{259 0 0-346 {}}} SUCCS {{146 0 0-348 {}} {146 0 0-349 {}} {146 0 0-350 {}} {146 0 0-351 {}} {146 0 0-352 {}}} CYCLES {}}
set a(0-348) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30401 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{146 0 0-347 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-349 {}}} CYCLES {}}
set a(0-349) {NAME main-2:slc(vin)#2 TYPE READSLICE PAR 0-6 XREFS 30402 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 3 0.4561698521915074} PREDS {{146 0 0-347 {}} {259 0 0-348 {}}} SUCCS {{259 0 0-350 {}}} CYCLES {}}
set a(0-350) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 0 NAME main-2:else#2:if:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-6 XREFS 30403 LOC {2 0.4631011268449437 2 0.4631011268449437 2 0.4631011268449437 2 0.6540517645380561 3 0.6471204898846199} PREDS {{146 0 0-347 {}} {259 0 0-349 {}}} SUCCS {{259 0 0-351 {}}} CYCLES {}}
set a(0-351) {NAME main-2:else#2:aif#2:slc TYPE READSLICE PAR 0-6 XREFS 30404 LOC {2 0.6540519422974029 2 0.6540519422974029 2 0.6540519422974029 3 0.6471206676439666} PREDS {{146 0 0-347 {}} {259 0 0-350 {}}} SUCCS {{259 0 0-352 {}}} CYCLES {}}
set a(0-352) {NAME main-2:else#2:if:not#2 TYPE NOT PAR 0-6 XREFS 30405 LOC {2 0.6540519422974029 2 0.6540519422974029 2 0.6540519422974029 3 0.6471206676439666} PREDS {{146 0 0-347 {}} {259 0 0-351 {}}} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME else#2:if:and#3 TYPE AND PAR 0-6 XREFS 30406 LOC {2 0.6540519422974029 2 0.6540519422974029 2 0.6540519422974029 3 0.6471206676439666} PREDS {{258 0 0-346 {}} {258 0 0-16 {}} {259 0 0-352 {}}} SUCCS {{259 0 0-354 {}} {258 0 0-356 {}}} CYCLES {}}
set a(0-354) {NAME main-2:else#2:sel TYPE SELECT PAR 0-6 XREFS 30407 LOC {2 0.6540519422974029 2 0.6540519422974029 2 0.6540519422974029 3 0.6471206676439666} PREDS {{259 0 0-353 {}}} SUCCS {{146 0 0-355 {}}} CYCLES {}}
set a(0-355) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 0 NAME main-2:else#2:if:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-6 XREFS 30408 LOC {3 0.0 3 0.0 3 0.0 3 0.14533374622412087 3 0.7924544138680875} PREDS {{146 0 0-354 {}} {258 0 0-330 {}}} SUCCS {{259 0 0-356 {}}} CYCLES {}}
set a(0-356) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 999999 NAME else#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30409 LOC {3 0.14533386773330662 3 0.14533386773330662 3 0.14533386773330662 3 0.21451555177422243 3 0.8616362194181891} PREDS {{258 0 0-353 {}} {258 0 0-330 {}} {258 0 0-15 {}} {259 0 0-355 {}}} SUCCS {{259 0 0-357 {}} {258 0 0-386 {}} {258 0 0-388 {}} {258 0 0-392 {}} {258 0 0-394 {}} {258 0 0-500 {}}} CYCLES {}}
set a(0-357) {NAME acc:slc(acc#6(1))#1 TYPE READSLICE PAR 0-6 XREFS 30410 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{259 0 0-356 {}}} SUCCS {{259 0 0-358 {}}} CYCLES {}}
set a(0-358) {NAME main-2:sel#6 TYPE SELECT PAR 0-6 XREFS 30411 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{259 0 0-357 {}}} SUCCS {{146 0 0-359 {}} {146 0 0-360 {}} {146 0 0-361 {}} {146 0 0-362 {}} {146 0 0-363 {}} {146 0 0-364 {}} {146 0 0-365 {}} {146 0 0-366 {}} {146 0 0-367 {}} {146 0 0-368 {}} {146 0 0-369 {}} {146 0 0-370 {}} {146 0 0-371 {}} {146 0 0-372 {}} {146 0 0-373 {}} {146 0 0-374 {}} {146 0 0-375 {}} {146 0 0-376 {}} {146 0 0-377 {}} {146 0 0-378 {}} {130 0 0-379 {}} {130 0 0-380 {}}} CYCLES {}}
set a(0-359) {NAME blue_xy:slc(blue_xy(1))#10 TYPE READSLICE PAR 0-6 XREFS 30412 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-360) {NAME blue_xy:slc(blue_xy(1))#11 TYPE READSLICE PAR 0-6 XREFS 30413 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-361) {NAME blue_xy:slc(blue_xy(1))#12 TYPE READSLICE PAR 0-6 XREFS 30414 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-362) {NAME blue_xy:slc(blue_xy(1))#13 TYPE READSLICE PAR 0-6 XREFS 30415 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-363) {NAME blue_xy:slc(blue_xy(1))#14 TYPE READSLICE PAR 0-6 XREFS 30416 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-364) {NAME blue_xy:slc(blue_xy(1))#15 TYPE READSLICE PAR 0-6 XREFS 30417 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-365) {NAME blue_xy:slc(blue_xy(1))#16 TYPE READSLICE PAR 0-6 XREFS 30418 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-366) {NAME blue_xy:slc(blue_xy(1))#17 TYPE READSLICE PAR 0-6 XREFS 30419 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-367) {NAME blue_xy:slc(blue_xy(1))#18 TYPE READSLICE PAR 0-6 XREFS 30420 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-368) {NAME blue_xy:slc(blue_xy(1))#19 TYPE READSLICE PAR 0-6 XREFS 30421 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-162 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-369) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs) TYPE READSLICE PAR 0-6 XREFS 30422 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-370) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30423 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-371) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30424 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-372) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30425 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-373) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#4 TYPE READSLICE PAR 0-6 XREFS 30426 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-374) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#5 TYPE READSLICE PAR 0-6 XREFS 30427 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-375) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#6 TYPE READSLICE PAR 0-6 XREFS 30428 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-376) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#7 TYPE READSLICE PAR 0-6 XREFS 30429 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-377) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#8 TYPE READSLICE PAR 0-6 XREFS 30430 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{258 0 0-379 {}}} CYCLES {}}
set a(0-378) {NAME if#6:if:slc(blue_xy(0).sva.dfm#1.svs)#9 TYPE READSLICE PAR 0-6 XREFS 30431 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-358 {}} {258 0 0-158 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {NAME if#6:if:nor TYPE NOR PAR 0-6 XREFS 30432 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{130 0 0-358 {}} {258 0 0-377 {}} {258 0 0-376 {}} {258 0 0-375 {}} {258 0 0-374 {}} {258 0 0-373 {}} {258 0 0-372 {}} {258 0 0-371 {}} {258 0 0-370 {}} {258 0 0-369 {}} {258 0 0-368 {}} {258 0 0-367 {}} {258 0 0-366 {}} {258 0 0-365 {}} {258 0 0-364 {}} {258 0 0-363 {}} {258 0 0-362 {}} {258 0 0-361 {}} {258 0 0-360 {}} {258 0 0-359 {}} {259 0 0-378 {}}} SUCCS {{259 0 0-380 {}} {258 0 0-385 {}} {258 0 0-391 {}}} CYCLES {}}
set a(0-380) {NAME main-2:if#6:sel TYPE SELECT PAR 0-6 XREFS 30433 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{130 0 0-358 {}} {259 0 0-379 {}}} SUCCS {{146 0 0-381 {}} {146 0 0-382 {}} {146 0 0-383 {}} {146 0 0-384 {}}} CYCLES {}}
set a(0-381) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30434 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-380 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-382 {}}} CYCLES {}}
set a(0-382) {NAME main-2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-6 XREFS 30435 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{146 0 0-380 {}} {259 0 0-381 {}}} SUCCS {{258 0 0-390 {}}} CYCLES {}}
set a(0-383) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30436 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{146 0 0-380 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {NAME main-2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-6 XREFS 30437 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{146 0 0-380 {}} {259 0 0-383 {}}} SUCCS {{258 0 0-396 {}}} CYCLES {}}
set a(0-385) {NAME not#38 TYPE NOT PAR 0-6 XREFS 30438 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{258 0 0-379 {}}} SUCCS {{258 0 0-387 {}}} CYCLES {}}
set a(0-386) {NAME acc:slc(acc#6(1))#5 TYPE READSLICE PAR 0-6 XREFS 30439 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{258 0 0-356 {}}} SUCCS {{259 0 0-387 {}}} CYCLES {}}
set a(0-387) {NAME nand#1 TYPE NAND PAR 0-6 XREFS 30440 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{258 0 0-385 {}} {259 0 0-386 {}}} SUCCS {{258 0 0-389 {}}} CYCLES {}}
set a(0-388) {NAME acc:slc(acc#6(1))#6 TYPE READSLICE PAR 0-6 XREFS 30441 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{258 0 0-356 {}}} SUCCS {{259 0 0-389 {}}} CYCLES {}}
set a(0-389) {NAME nand TYPE NAND PAR 0-6 XREFS 30442 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.8616363319181835} PREDS {{258 0 0-387 {}} {259 0 0-388 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30443 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.2836973483151326 3 0.9308180159590993} PREDS {{258 0 0-382 {}} {258 0 0-14 {}} {258 0 0-158 {}} {259 0 0-389 {}}} SUCCS {{258 0 0-397 {}} {258 0 0-398 {}} {258 0 0-399 {}} {258 0 0-400 {}} {258 0 0-401 {}} {258 0 0-402 {}} {258 0 0-403 {}} {258 0 0-404 {}} {258 0 0-405 {}} {258 0 0-406 {}} {258 0 0-419 {}} {258 0 0-420 {}} {258 0 0-434 {}} {258 0 0-501 {}}} CYCLES {}}
set a(0-391) {NAME not#19 TYPE NOT PAR 0-6 XREFS 30444 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{258 0 0-379 {}}} SUCCS {{258 0 0-393 {}}} CYCLES {}}
set a(0-392) {NAME acc:slc(acc#6(1))#7 TYPE READSLICE PAR 0-6 XREFS 30445 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{258 0 0-356 {}}} SUCCS {{259 0 0-393 {}}} CYCLES {}}
set a(0-393) {NAME nand#3 TYPE NAND PAR 0-6 XREFS 30446 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{258 0 0-391 {}} {259 0 0-392 {}}} SUCCS {{258 0 0-395 {}}} CYCLES {}}
set a(0-394) {NAME acc:slc(acc#6(1))#3 TYPE READSLICE PAR 0-6 XREFS 30447 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{258 0 0-356 {}}} SUCCS {{259 0 0-395 {}}} CYCLES {}}
set a(0-395) {NAME nand#2 TYPE NAND PAR 0-6 XREFS 30448 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.4513863524306824} PREDS {{258 0 0-393 {}} {259 0 0-394 {}}} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#17 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30449 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 3 0.2836973483151326 4 0.5205680364715982} PREDS {{258 0 0-384 {}} {258 0 0-13 {}} {258 0 0-162 {}} {259 0 0-395 {}}} SUCCS {{258 0 0-436 {}} {258 0 0-502 {}}} CYCLES {}}
set a(0-397) {NAME blue_xy:slc(blue_xy(0))#10 TYPE READSLICE PAR 0-6 XREFS 30450 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-398) {NAME blue_xy:slc(blue_xy(0))#11 TYPE READSLICE PAR 0-6 XREFS 30451 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-399) {NAME blue_xy:slc(blue_xy(0))#12 TYPE READSLICE PAR 0-6 XREFS 30452 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-400) {NAME blue_xy:slc(blue_xy(0))#13 TYPE READSLICE PAR 0-6 XREFS 30453 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-401) {NAME blue_xy:slc(blue_xy(0))#14 TYPE READSLICE PAR 0-6 XREFS 30454 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-402) {NAME blue_xy:slc(blue_xy(0))#15 TYPE READSLICE PAR 0-6 XREFS 30455 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-403) {NAME blue_xy:slc(blue_xy(0))#16 TYPE READSLICE PAR 0-6 XREFS 30456 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-404) {NAME blue_xy:slc(blue_xy(0))#17 TYPE READSLICE PAR 0-6 XREFS 30457 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-405) {NAME blue_xy:slc(blue_xy(0))#18 TYPE READSLICE PAR 0-6 XREFS 30458 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-407 {}}} CYCLES {}}
set a(0-406) {NAME blue_xy:slc(blue_xy(0))#19 TYPE READSLICE PAR 0-6 XREFS 30459 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-390 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {NAME if#10:nor#3 TYPE NOR PAR 0-6 XREFS 30460 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-405 {}} {258 0 0-404 {}} {258 0 0-403 {}} {258 0 0-402 {}} {258 0 0-401 {}} {258 0 0-400 {}} {258 0 0-399 {}} {258 0 0-398 {}} {258 0 0-397 {}} {259 0 0-406 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-408) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs) TYPE READSLICE PAR 0-6 XREFS 30461 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-409) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#1 TYPE READSLICE PAR 0-6 XREFS 30462 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-410) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#2 TYPE READSLICE PAR 0-6 XREFS 30463 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-411) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#3 TYPE READSLICE PAR 0-6 XREFS 30464 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-412) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#4 TYPE READSLICE PAR 0-6 XREFS 30465 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-413) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#5 TYPE READSLICE PAR 0-6 XREFS 30466 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-414) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#6 TYPE READSLICE PAR 0-6 XREFS 30467 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-415) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#7 TYPE READSLICE PAR 0-6 XREFS 30468 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-416) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#8 TYPE READSLICE PAR 0-6 XREFS 30469 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-417) {NAME if#10:slc(blue_xy_previous(0).sva.dfm#1.svs)#9 TYPE READSLICE PAR 0-6 XREFS 30470 LOC {3 0.2718863864056807 3 0.2718863864056807 3 0.2718863864056807 3 0.9308181284590936} PREDS {{258 0 0-212 {}}} SUCCS {{259 0 0-418 {}}} CYCLES {}}
set a(0-418) {NAME if#10:nor#2 TYPE NOR PAR 0-6 XREFS 30471 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.9308181284590936} PREDS {{258 0 0-416 {}} {258 0 0-415 {}} {258 0 0-414 {}} {258 0 0-413 {}} {258 0 0-412 {}} {258 0 0-411 {}} {258 0 0-410 {}} {258 0 0-409 {}} {258 0 0-408 {}} {258 0 0-407 {}} {259 0 0-417 {}}} SUCCS {{258 0 0-420 {}} {258 0 0-433 {}} {258 0 0-435 {}}} CYCLES {}}
set a(0-419) {NAME deltax_blue:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30472 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 4 0.003168899841555008} PREDS {{258 0 0-390 {}}} SUCCS {{258 0 0-423 {}}} CYCLES {}}
set a(0-420) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#18 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30473 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 3 0.35287914485604277 3 0.9999998125000095} PREDS {{258 0 0-418 {}} {258 0 0-212 {0-6-0 0-6-1 0-6-2}} {258 0 0-390 {}}} SUCCS {{259 0 0-421 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-421) {NAME main-2:deltax_blue:not TYPE NOT PAR 0-6 XREFS 30474 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 4 0.003168899841555008} PREDS {{259 0 0-420 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-422 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-422) {NAME deltax_blue:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30475 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 4 0.003168899841555008} PREDS {{259 0 0-421 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-423 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-423) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30476 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 3 0.6221197388317187 4 0.2724093813172365} PREDS {{258 0 0-419 {}} {259 0 0-422 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-424 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-424) {NAME deltax_blue:slc#1 TYPE READSLICE PAR 0-6 XREFS 30477 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 4 0.003168899841555008} PREDS {{259 0 0-423 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-425 0-6-2} {258 0 0-429 {0-6-0 0-6-1}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-2 0-6-0 0-6-1}}
set a(0-425) {NAME main-2:if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-6 XREFS 30478 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 4 0.003168899841555008} PREDS {{259 0 0-424 0-6-2}} SUCCS {{259 0 0-426 0-6-2}} CYCLES {0-6-2 0-6-2}}
set a(0-426) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 0 NAME main-2:if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-6 XREFS 30479 LOC {3 0.35287925735603715 3 0.35287925735603715 3 0.35287925735603715 3 0.5555837093658447 4 0.2058733518513625} PREDS {{259 0 0-425 0-6-2}} SUCCS {{259 0 0-427 0-6-2}} CYCLES {0-6-2 0-6-2}}
set a(0-427) {NAME main-2:slc#4 TYPE READSLICE PAR 0-6 XREFS 30480 LOC {3 0.5555838472208077 3 0.5555838472208077 3 0.5555838472208077 4 0.2058734897063255} PREDS {{259 0 0-426 0-6-2}} SUCCS {{259 0 0-428 0-6-2} {258 0 0-432 {}}} CYCLES {0-6-2 0-6-2}}
set a(0-428) {NAME main-2:asel#31 TYPE SELECT PAR 0-6 XREFS 30481 LOC {3 0.5555838472208077 3 0.5555838472208077 3 0.5555838472208077 4 0.2058734897063255} PREDS {{259 0 0-427 0-6-2}} SUCCS {{146 0 0-429 0-6-2} {658 0 0-430 {}} {146 0 0-431 {}}} CYCLES {0-6-2 0-6-2}}
set a(0-429) {NAME main-2:deltax_blue:not#1 TYPE NOT PAR 0-6 XREFS 30482 LOC {3 0.5555838472208077 3 0.5555838472208077 3 0.5555838472208077 4 0.2058734897063255} PREDS {{146 0 0-428 0-6-2} {258 0 0-424 {0-6-0 0-6-1}}} SUCCS {{259 0 0-430 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-2 0-6-0 0-6-1 0-6-0 0-6-1 0-6-2}}
set a(0-430) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-2:aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30483 LOC {3 0.5555838472208077 3 0.5555838472208077 3 0.5555838472208077 3 0.7834357195600967 4 0.4337253620456146} PREDS {{658 0 0-428 {}} {259 0 0-429 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-431 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-431) {NAME main-2:aif#31:slc TYPE READSLICE PAR 0-6 XREFS 30484 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 4 0.4337255033137249} PREDS {{146 0 0-428 {}} {259 0 0-430 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-432 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-432) {NAME if#11:and#1 TYPE AND PAR 0-6 XREFS 30485 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 4 0.4337255033137249} PREDS {{258 0 0-427 {}} {258 0 0-12 {}} {259 0 0-431 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-433 {0-6-0 0-6-1 0-6-2}} {258 0 0-435 {}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-433) {NAME or#8 TYPE OR PAR 0-6 XREFS 30486 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 4 0.4337255033137249} PREDS {{258 0 0-418 {}} {259 0 0-432 {0-6-0 0-6-1 0-6-2}}} SUCCS {{259 0 0-434 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-434) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#20 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30487 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 3 0.8526175448691228 4 0.5029071873546407} PREDS {{258 0 0-212 {}} {258 0 0-390 {}} {259 0 0-433 {0-6-0 0-6-1 0-6-2}}} SUCCS {{258 0 0-466 {}} {258 0 0-503 {0-6-0 0-6-1 0-6-2}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-435) {NAME or#9 TYPE OR PAR 0-6 XREFS 30488 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 5 0.25836478708176064} PREDS {{258 0 0-432 {}} {258 0 0-418 {}}} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 999999 NAME mux#21 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-6 XREFS 30489 LOC {3 0.7834358608282069 3 0.7834358608282069 3 0.7834358608282069 3 0.8526175448691228 5 0.32754647112267643} PREDS {{258 0 0-215 {}} {258 0 0-396 {}} {259 0 0-435 {}}} SUCCS {{258 0 0-482 {}} {258 0 0-504 {}}} CYCLES {}}
set a(0-437) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30490 LOC {2 0.0 2 0.0 2 0.0 3 0.5967871951606403} PREDS {{64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-438 {}}} CYCLES {}}
set a(0-438) {NAME main-2:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-6 XREFS 30491 LOC {2 0.0 2 0.0 2 0.0 3 0.5967871951606403} PREDS {{259 0 0-437 {}}} SUCCS {{259 0 0-439 {}}} CYCLES {}}
set a(0-439) {NAME main-2:deltax_square_red:not#1 TYPE NOT PAR 0-6 XREFS 30492 LOC {2 0.0 2 0.0 2 0.0 3 0.5967871951606403} PREDS {{259 0 0-438 {}}} SUCCS {{259 0 0-440 {}}} CYCLES {}}
set a(0-440) {NAME deltax_square_red:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30493 LOC {2 0.0 2 0.0 2 0.0 3 0.5967871951606403} PREDS {{259 0 0-439 {}}} SUCCS {{259 0 0-441 {}}} CYCLES {}}
set a(0-441) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-2:acc#5 TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30494 LOC {2 0.0 2 0.0 2 0.0 2 0.2278518723392891 3 0.8246390674999293} PREDS {{259 0 0-440 {}}} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {NAME main-2:slc#5 TYPE READSLICE PAR 0-6 XREFS 30495 LOC {2 0.22785201360739932 2 0.22785201360739932 2 0.22785201360739932 3 0.8246392087680395} PREDS {{259 0 0-441 {}}} SUCCS {{259 0 0-443 {}} {258 0 0-448 {}}} CYCLES {}}
set a(0-443) {NAME main-2:asel#33 TYPE SELECT PAR 0-6 XREFS 30496 LOC {2 0.22785201360739932 2 0.22785201360739932 2 0.22785201360739932 3 0.8246392087680395} PREDS {{259 0 0-442 {}}} SUCCS {{146 0 0-444 {}} {146 0 0-445 {}} {146 0 0-446 {}} {146 0 0-447 {}}} CYCLES {}}
set a(0-444) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30497 LOC {2 0.22785201360739932 2 0.22785201360739932 2 0.22785201360739932 3 0.8246392087680395} PREDS {{146 0 0-443 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {NAME main-2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-6 XREFS 30498 LOC {2 0.22785201360739932 2 0.22785201360739932 2 0.22785201360739932 3 0.8246392087680395} PREDS {{146 0 0-443 {}} {259 0 0-444 {}}} SUCCS {{259 0 0-446 {}}} CYCLES {}}
set a(0-446) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-2:if#12:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30499 LOC {2 0.22785201360739932 2 0.22785201360739932 2 0.22785201360739932 2 0.4032125831189511 3 0.9999997782795913} PREDS {{146 0 0-443 {}} {259 0 0-445 {}}} SUCCS {{259 0 0-447 {}}} CYCLES {}}
set a(0-447) {NAME main-2:aif#33:slc TYPE READSLICE PAR 0-6 XREFS 30500 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{146 0 0-443 {}} {259 0 0-446 {}}} SUCCS {{259 0 0-448 {}}} CYCLES {}}
set a(0-448) {NAME if#12:and#3 TYPE AND PAR 0-6 XREFS 30501 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{258 0 0-442 {}} {258 0 0-11 {}} {259 0 0-447 {}}} SUCCS {{259 0 0-449 {}} {258 0 0-461 {}}} CYCLES {}}
set a(0-449) {NAME main-2:asel#35 TYPE SELECT PAR 0-6 XREFS 30502 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{259 0 0-448 {}}} SUCCS {{146 0 0-450 {}} {146 0 0-451 {}} {146 0 0-452 {}} {146 0 0-453 {}} {146 0 0-454 {}} {130 0 0-455 {}} {130 0 0-456 {}}} CYCLES {}}
set a(0-450) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30503 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{146 0 0-449 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-451 {}}} CYCLES {}}
set a(0-451) {NAME main-2:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-6 XREFS 30504 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{146 0 0-449 {}} {259 0 0-450 {}}} SUCCS {{259 0 0-452 {}}} CYCLES {}}
set a(0-452) {NAME main-2:deltay_square_red:not#1 TYPE NOT PAR 0-6 XREFS 30505 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{146 0 0-449 {}} {259 0 0-451 {}}} SUCCS {{259 0 0-453 {}}} CYCLES {}}
set a(0-453) {NAME deltay_square_red:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30506 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 4 0.0996945700152715} PREDS {{146 0 0-449 {}} {259 0 0-452 {}}} SUCCS {{259 0 0-454 {}}} CYCLES {}}
set a(0-454) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-2:aif#35:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30507 LOC {2 0.40321272983936357 2 0.40321272983936357 2 0.40321272983936357 2 0.6310646021786527 4 0.3275464423545606} PREDS {{146 0 0-449 {}} {259 0 0-453 {}}} SUCCS {{259 0 0-455 {}}} CYCLES {}}
set a(0-455) {NAME main-2:aif#35:slc TYPE READSLICE PAR 0-6 XREFS 30508 LOC {2 0.6310647434467629 2 0.6310647434467629 2 0.6310647434467629 4 0.3275465836226708} PREDS {{130 0 0-449 {}} {259 0 0-454 {}}} SUCCS {{259 0 0-456 {}} {258 0 0-461 {}}} CYCLES {}}
set a(0-456) {NAME main-2:aif#35:asel TYPE SELECT PAR 0-6 XREFS 30509 LOC {2 0.6310647434467629 2 0.6310647434467629 2 0.6310647434467629 4 0.3275465836226708} PREDS {{130 0 0-449 {}} {259 0 0-455 {}}} SUCCS {{146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {146 0 0-460 {}}} CYCLES {}}
set a(0-457) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30510 LOC {2 0.6310647434467629 2 0.6310647434467629 2 0.6310647434467629 4 0.3275465836226708} PREDS {{146 0 0-456 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-458 {}}} CYCLES {}}
set a(0-458) {NAME main-2:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-6 XREFS 30511 LOC {2 0.6310647434467629 2 0.6310647434467629 2 0.6310647434467629 4 0.3275465836226708} PREDS {{146 0 0-456 {}} {259 0 0-457 {}}} SUCCS {{259 0 0-459 {}}} CYCLES {}}
set a(0-459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-2:if#12:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30512 LOC {2 0.6310647434467629 2 0.6310647434467629 2 0.6310647434467629 2 0.8064253129583147 4 0.5029071531342226} PREDS {{146 0 0-456 {}} {259 0 0-458 {}}} SUCCS {{259 0 0-460 {}}} CYCLES {}}
set a(0-460) {NAME main-2:aif#35:aif:slc TYPE READSLICE PAR 0-6 XREFS 30513 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-456 {}} {259 0 0-459 {}}} SUCCS {{259 0 0-461 {}}} CYCLES {}}
set a(0-461) {NAME if#12:and#5 TYPE AND PAR 0-6 XREFS 30514 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{258 0 0-448 {}} {258 0 0-455 {}} {258 0 0-10 {}} {259 0 0-460 {}}} SUCCS {{259 0 0-462 {}} {258 0 0-494 {}} {258 0 0-495 {}}} CYCLES {}}
set a(0-462) {NAME main-2:sel#12 TYPE SELECT PAR 0-6 XREFS 30515 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{259 0 0-461 {}}} SUCCS {{146 0 0-463 {}} {146 0 0-464 {}} {146 0 0-465 {}} {146 0 0-466 {}} {146 0 0-467 {}} {146 0 0-468 {}} {146 0 0-469 {}} {146 0 0-470 {}} {146 0 0-471 {}} {146 0 0-472 {}} {130 0 0-473 {}} {130 0 0-477 {}} {130 0 0-478 {}}} CYCLES {}}
set a(0-463) {NAME asn#218 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30516 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-462 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-464 {}}} CYCLES {}}
set a(0-464) {NAME main-2:slc(vga_xy#1) TYPE READSLICE PAR 0-6 XREFS 30517 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-462 {}} {259 0 0-463 {}}} SUCCS {{259 0 0-465 {}}} CYCLES {}}
set a(0-465) {NAME deltax_square_blue:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30518 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 4 0.502907299854635} PREDS {{146 0 0-462 {}} {259 0 0-464 {}}} SUCCS {{258 0 0-468 {}}} CYCLES {}}
set a(0-466) {NAME main-2:deltax_square_blue:not TYPE NOT PAR 0-6 XREFS 30519 LOC {3 0.8526176573691172 3 0.8526176573691172 3 0.8526176573691172 4 0.502907299854635} PREDS {{146 0 0-462 {}} {258 0 0-434 {}}} SUCCS {{259 0 0-467 {}}} CYCLES {}}
set a(0-467) {NAME deltax_square_blue:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30520 LOC {3 0.8526176573691172 3 0.8526176573691172 3 0.8526176573691172 4 0.502907299854635} PREDS {{146 0 0-462 {}} {259 0 0-466 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30521 LOC {4 0.0 4 0.0 4 0.0 4 0.2692404814756815 4 0.7721477813303166} PREDS {{146 0 0-462 {}} {258 0 0-465 {}} {259 0 0-467 {}}} SUCCS {{259 0 0-469 {}}} CYCLES {}}
set a(0-469) {NAME deltax_square_blue:slc#1 TYPE READSLICE PAR 0-6 XREFS 30522 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 4 0.7721479113926044} PREDS {{146 0 0-462 {}} {259 0 0-468 {}}} SUCCS {{259 0 0-470 {}} {258 0 0-474 {}}} CYCLES {}}
set a(0-470) {NAME main-2:deltax_square_blue:not#1 TYPE NOT PAR 0-6 XREFS 30523 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 4 0.7721479113926044} PREDS {{146 0 0-462 {}} {259 0 0-469 {}}} SUCCS {{259 0 0-471 {}}} CYCLES {}}
set a(0-471) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-2:else#12:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30524 LOC {4 0.2692406115379694 4 0.2692406115379694 4 0.2692406115379694 4 0.4970924838772585 4 0.9999997837318935} PREDS {{146 0 0-462 {}} {259 0 0-470 {}}} SUCCS {{259 0 0-472 {}}} CYCLES {}}
set a(0-472) {NAME main-2:else#12:slc TYPE READSLICE PAR 0-6 XREFS 30525 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.15218586739070664} PREDS {{146 0 0-462 {}} {259 0 0-471 {}}} SUCCS {{259 0 0-473 {}} {258 0 0-477 {}}} CYCLES {}}
set a(0-473) {NAME main-2:else#12:asel TYPE SELECT PAR 0-6 XREFS 30526 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.15218586739070664} PREDS {{130 0 0-462 {}} {259 0 0-472 {}}} SUCCS {{146 0 0-474 {}} {146 0 0-475 {}} {146 0 0-476 {}}} CYCLES {}}
set a(0-474) {NAME main-2:else#12:if:slc(deltax_square_blue) TYPE READSLICE PAR 0-6 XREFS 30527 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 5 0.15218586739070664} PREDS {{146 0 0-473 {}} {258 0 0-469 {}}} SUCCS {{259 0 0-475 {}}} CYCLES {}}
set a(0-475) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-2:else#12:if:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30528 LOC {4 0.4970926251453688 4 0.4970926251453688 4 0.4970926251453688 4 0.6724531946569205 5 0.3275464369022584} PREDS {{146 0 0-473 {}} {259 0 0-474 {}}} SUCCS {{259 0 0-476 {}}} CYCLES {}}
set a(0-476) {NAME main-2:else#12:aif:slc TYPE READSLICE PAR 0-6 XREFS 30529 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-473 {}} {259 0 0-475 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {NAME else#12:if:and#3 TYPE AND PAR 0-6 XREFS 30530 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{130 0 0-462 {}} {258 0 0-472 {}} {258 0 0-9 {}} {259 0 0-476 {}}} SUCCS {{259 0 0-478 {}} {258 0 0-496 {}}} CYCLES {}}
set a(0-478) {NAME main-2:else#12:asel#1 TYPE SELECT PAR 0-6 XREFS 30531 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{130 0 0-462 {}} {259 0 0-477 {}}} SUCCS {{146 0 0-479 {}} {146 0 0-480 {}} {146 0 0-481 {}} {146 0 0-482 {}} {146 0 0-483 {}} {146 0 0-484 {}} {146 0 0-485 {}} {146 0 0-486 {}} {146 0 0-487 {}} {130 0 0-488 {}} {130 0 0-489 {}}} CYCLES {}}
set a(0-479) {NAME asn#219 TYPE {I/O_READ SIGNAL} PAR 0-6 XREFS 30532 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-478 {}} {64 1 0-258 {}} {64 1 0-236 {}} {64 1 0-229 {}} {64 1 0-223 {}} {64 1 0-151 {}} {64 1 0-153 {}} {64 1 0-98 {}} {64 1 0-88 {}} {64 1 0-28 {}} {64 1 0-31 {}} {64 1 0-34 {}} {64 1 0-36 {}} {64 1 0-42 {}} {64 1 0-47 {}} {64 1 0-51 {}} {64 1 0-81 {}} {64 1 0-216 {}} {64 1 0-242 {}}} SUCCS {{259 0 0-480 {}}} CYCLES {}}
set a(0-480) {NAME main-2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-6 XREFS 30533 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-478 {}} {259 0 0-479 {}}} SUCCS {{259 0 0-481 {}}} CYCLES {}}
set a(0-481) {NAME deltay_square_blue:conc#4 TYPE CONCATENATE PAR 0-6 XREFS 30534 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-478 {}} {259 0 0-480 {}}} SUCCS {{258 0 0-484 {}}} CYCLES {}}
set a(0-482) {NAME main-2:deltay_square_blue:not TYPE NOT PAR 0-6 XREFS 30535 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-478 {}} {258 0 0-436 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {NAME deltay_square_blue:conc#5 TYPE CONCATENATE PAR 0-6 XREFS 30536 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 5 0.3275465836226708} PREDS {{146 0 0-478 {}} {259 0 0-482 {}}} SUCCS {{259 0 0-484 {}}} CYCLES {}}
set a(0-484) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 0 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-6 XREFS 30537 LOC {4 0.6724533413773329 4 0.6724533413773329 4 0.6724533413773329 4 0.9416938228530145 5 0.5967870650983523} PREDS {{146 0 0-478 {}} {258 0 0-481 {}} {259 0 0-483 {}}} SUCCS {{259 0 0-485 {}}} CYCLES {}}
set a(0-485) {NAME deltay_square_blue:slc#1 TYPE READSLICE PAR 0-6 XREFS 30538 LOC {4 0.9416939529153024 4 0.9416939529153024 4 0.9416939529153024 5 0.5967871951606403} PREDS {{146 0 0-478 {}} {259 0 0-484 {}}} SUCCS {{259 0 0-486 {}} {258 0 0-490 {}}} CYCLES {}}
set a(0-486) {NAME main-2:deltay_square_blue:not#1 TYPE NOT PAR 0-6 XREFS 30539 LOC {4 0.9416939529153024 4 0.9416939529153024 4 0.9416939529153024 5 0.5967871951606403} PREDS {{146 0 0-478 {}} {259 0 0-485 {}}} SUCCS {{259 0 0-487 {}}} CYCLES {}}
set a(0-487) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 0 NAME main-2:else#12:aif#1:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-6 XREFS 30540 LOC {5 0.0 5 0.0 5 0.0 5 0.2278518723392891 5 0.8246390674999293} PREDS {{146 0 0-478 {}} {259 0 0-486 {}}} SUCCS {{259 0 0-488 {}}} CYCLES {}}
set a(0-488) {NAME main-2:else#12:aif#1:slc TYPE READSLICE PAR 0-6 XREFS 30541 LOC {5 0.22785201360739932 5 0.22785201360739932 5 0.22785201360739932 5 0.8246392087680395} PREDS {{130 0 0-478 {}} {259 0 0-487 {}}} SUCCS {{259 0 0-489 {}} {258 0 0-496 {}}} CYCLES {}}
set a(0-489) {NAME main-2:else#12:aif#1:asel TYPE SELECT PAR 0-6 XREFS 30542 LOC {5 0.22785201360739932 5 0.22785201360739932 5 0.22785201360739932 5 0.8246392087680395} PREDS {{130 0 0-478 {}} {259 0 0-488 {}}} SUCCS {{146 0 0-490 {}} {146 0 0-491 {}} {146 0 0-492 {}}} CYCLES {}}
set a(0-490) {NAME main-2:else#12:if:slc(deltay_square_blue) TYPE READSLICE PAR 0-6 XREFS 30543 LOC {5 0.22785201360739932 5 0.22785201360739932 5 0.22785201360739932 5 0.8246392087680395} PREDS {{146 0 0-489 {}} {258 0 0-485 {}}} SUCCS {{259 0 0-491 {}}} CYCLES {}}
set a(0-491) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 0 NAME main-2:else#12:if:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-6 XREFS 30544 LOC {5 0.22785201360739932 5 0.22785201360739932 5 0.22785201360739932 5 0.4032125831189511 5 0.9999997782795913} PREDS {{146 0 0-489 {}} {259 0 0-490 {}}} SUCCS {{259 0 0-492 {}}} CYCLES {}}
set a(0-492) {NAME main-2:else#12:aif#1:aif:slc TYPE READSLICE PAR 0-6 XREFS 30545 LOC {5 0.40321272983936357 5 0.40321272983936357 5 0.40321272983936357 5 0.9999999250000037} PREDS {{146 0 0-489 {}} {259 0 0-491 {}}} SUCCS {{258 0 0-496 {}}} CYCLES {}}
set a(0-493) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6 XREFS 30546 LOC {5 1.0 5 1.0 5 1.0 6 0.0 5 0.9999} PREDS {{80 0 0-272 {}} {64 0 0-272 {}}} SUCCS {{260 0 0-272 {}} {80 0 0-272 {}} {64 0 0-272 {}}} CYCLES {}}
set a(0-494) {NAME main-2:exs#4 TYPE SIGNEXTEND PAR 0-6 XREFS 30547 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 5 0.9999999250000037} PREDS {{258 0 0-461 {}}} SUCCS {{258 0 0-498 {}}} CYCLES {}}
set a(0-495) {NAME not#27 TYPE NOT PAR 0-6 XREFS 30548 LOC {2 0.8064254596787271 2 0.8064254596787271 2 0.8064254596787271 5 0.9999999250000037} PREDS {{258 0 0-461 {}}} SUCCS {{259 0 0-496 {}}} CYCLES {}}
set a(0-496) {NAME and#5 TYPE AND PAR 0-6 XREFS 30549 LOC {5 0.40321272983936357 5 0.40321272983936357 5 0.40321272983936357 5 0.9999999250000037} PREDS {{258 0 0-477 {}} {258 0 0-488 {}} {258 0 0-492 {}} {258 0 0-8 {}} {259 0 0-495 {}}} SUCCS {{259 0 0-497 {}}} CYCLES {}}
set a(0-497) {NAME main-2:exs#2 TYPE SIGNEXTEND PAR 0-6 XREFS 30550 LOC {5 0.40321272983936357 5 0.40321272983936357 5 0.40321272983936357 5 0.9999999250000037} PREDS {{259 0 0-496 {}}} SUCCS {{259 0 0-498 {}}} CYCLES {}}
set a(0-498) {NAME main-2:conc#15 TYPE CONCATENATE PAR 0-6 XREFS 30551 LOC {5 0.40321272983936357 5 0.40321272983936357 5 0.40321272983936357 5 0.9999999250000037} PREDS {{258 0 0-494 {}} {259 0 0-497 {}}} SUCCS {{259 0 0-499 {}}} CYCLES {}}
set a(0-499) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-6 XREFS 30552 LOC {5 1.0 5 1.0 5 1.0 6 0.0 5 0.9999} PREDS {{80 0 0-272 {}} {64 0 0-278 {}} {259 0 0-498 {}}} SUCCS {{80 0 0-272 {}} {260 0 0-278 {}} {64 0 0-278 {}}} CYCLES {}}
set a(0-500) {NAME asn(acc#6(1).sva) TYPE ASSIGN PAR 0-6 XREFS 30553 LOC {3 0.21451566427421678 3 0.21451566427421678 3 0.21451566427421678 4 0.2568321621583919} PREDS {{260 0 0-500 {}} {256 0 0-73 {}} {258 0 0-356 {}}} SUCCS {{262 0 0-73 {}} {260 0 0-500 {}}} CYCLES {}}
set a(0-501) {NAME asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-6 XREFS 30554 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 4 0.5205681489715925} PREDS {{260 0 0-501 {}} {256 0 0-129 {}} {256 0 0-131 {}} {256 0 0-133 {}} {256 0 0-135 {}} {256 0 0-137 {}} {256 0 0-139 {}} {256 0 0-141 {}} {256 0 0-143 {}} {256 0 0-145 {}} {256 0 0-147 {}} {256 0 0-155 {}} {258 0 0-390 {}}} SUCCS {{262 0 0-129 {}} {262 0 0-131 {}} {262 0 0-133 {}} {262 0 0-135 {}} {262 0 0-137 {}} {262 0 0-139 {}} {262 0 0-141 {}} {262 0 0-143 {}} {262 0 0-145 {}} {262 0 0-147 {}} {262 0 0-155 {}} {260 0 0-501 {}}} CYCLES {}}
set a(0-502) {NAME asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-6 XREFS 30555 LOC {3 0.283697460815127 3 0.283697460815127 3 0.283697460815127 4 0.5205681489715925} PREDS {{260 0 0-502 {}} {256 0 0-109 {}} {256 0 0-111 {}} {256 0 0-113 {}} {256 0 0-115 {}} {256 0 0-117 {}} {256 0 0-119 {}} {256 0 0-121 {}} {256 0 0-123 {}} {256 0 0-125 {}} {256 0 0-127 {}} {256 0 0-159 {}} {258 0 0-396 {}}} SUCCS {{262 0 0-109 {}} {262 0 0-111 {}} {262 0 0-113 {}} {262 0 0-115 {}} {262 0 0-117 {}} {262 0 0-119 {}} {262 0 0-121 {}} {262 0 0-123 {}} {262 0 0-125 {}} {262 0 0-127 {}} {262 0 0-159 {}} {260 0 0-502 {}}} CYCLES {}}
set a(0-503) {NAME asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-6 XREFS 30556 LOC {3 0.8526176573691172 3 0.8526176573691172 3 0.8526176573691172 4 0.5897499455125028} PREDS {{260 0 0-503 {}} {256 0 0-174 {}} {256 0 0-176 {}} {256 0 0-178 {}} {256 0 0-180 {}} {256 0 0-182 {}} {256 0 0-184 {}} {256 0 0-186 {}} {256 0 0-188 {}} {256 0 0-190 {}} {256 0 0-192 {}} {256 0 0-196 {}} {256 0 0-210 {}} {258 0 0-434 {0-6-0 0-6-1 0-6-2}}} SUCCS {{262 0 0-174 {}} {262 0 0-176 {}} {262 0 0-178 {}} {262 0 0-180 {}} {262 0 0-182 {}} {262 0 0-184 {}} {262 0 0-186 {}} {262 0 0-188 {}} {262 0 0-190 {}} {262 0 0-192 {}} {262 0 0-196 {0-6-0 0-6-1 0-6-2}} {262 0 0-210 {}} {260 0 0-503 {}}} CYCLES {0-6-0 0-6-1 0-6-2 0-6-0 0-6-1 0-6-2}}
set a(0-504) {NAME asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-6 XREFS 30557 LOC {3 0.8526176573691172 3 0.8526176573691172 3 0.8526176573691172 6 0.18918299054085047} PREDS {{260 0 0-504 {}} {256 0 0-213 {}} {258 0 0-436 {}}} SUCCS {{262 0 0-213 {}} {260 0 0-504 {}}} CYCLES {}}
set a(0-6) {CHI {0-7 0-8 0-9 0-10 0-11 0-12 0-13 0-14 0-15 0-16 0-17 0-18 0-19 0-20 0-21 0-22 0-23 0-24 0-25 0-26 0-27 0-28 0-29 0-30 0-31 0-32 0-33 0-34 0-35 0-36 0-37 0-38 0-39 0-40 0-41 0-42 0-43 0-44 0-45 0-46 0-47 0-48 0-49 0-50 0-51 0-52 0-53 0-54 0-55 0-56 0-57 0-58 0-59 0-60 0-61 0-62 0-63 0-64 0-65 0-66 0-67 0-68 0-69 0-70 0-71 0-72 0-73 0-74 0-75 0-76 0-77 0-78 0-79 0-80 0-81 0-82 0-83 0-84 0-85 0-86 0-87 0-88 0-89 0-90 0-91 0-92 0-93 0-94 0-95 0-96 0-97 0-98 0-99 0-100 0-101 0-102 0-103 0-104 0-105 0-106 0-107 0-108 0-109 0-110 0-111 0-112 0-113 0-114 0-115 0-116 0-117 0-118 0-119 0-120 0-121 0-122 0-123 0-124 0-125 0-126 0-127 0-128 0-129 0-130 0-131 0-132 0-133 0-134 0-135 0-136 0-137 0-138 0-139 0-140 0-141 0-142 0-143 0-144 0-145 0-146 0-147 0-148 0-149 0-150 0-151 0-152 0-153 0-154 0-155 0-156 0-157 0-158 0-159 0-160 0-161 0-162 0-163 0-164 0-165 0-166 0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504} FSLACKS {-1.4448668 -0.008916799999999999 -0.7351492} ITERATIONS Infinite LATENCY 5 RESET_LATENCY 0 CSTEPS 6 UNROLL 2 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 6.0 CYCLES_IN 6 TOTAL_CYCLES_IN 6 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 6 NAME main TYPE LOOP DELAY {46.67 ns} PAR 0-0 XREFS 30558 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-6 {}} {258 0 0-4 {}} {258 0 0-2 {}} {258 0 0-3 {}} {258 0 0-1 {}} {259 0 0-5 {}}} SUCCS {{772 0 0-1 {}} {772 0 0-2 {}} {772 0 0-3 {}} {772 0 0-4 {}} {772 0 0-5 {}} {774 0 0-6 {}}} CYCLES {}}
set a(0-0) {CHI {0-1 0-2 0-3 0-4 0-5 0-6} ITERATIONS Infinite LATENCY 5 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 6 TOTAL_CYCLES 6 NAME core:rlp TYPE LOOP DELAY {46.67 ns} PAR {} XREFS 30559 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-0-TOTALCYCLES) {6}
set a(0-0-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-39 0-41 0-56 0-64 0-68 0-72 0-105 0-290 0-292 0-307 0-315 0-319 0-323 0-355} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-54 0-305} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-80 0-330} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-85 0-92 0-335 0-342} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) {0-100 0-350} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-106 0-356} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-158 0-162 0-197 0-212 0-215 0-390 0-396 0-420 0-434 0-436} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-200 0-247 0-263 0-423 0-468 0-484} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) {0-203 0-426} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-207 0-220 0-233 0-250 0-266 0-430 0-441 0-454 0-471 0-487} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,4,1,8) {0-225 0-238 0-254 0-270 0-446 0-459 0-475 0-491} mgc_ioport.mgc_out_stdreg(4,8) {0-272 0-493} mgc_ioport.mgc_out_stdreg(2,30) {0-278 0-499}}
set a(0-0-PROC_NAME) {core}
set a(0-0-HIER_NAME) {/markers/core}
set a(TOP) {0-0}

