module dff_async_reset (
    input clk,
    input d,
    input rst,
    output reg q
);

    always @(posedge clk, negedge rst) begin
        if (~rst) begin
            q <= 1'b0;
        end else begin
            q <= d;
        end
    end

endmodule